Oskar Weigl
|
f2f1be401b
|
Implement encoder scan calibration
|
2016-12-13 04:15:47 +09:00 |
|
Oskar Weigl
|
33428fef07
|
include vbus in queue timings
|
2016-12-13 03:36:28 +09:00 |
|
Oskar Weigl
|
6276355e6a
|
get encoders working
|
2016-12-13 01:47:26 +09:00 |
|
Oskar Weigl
|
f59d1dd577
|
Implement coherent writing of timings via buffering
|
2016-12-12 00:43:50 +09:00 |
|
Oskar Weigl
|
28b4740b18
|
working 2 motors
|
2016-12-11 23:47:17 +09:00 |
|
Oskar Weigl
|
4a85368384
|
silly ADC sequence registers uses slot 4 not 1
|
2016-12-11 23:35:26 +09:00 |
|
Oskar Weigl
|
8bf2c2ea71
|
motor 1 adc measurements not working for some reason
|
2016-12-11 19:54:37 +09:00 |
|
Oskar Weigl
|
529849f4b7
|
implement ADC channel switching
|
2016-12-11 19:01:19 +09:00 |
|
Oskar Weigl
|
140034a15d
|
cleaner structure of sequencing code
|
2016-12-11 18:36:35 +09:00 |
|
Oskar Weigl
|
40100fe89c
|
full sequence with dummy conversions working
|
2016-12-11 18:25:32 +09:00 |
|
Oskar Weigl
|
ef63668140
|
set up regular ADC channels to M1 current
|
2016-12-11 16:29:36 +09:00 |
|
Oskar Weigl
|
5a0e234cf1
|
restore scan motor timing check
|
2016-12-11 16:24:28 +09:00 |
|
Oskar Weigl
|
65ad51cbfd
|
TIM1,8 uses HCLK
|
2016-12-11 02:36:21 +09:00 |
|
Oskar Weigl
|
4b5f2f7b40
|
enable motor 1 (no control yet)
|
2016-12-11 00:09:08 +09:00 |
|
Oskar Weigl
|
80de126c66
|
use current calibrations lol
|
2016-12-10 23:56:40 +09:00 |
|
Oskar Weigl
|
e00d5f5477
|
setting up thread starting
|
2016-12-10 23:49:41 +09:00 |
|
Oskar Weigl
|
c9c617b636
|
generalise DRV
|
2016-12-10 22:57:56 +09:00 |
|
Oskar Weigl
|
44a76ad0db
|
include arm_math library
|
2016-12-10 22:28:52 +09:00 |
|
Oskar Weigl
|
337f474526
|
include arm_math with annoying cmsis_rtos bug fix
|
2016-12-10 21:03:13 +09:00 |
|
Oskar Weigl
|
7985973590
|
generalised check_timing
|
2016-12-10 20:06:00 +09:00 |
|
Oskar Weigl
|
5af766700d
|
Structure c files like STM libs
|
2016-12-10 19:34:31 +09:00 |
|
Oskar Weigl
|
6fd65390cb
|
fix safe torque off
|
2016-12-10 19:08:18 +09:00 |
|
Oskar Weigl
|
141102998b
|
clean out old tests
|
2016-12-10 18:48:21 +09:00 |
|
Oskar Weigl
|
442249e4b9
|
clean out square wave test
|
2016-12-10 17:43:40 +09:00 |
|
Oskar Weigl
|
38e7507fde
|
clean out test again
|
2016-12-08 23:32:55 +09:00 |
|
Oskar Weigl
|
065ea220c6
|
test Ld sweep
|
2016-12-08 23:10:47 +09:00 |
|
Oskar Weigl
|
20c8052a58
|
more correct measure phase inductance
|
2016-12-08 22:24:50 +09:00 |
|
Oskar Weigl
|
c3ebe80452
|
implement measure phase inductance
|
2016-12-08 00:47:50 +09:00 |
|
Oskar Weigl
|
901f0b1e8d
|
use vbus measurement
|
2016-12-07 00:12:56 +09:00 |
|
Oskar Weigl
|
a86d93647c
|
safer init of vbus_voltage
|
2016-12-06 23:45:58 +09:00 |
|
madcowswe
|
5c149f40d6
|
Merge pull request #2 from wzli/master
Added vbus voltage sampling
|
2016-12-06 23:25:43 +09:00 |
|
Oskar Weigl
|
7087a2c1d4
|
fix bus voltage normalisation
|
2016-12-06 23:21:04 +09:00 |
|
wzli
|
2a895914a8
|
mapped vbus sampling adc interrupt
|
2016-12-05 01:01:48 +09:00 |
|
wzli
|
558c480dd3
|
added vbus voltage sampling
|
2016-12-05 01:00:17 +09:00 |
|
Oskar Weigl
|
5b41852b9e
|
link time optimisations tried, but cant use debugger
|
2016-12-04 22:54:38 +09:00 |
|
Oskar Weigl
|
74e84d43e6
|
bypass ADC HAL
|
2016-12-04 19:55:41 +09:00 |
|
Oskar Weigl
|
13a5f622c9
|
use signals instead of mail queue for performance reasons
|
2016-12-04 18:59:07 +09:00 |
|
Oskar Weigl
|
643796e227
|
Merge branch 'master' of github.com:madcowswe/ODriveFirmware
|
2016-12-04 16:41:31 +09:00 |
|
Oskar Weigl
|
8d510238dc
|
even fancier
|
2016-12-04 16:40:46 +09:00 |
|
madcowswe
|
3393fa8448
|
Merge pull request #1 from wzli/master
Sync timers
|
2016-12-01 23:51:54 +09:00 |
|
wzli
|
5df7b74a2c
|
restore timers to original output after sync
|
2016-12-01 23:31:26 +09:00 |
|
wzli
|
fc79d0b0e1
|
Merge branch 'master' of https://github.com/madcowswe/ODriveFirmware
|
2016-11-28 01:25:19 +09:00 |
|
wzli
|
bb8a196c0e
|
Merge branch 'master' of https://github.com/madcowswe/ODriveFirmware
Conflicts:
MotorControl/low_level.c
|
2016-11-28 01:23:46 +09:00 |
|
Oskar Weigl
|
597761c573
|
even fancier
|
2016-11-28 01:20:54 +09:00 |
|
wzli
|
7195f94367
|
turn off output during timer sync, added 90 deg phase offset to timers
|
2016-11-28 01:15:49 +09:00 |
|
wzli
|
47fedb08e7
|
added routine to sync timers
|
2016-11-28 00:31:09 +09:00 |
|
Oskar Weigl
|
7641faed00
|
fancier timing marking
|
2016-11-28 00:05:31 +09:00 |
|
Oskar Weigl
|
6a881d5ed7
|
convert tabs to spaces
|
2016-11-27 23:34:12 +09:00 |
|
Oskar Weigl
|
aa50ce6bfc
|
implement square wave test
|
2016-11-27 23:24:00 +09:00 |
|
Oskar Weigl
|
fc5e1856f4
|
make scan rate configurable
|
2016-11-20 15:56:09 +09:00 |
|