mirror of
https://github.com/RT-Thread/rt-thread.git
synced 2026-02-05 15:23:03 +08:00
Some checks failed
RT-Thread BSP Static Build Check / 🔍 Summary of Git Diff Changes (push) Has been cancelled
RT-Thread BSP Static Build Check / ${{ matrix.legs.RTT_BSP }} (push) Has been cancelled
RT-Thread BSP Static Build Check / collect-artifacts (push) Has been cancelled
doc_doxygen / doxygen_doc generate (push) Has been cancelled
doc_doxygen / deploy (push) Has been cancelled
pkgs_test / change (push) Has been cancelled
utest_auto_run / A9 :components/dfs.cfg (push) Has been cancelled
utest_auto_run / A9 :components/lwip.cfg (push) Has been cancelled
utest_auto_run / A9 :components/netdev.cfg (push) Has been cancelled
utest_auto_run / A9 :components/sal.cfg (push) Has been cancelled
utest_auto_run / A9 :cpp11/cpp11.cfg (push) Has been cancelled
utest_auto_run / AARCH64-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / A9-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / RISCV-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / XUANTIE-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / AARCH64 :default.cfg (push) Has been cancelled
utest_auto_run / AARCH64-smp :default.cfg (push) Has been cancelled
utest_auto_run / A9 :default.cfg (push) Has been cancelled
utest_auto_run / A9-smp :default.cfg (push) Has been cancelled
utest_auto_run / RISCV :default.cfg (push) Has been cancelled
utest_auto_run / RISCV-smp :default.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/atomic_c11.cfg (push) Has been cancelled
utest_auto_run / RISCV :kernel/atomic_c11.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/ipc.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/kernel_basic.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/mem.cfg (push) Has been cancelled
ToolsCI / Tools (push) Has been cancelled
Weekly CI Scheduler / Trigger and Monitor CIs (push) Has been cancelled
Weekly CI Scheduler / Create Discussion Report (push) Has been cancelled
* [components][clock_time] Refactor time subsystem around clock_time Introduce the clock_time core with clock source/event separation, high-resolution scheduling, and boot-time helpers, plus clock_timer adapters for timer peripherals. Remove legacy ktime/cputime/hwtimer implementations and migrate arch and BSP time paths to the new subsystem while keeping POSIX time integration functional. Update drivers, Kconfig/SConscript wiring, documentation, and tests; add clock_time overview docs and align naming to clock_boottime/clock_hrtimer/clock_timer. * [components][clock_time] Use BSP-provided clock timer frequency on riscv64 * [risc-v] Use runtime clock timer frequency for tick and delays * [bsp] Add clock timer frequency hooks for riscv64 boards * [bsp] Update Renesas RA driver doc clock_timer link * [bsp] Sync zynqmp-r5-axu4ev rtconfig after config refresh * [bsp][rk3500] Update rk3500 clock configuration * [bsp][hpmicro] Add rt_hw_us_delay hook and update board delays * [bsp][stm32l496-st-nucleo] enable clock_time for hwtimer sample in ci * [bsp][hpmicro] Fix rtconfig include scope for hpm6750evk Move rtconfig.h include outside the ENET_MULTIPLE_PORT guard for hpm6750evk and hpm6750evk2 so configuration macros are available regardless of ENET settings. * [bsp][raspi3] select clock time for systimer * [bsp][hpm5300evk] Trim trailing blank line * [bsp][hpm5301evklite] Trim trailing blank line * [bsp][hpm5e00evk] Trim trailing blank line * [bsp][hpm6200evk] Trim trailing blank line * [bsp][hpm6300evk] Trim trailing blank line * [bsp][hpm6750evk] Trim trailing blank line * [bsp][hpm6750evk2] Trim trailing blank line * [bsp][hpm6750evkmini] Trim trailing blank line * [bsp][hpm6800evk] Trim trailing blank line * [bsp][hpm6e00evk] Trim trailing blank line * [bsp][nxp] switch lpc178x to gcc and remove mcx timer source * [bsp][stm32] fix the CONFIG_RT_USING_CLOCK_TIME issue. * [docs][clock_time] add clock time documentation * [docs][clock_time] Update clock time subsystem documentation - Update device driver index to use correct page reference - Clarify upper layer responsibilities in architecture overview - Update README to describe POSIX/libc, Soft RTC, and device driver usage - Refine architecture diagram with improved layout and color scheme - Remove obsolete clock_timer.md file * [kernel][utest] Trim trailing space * [clock_time] Fix hrtimer wrap handling * [clock_time] fix the static rt_inline issue * [clock_time] fix the rt_clock_hrtimer_control result issue
364 lines
8.0 KiB
C
364 lines
8.0 KiB
C
/*
|
|
* Copyright (c) 2006-2022, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2021-08-26 AisinoChip first version
|
|
*/
|
|
|
|
#include <board.h>
|
|
#include <rtthread.h>
|
|
#include <rtdevice.h>
|
|
|
|
#ifdef RT_USING_CLOCK_TIME
|
|
#include "tim_config.h"
|
|
|
|
enum
|
|
{
|
|
#ifdef BSP_USING_TIM1
|
|
TIM1_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM3
|
|
TIM3_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM6
|
|
TIM6_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM14
|
|
TIM14_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM15
|
|
TIM15_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM16
|
|
TIM16_INDEX,
|
|
#endif
|
|
#ifdef BSP_USING_TIM17
|
|
TIM17_INDEX,
|
|
#endif
|
|
};
|
|
|
|
struct acm32_clock_timer
|
|
{
|
|
rt_clock_timer_t time_device;
|
|
TIM_HandleTypeDef tim_handle;
|
|
IRQn_Type tim_irqn;
|
|
char *name;
|
|
};
|
|
|
|
static struct acm32_clock_timer acm32_clock_timer_obj[] =
|
|
{
|
|
#ifdef BSP_USING_TIM1
|
|
TIM1_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM3
|
|
TIM3_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM6
|
|
TIM6_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM14
|
|
TIM14_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM15
|
|
TIM15_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM16
|
|
TIM16_CONFIG,
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM17
|
|
TIM17_CONFIG,
|
|
#endif
|
|
};
|
|
|
|
static void timer_init(struct rt_clock_timer_device *timer, rt_uint32_t state)
|
|
{
|
|
rt_uint32_t timer_clock = 0;
|
|
TIM_HandleTypeDef *tim = RT_NULL;
|
|
|
|
RT_ASSERT(timer != RT_NULL);
|
|
if (state)
|
|
{
|
|
tim = (TIM_HandleTypeDef *)timer->parent.user_data;
|
|
|
|
/* time init */
|
|
timer_clock = System_Get_APBClock();
|
|
if (System_Get_SystemClock() != System_Get_APBClock()) /* if hclk/pclk != 1, then timer clk = pclk * 2 */
|
|
{
|
|
timer_clock = System_Get_APBClock() << 1;
|
|
}
|
|
|
|
tim->Init.Period = (timer->freq) - 1;
|
|
tim->Init.Prescaler = (timer_clock / timer->freq) - 1 ;
|
|
|
|
tim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
if (timer->info->cntmode == CLOCK_TIMER_CNTMODE_UP)
|
|
{
|
|
tim->Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
}
|
|
else
|
|
{
|
|
tim->Init.CounterMode = TIM_COUNTERMODE_DOWN;
|
|
}
|
|
tim->Init.RepetitionCounter = 0;
|
|
tim->Init.ARRPreLoadEn = TIM_ARR_PRELOAD_ENABLE;
|
|
|
|
HAL_TIMER_MSP_Init(tim);
|
|
HAL_TIMER_Base_Init(tim);
|
|
}
|
|
}
|
|
|
|
static rt_err_t timer_start(rt_clock_timer_t *timer, rt_uint32_t t, rt_clock_timer_mode_t opmode)
|
|
{
|
|
TIM_HandleTypeDef *tim = RT_NULL;
|
|
|
|
RT_ASSERT(timer != RT_NULL);
|
|
|
|
tim = (TIM_HandleTypeDef *)timer->parent.user_data;
|
|
|
|
/* set tim cnt */
|
|
tim->Instance->CNT = 0;
|
|
/* set tim arr */
|
|
tim->Instance->ARR = t - 1;
|
|
|
|
if (opmode == CLOCK_TIMER_MODE_ONESHOT)
|
|
{
|
|
/* set timer to single mode */
|
|
SET_BIT(tim->Instance->CR1, BIT3);
|
|
}
|
|
else
|
|
{
|
|
/* set timer to period mode */
|
|
CLEAR_BIT(tim->Instance->CR1, BIT3);
|
|
}
|
|
|
|
/* enable IRQ */
|
|
HAL_TIM_ENABLE_IT(tim, TIMER_INT_EN_UPD);
|
|
|
|
/* start timer */
|
|
HAL_TIMER_Base_Start(tim->Instance);
|
|
|
|
return RT_EOK;
|
|
}
|
|
|
|
static void timer_stop(rt_clock_timer_t *timer)
|
|
{
|
|
TIM_HandleTypeDef *tim = RT_NULL;
|
|
|
|
RT_ASSERT(timer != RT_NULL);
|
|
|
|
tim = (TIM_HandleTypeDef *)timer->parent.user_data;
|
|
|
|
/* stop timer */
|
|
HAL_TIMER_Base_Stop(tim->Instance);
|
|
}
|
|
|
|
static rt_err_t timer_ctrl(rt_clock_timer_t *timer, rt_uint32_t cmd, void *arg)
|
|
{
|
|
TIM_HandleTypeDef *tim = RT_NULL;
|
|
rt_err_t result = RT_EOK;
|
|
|
|
RT_ASSERT(timer != RT_NULL);
|
|
RT_ASSERT(arg != RT_NULL);
|
|
|
|
tim = (TIM_HandleTypeDef *)timer->parent.user_data;
|
|
|
|
switch (cmd)
|
|
{
|
|
case CLOCK_TIMER_CTRL_FREQ_SET:
|
|
{
|
|
rt_uint32_t freq;
|
|
rt_uint32_t timer_clock;
|
|
rt_uint16_t val;
|
|
|
|
/* set timer frequence */
|
|
freq = *((rt_uint32_t *)arg);
|
|
|
|
timer_clock = System_Get_APBClock();
|
|
if (System_Get_SystemClock() != System_Get_APBClock()) /* if hclk/pclk != 1, then timer clk = pclk * 2 */
|
|
{
|
|
timer_clock = System_Get_APBClock() << 1;
|
|
}
|
|
|
|
val = timer_clock / freq;
|
|
tim->Instance->PSC = val - 1;
|
|
|
|
/* Update frequency value */
|
|
tim->Instance->CR1 = BIT2; /* CEN=0, URS=1, OPM = 0 */
|
|
tim->Instance->EGR |= TIM_EVENTSOURCE_UPDATE;
|
|
}
|
|
break;
|
|
default:
|
|
{
|
|
result = -RT_ENOSYS;
|
|
}
|
|
break;
|
|
}
|
|
|
|
return result;
|
|
}
|
|
|
|
static rt_uint32_t timer_counter_get(rt_clock_timer_t *timer)
|
|
{
|
|
RT_ASSERT(timer != RT_NULL);
|
|
|
|
return ((TIM_HandleTypeDef *)timer->parent.user_data)->Instance->CNT;
|
|
}
|
|
|
|
static const struct rt_clock_timer_info _info = TIM_DEV_INFO_CONFIG;
|
|
|
|
static const struct rt_clock_timer_ops _ops =
|
|
{
|
|
.init = timer_init,
|
|
.start = timer_start,
|
|
.stop = timer_stop,
|
|
.count_get = timer_counter_get,
|
|
.control = timer_ctrl,
|
|
};
|
|
|
|
#ifdef BSP_USING_TIM1
|
|
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
|
|
/* interrupt service routine */
|
|
if (TIM1->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM1_INDEX].time_device);
|
|
}
|
|
|
|
TIM1->SR = 0; /* write 0 to clear hardware flag */
|
|
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM3
|
|
void TIM3_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
|
|
if (TIM3->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM3_INDEX].time_device);
|
|
}
|
|
|
|
TIM3->SR = 0; /* write 0 to clear hardware flag */
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
|
|
#ifdef BSP_USING_TIM6
|
|
void TIM6_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
|
|
/* interrupt service routine */
|
|
if (TIM6->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM6_INDEX].time_device);
|
|
}
|
|
TIM6->SR = 0; /* write 0 to clear hardware flag */
|
|
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
#ifdef BSP_USING_TIM14
|
|
void TIM14_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
/* interrupt service routine */
|
|
if (TIM14->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM14_INDEX].time_device);
|
|
}
|
|
TIM14->SR = 0; /* write 0 to clear hardware flag */
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
#ifdef BSP_USING_TIM15
|
|
void TIM15_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
/* interrupt service routine */
|
|
if (TIM15->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM15_INDEX].time_device);
|
|
}
|
|
TIM15->SR = 0; /* write 0 to clear hardware flag */
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
#ifdef BSP_USING_TIM16
|
|
void TIM16_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
if (TIM16->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM16_INDEX].time_device);
|
|
}
|
|
TIM16->SR = 0; /* write 0 to clear hardware flag */
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
#ifdef BSP_USING_TIM17
|
|
void TIM17_IRQHandler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
if (TIM17->SR & TIMER_SR_UIF)
|
|
{
|
|
rt_clock_timer_isr(&acm32_clock_timer_obj[TIM17_INDEX].time_device);
|
|
}
|
|
TIM17->SR = 0; /* write 0 to clear hardware flag */
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
#endif
|
|
|
|
static int acm32_clock_timer_init(void)
|
|
{
|
|
int i = 0;
|
|
int result = RT_EOK;
|
|
|
|
for (i = 0; i < sizeof(acm32_clock_timer_obj) / sizeof(acm32_clock_timer_obj[0]); i++)
|
|
{
|
|
acm32_clock_timer_obj[i].time_device.info = &_info;
|
|
acm32_clock_timer_obj[i].time_device.ops = &_ops;
|
|
result = rt_clock_timer_register(&acm32_clock_timer_obj[i].time_device,
|
|
acm32_clock_timer_obj[i].name,
|
|
&acm32_clock_timer_obj[i].tim_handle);
|
|
if (result != RT_EOK)
|
|
{
|
|
result = -RT_ERROR;
|
|
break;
|
|
}
|
|
}
|
|
|
|
return result;
|
|
}
|
|
INIT_BOARD_EXPORT(acm32_clock_timer_init);
|
|
|
|
#endif /* RT_USING_CLOCK_TIME */
|
|
|