Mirrors_Framework/rt-thread
1
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2026-08-18 11:53:05 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

[components][drivers][spi]: 基于SPI总线驱动框架添加模拟SPI总线扩展 (#5656)

Browse Source 
* add soft-spi

* add spi-bit-ops.c/h to components/drivers/spi
* add a drv_soft_spi example for gd32303e-eval

Signed-off-by: kyle <kylepengchn@163.com>

* Fixed the format and the certificate.

Signed-off-by: kyle <kylepengchn@163.com>

* Update the certificate data.

Signed-off-by: kyle <kylepengchn@163.com>
This commit is contained in:
kylepengchn
2022-03-23 14:16:14 +08:00
committed by GitHub
parent 0f2e9a3afb
commit 5810f4de7d
8 changed files with 931 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
bsp/gd32303e-eval/Kconfig
+6
View File
@@ -64,6 +64,12 @@ config RT_USING_SPI2
select RT_USING_SPI
default n
config RT_USING_SPI3
bool "Using SPI2 BUS (software simulation)"
select RT_USING_SPI
select RT_USING_SPI_BITOPS
default n
config RT_USING_I2C0
bool "Using I2C0"
select RT_USING_I2C
bsp/gd32303e-eval/drivers/SConscript
+5 -1
View File
@@ -15,7 +15,11 @@ CPPPATH = [cwd]
# add spi drivers.
if GetDepend('RT_USING_SPI'):
src += ['drv_spi.c']
# add softspi drivers.
if GetDepend('RT_USING_SPI_BITOPS'):
src += ['drv_soft_spi.c']
# add i2c drivers.
if GetDepend('RT_USING_I2C'):
src += ['drv_i2c.c']
bsp/gd32303e-eval/drivers/drv_soft_spi.c
+303
View File
@@ -0,0 +1,303 @@
/*
* Copyright (c) 2006-2021, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2021-10-11 kyle first implementation.
*/
#include "drv_soft_spi.h"
#include <board.h>
#include <rtthread.h>
#if defined(RT_USING_SPI) && defined(RT_USING_SPI_BITOPS) && defined(RT_USING_PIN)
#include <rtdevice.h>
#include "spi-bit-ops.h"
#define DBG_TAG "drv.SPI"
#ifdef RT_SPI_DEBUG
#define DBG_LVL DBG_LOG
#else
#define DBG_LVL DBG_WARNING
#endif
#include <rtdbg.h>
#ifndef ITEM_NUM
#define ITEM_NUM(items) sizeof(items) / sizeof(items[0])
#endif
struct gd32_spi_bit_data
{
struct
{
rcu_periph_enum clk;
rt_uint32_t port;
rt_uint32_t pin;
} sclk, mosi, miso;
};
rt_inline FlagStatus GPIO_OUTPUT_BIT_GET(uint32_t gpio_periph, uint32_t pin)
{
if((uint32_t)RESET !=(GPIO_OCTL(gpio_periph)&(pin))){
return SET;
}else{
return RESET;
}
}
rt_inline void GPIO_BIT_RESET(uint32_t gpio_periph, uint32_t pin)
{
GPIO_BC(gpio_periph) = (uint32_t)pin;
}
rt_inline void GPIO_BIT_SET(uint32_t gpio_periph, uint32_t pin)
{
GPIO_BOP(gpio_periph) = (uint32_t)pin;
}
rt_inline FlagStatus GPIO_INPUT_BIT_GET(uint32_t gpio_periph,uint32_t pin)
{
if((uint32_t)RESET != (GPIO_ISTAT(gpio_periph)&(pin))){
return SET;
}else{
return RESET;
}
}
rt_inline void GPIO_INIT(uint32_t gpio_periph, uint32_t mode, uint32_t speed, uint32_t pin)
{
uint16_t i;
uint32_t temp_mode = 0U;
uint32_t reg = 0U;
/* GPIO mode configuration */
temp_mode = (uint32_t)(mode & ((uint32_t)0x0FU));
/* GPIO speed configuration */
if(((uint32_t)0x00U) != ((uint32_t)mode & ((uint32_t)0x10U))){
/* output mode max speed:10MHz,2MHz,50MHz */
temp_mode |= (uint32_t)speed;
}
/* configure the eight low port pins with GPIO_CTL0 */
for(i = 0U;i < 8U;i++){
if((1U << i) & pin){
reg = GPIO_CTL0(gpio_periph);
/* clear the specified pin mode bits */
reg &= ~GPIO_MODE_MASK(i);
/* set the specified pin mode bits */
reg |= GPIO_MODE_SET(i, temp_mode);
/* set IPD or IPU */
if(GPIO_MODE_IPD == mode){
/* reset the corresponding OCTL bit */
GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
}else{
/* set the corresponding OCTL bit */
if(GPIO_MODE_IPU == mode){
GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
}
}
/* set GPIO_CTL0 register */
GPIO_CTL0(gpio_periph) = reg;
}
}
/* configure the eight high port pins with GPIO_CTL1 */
for(i = 8U;i < 16U;i++){
if((1U << i) & pin){
reg = GPIO_CTL1(gpio_periph);
/* clear the specified pin mode bits */
reg &= ~GPIO_MODE_MASK(i - 8U);
/* set the specified pin mode bits */
reg |= GPIO_MODE_SET(i - 8U, temp_mode);
/* set IPD or IPU */
if(GPIO_MODE_IPD == mode){
/* reset the corresponding OCTL bit */
GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
}else{
/* set the corresponding OCTL bit */
if(GPIO_MODE_IPU == mode){
GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
}
}
/* set GPIO_CTL1 register */
GPIO_CTL1(gpio_periph) = reg;
}
}
}
#define GPIO_SET_OUTPUT(port, pin) GPIO_INIT(port, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, pin)
#define GPIO_SET_INPUT(port, pin) GPIO_INIT(port, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, pin)
static void gpio_tog_sclk(void *data)
{
struct gd32_spi_bit_data *bd = data;
if (GPIO_OUTPUT_BIT_GET(bd->sclk.port, bd->sclk.pin) == SET)
{
GPIO_BIT_RESET(bd->sclk.port, bd->sclk.pin);
}
else
{
GPIO_BIT_SET(bd->sclk.port, bd->sclk.pin);
}
}
static void gpio_set_sclk(void *data, rt_int32_t state)
{
struct gd32_spi_bit_data *bd = data;
if (state)
{
GPIO_BIT_SET(bd->sclk.port, bd->sclk.pin);
}
else
{
GPIO_BIT_RESET(bd->sclk.port, bd->sclk.pin);
}
}
static void gpio_set_mosi(void *data, rt_int32_t state)
{
struct gd32_spi_bit_data *bd = data;
if (state)
{
GPIO_BIT_SET(bd->mosi.port, bd->mosi.pin);
}
else
{
GPIO_BIT_RESET(bd->mosi.port, bd->mosi.pin);
}
}
static void gpio_set_miso(void *data, rt_int32_t state)
{
struct gd32_spi_bit_data *bd = data;
if (state)
{
GPIO_BIT_SET(bd->miso.port, bd->miso.pin);
}
else
{
GPIO_BIT_RESET(bd->miso.port, bd->miso.pin);
}
}
static rt_int32_t gpio_get_sclk(void *data)
{
struct gd32_spi_bit_data *bd = data;
return GPIO_INPUT_BIT_GET(bd->sclk.port, bd->sclk.pin);
}
static rt_int32_t gpio_get_mosi(void *data)
{
struct gd32_spi_bit_data *bd = data;
return GPIO_INPUT_BIT_GET(bd->mosi.port, bd->mosi.pin);
}
static rt_int32_t gpio_get_miso(void *data)
{
struct gd32_spi_bit_data *bd = data;
return GPIO_INPUT_BIT_GET(bd->miso.port, bd->miso.pin);
}
static void gpio_dir_mosi(void *data, rt_int32_t state)
{
struct gd32_spi_bit_data *bd = data;
if (state)
{
GPIO_SET_INPUT(bd->mosi.port, bd->mosi.pin);
}
else
{
GPIO_SET_OUTPUT(bd->mosi.port, bd->mosi.pin);
}
}
static void gpio_dir_miso(void *data, rt_int32_t state)
{
struct gd32_spi_bit_data *bd = data;
if (state)
{
GPIO_SET_INPUT(bd->miso.port, bd->miso.pin);
}
else
{
GPIO_SET_OUTPUT(bd->miso.port, bd->miso.pin);
}
}
static void gpio_udelay(rt_uint32_t us)
{
int i = ((rcu_clock_freq_get(CK_SYS) / 4000000) * us);
while (i)
{
i--;
}
}
static void soft_spi_gpio_init(const struct gd32_spi_bit_data *bd)
{
rcu_periph_clock_enable(bd->sclk.clk);
rcu_periph_clock_enable(bd->mosi.clk);
rcu_periph_clock_enable(bd->miso.clk);
gpio_init(bd->sclk.port, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, bd->sclk.pin);
gpio_init(bd->mosi.port, GPIO_MODE_OUT_PP, GPIO_OSPEED_50MHZ, bd->mosi.pin);
gpio_init(bd->miso.port, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, bd->miso.pin);
GPIO_BIT_SET(bd->sclk.port, bd->sclk.pin);
GPIO_BIT_SET(bd->mosi.port, bd->mosi.pin);
GPIO_BIT_SET(bd->miso.port, bd->miso.pin);
}
int rt_soft_spi_init(void)
{
int result = 0;
{
static const struct gd32_spi_bit_data spi1_bdata =
{
.sclk = { RCU_GPIOB, GPIOB, GPIO_PIN_13},
.mosi = { RCU_GPIOB, GPIOB, GPIO_PIN_15},
.miso = { RCU_GPIOB, GPIOB, GPIO_PIN_14},
};
static struct rt_spi_bit_ops spi1_bops =
{
.data = (void *)&spi1_bdata,
.tog_sclk = gpio_tog_sclk,
.set_sclk = gpio_set_sclk,
.set_mosi = gpio_set_mosi,
.set_miso = gpio_set_miso,
.get_sclk = gpio_get_sclk,
.get_mosi = gpio_get_mosi,
.get_miso = gpio_get_miso,
.dir_mosi = gpio_dir_mosi,
.dir_miso = gpio_dir_miso,
.udelay = gpio_udelay,
};
struct rt_spi_bit_obj spi1_obj;
soft_spi_gpio_init(&spi1_bdata);
rt_spi_bit_add_bus(&spi1_obj, "spi3", &spi1_bops);
}
return result;
}
INIT_BOARD_EXPORT(rt_soft_spi_init);
#endif
bsp/gd32303e-eval/drivers/drv_soft_spi.h
+24
View File
@@ -0,0 +1,24 @@
/*
* Copyright (c) 2006-2021, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2021-10-11 kyle first implementation.
*/
#ifndef __DRV_SOFT_SPI_H__
#define __DRV_SOFT_SPI_H__
#ifdef __cplusplus
extern "C" {
#endif
int rt_soft_spi_init(void);
#ifdef __cplusplus
}
#endif
#endif // __DRV_SPI_H__
components/drivers/Kconfig
+12 -1
View File
@@ -228,7 +228,18 @@ config RT_USING_SPI
bool "Using SPI Bus/Device device drivers"
default n
if RT_USING_SPI
if RT_USING_SPI
config RT_USING_SPI_BITOPS
select RT_USING_PIN
bool "Use GPIO to simulate SPI"
default n
if RT_USING_SPI_BITOPS
config RT_SPI_BITOPS_DEBUG
bool "Use simulate SPI debug message"
default n
endif
config RT_USING_QSPI
bool "Enable QSPI mode"
default n
components/drivers/spi/SConscript
+3
View File
@@ -6,6 +6,9 @@ src = ['spi_core.c', 'spi_dev.c']
CPPPATH = [cwd, cwd + '/../include']
LOCAL_CFLAGS = ''
if GetDepend('RT_USING_SPI_BITOPS'):
src += ['spi-bit-ops.c']
if GetDepend('RT_USING_QSPI'):
src += ['qspi_core.c']
components/drivers/spi/spi-bit-ops.c
+525
View File
File diff suppressed because it is too large Load Diff
components/drivers/spi/spi-bit-ops.h
+53
View File
@@ -0,0 +1,53 @@
/*
* Copyright (c) 2006-2018, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2021-10-11 kyle first version
*/
#ifndef __SPI_BIT_OPS_H__
#define __SPI_BIT_OPS_H__
#include <rtdevice.h>
#ifdef __cplusplus
extern "C" {
#endif
struct rt_spi_bit_ops
{
void *const data; /* private data for lowlevel routines */
void (*const tog_sclk)(void *data);
void (*const set_sclk)(void *data, rt_int32_t state);
void (*const set_mosi)(void *data, rt_int32_t state);
void (*const set_miso)(void *data, rt_int32_t state);
rt_int32_t (*const get_sclk)(void *data);
rt_int32_t (*const get_mosi)(void *data);
rt_int32_t (*const get_miso)(void *data);
void (*const dir_mosi)(void *data, rt_int32_t state);
void (*const dir_miso)(void *data, rt_int32_t state);
void (*const udelay)(rt_uint32_t us);
rt_uint32_t delay_us; /* sclk、mosi and miso line delay */
};
struct rt_spi_bit_obj
{
struct rt_spi_bus bus;
struct rt_spi_bit_ops *ops;
struct rt_spi_configuration config;
};
rt_err_t rt_spi_bit_add_bus(struct rt_spi_bit_obj *obj,
const char *bus_name,
struct rt_spi_bit_ops *ops);
#ifdef __cplusplus
}
#endif
#endif