Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-07 01:05:54 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Tiva SSI: Use portable macros to enable peripheral clocking

Browse Source
This commit is contained in:
Gregory Nutt
2014-12-21 11:16:21 -06:00
parent 6c937a3bd3
commit c24c0021b0
2 changed files with 10 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/tiva/tiva_enableclks.h
+5
View File
@@ -251,6 +251,11 @@
# define tiva_ssi2_disableclk() tiva_ssi_disableclk(2)
# define tiva_ssi3_disableclk() tiva_ssi_disableclk(3)
#else
# define tiva_ssi0_enableclk() tiva_enableclk(TIVA_SYSCON_RCGC1,SYSCON_RCGC1_SSI0)
# define tiva_ssi1_enableclk() tiva_enableclk(TIVA_SYSCON_RCGC1,SYSCON_RCGC1_SSI1)
# define tiva_ssi0_disableclk() tiva_disableclk(TIVA_SYSCON_RCGC1,SYSCON_RCGC1_SSI0)
# define tiva_ssi1_disableclk() tiva_disableclk(TIVA_SYSCON_RCGC1,SYSCON_RCGC1_SSI1)
#endif
/* I2C Run Mode Clock Gating Control */
arch/arm/src/tiva/tiva_ssi.c
+5 -10
View File
@@ -57,6 +57,7 @@
#include "chip.h"
#include "tiva_gpio.h"
#include "tiva_enableclks.h"
#include "tiva_ssi.h"
#include "chip/tiva_pinmap.h"
@@ -1473,12 +1474,9 @@ FAR struct spi_dev_s *up_spiinitialize(int port)
priv = &g_ssidev[SSI0_NDX];
/* Enable the SSI0 peripheral */
/* Enable clocking to the SSI0 peripheral */
regval = getreg32(TIVA_SYSCON_RCGC1);
regval |= SYSCON_RCGC1_SSI0;
putreg32(regval, TIVA_SYSCON_RCGC1);
ssivdbg("RCGC1: %08x\n", regval);
tiva_ssi0_enableclk();
/* Configure SSI0 GPIOs (NOTE that SS is not initialized here, the
* logic in this file makes no assumptions about chip select)
@@ -1497,12 +1495,9 @@ FAR struct spi_dev_s *up_spiinitialize(int port)
priv = &g_ssidev[SSI1_NDX];
/* Enable the SSI1 peripheral */
/* Enable clocking to the SSI1 peripheral */
regval = getreg32(TIVA_SYSCON_RCGC1);
regval |= SYSCON_RCGC1_SSI1;
putreg32(regval, TIVA_SYSCON_RCGC1);
ssivdbg("RCGC1: %08x\n", regval);
tiva_ssi1_enableclk();
/* Configure SSI1 GPIOs */