Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-02-06 05:52:45 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

GP-1 Corrected RISCV import opinion file

Browse Source
This commit is contained in:
ghidra1
2026-01-13 10:44:59 -05:00
parent 1789bb9c5e
commit 6208df2d50
1 changed files with 5 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
Ghidra/Processors/RISCV/data/languages/riscv.opinion
View File

@@ -11,18 +11,11 @@
<!-- EF_RISCV_ABI_QUAD 0x0006 -->
<!-- EF_RISCV_RVE 0x0008 -->
<!-- EF_RISCV_TSO 0x0010 -->
<constraint primary="243" secondary="0" processor="RISCV" endian="little" size="32" variant="RV32I"/>
<constraint primary="243" secondary="0" processor="RISCV" endian="little" size="64" variant="RV64I"/>
<constraint primary="243" secondary="1" processor="RISCV" endian="little" size="32" variant="RV32IMC"/>
<constraint primary="243" secondary="1" processor="RISCV" endian="little" size="64" variant="RV64IC"/>
<constraint primary="243" secondary="2" processor="RISCV" endian="little" size="32" variant="RV32IF"/>
<constraint primary="243" secondary="3" processor="RISCV" endian="little" size="32" variant="RV32GC"/> <!-- RV32IMAFC -->
<constraint primary="243" secondary="4" processor="RISCV" endian="little" size="32" variant="RV32G"/>
<constraint primary="243" secondary="4" processor="RISCV" endian="little" size="64" variant="RV64G"/>
<constraint primary="243" secondary="5" processor="RISCV" endian="little" size="32" variant="RV32GC"/>
<constraint primary="243" secondary="5" processor="RISCV" endian="little" size="64" variant="RV64GC"/>
<constraint primary="243" processor="RISCV" endian="little" size="32" variant="RV32GC"/>
<constraint primary="243" processor="RISCV" endian="little" size="64" variant="RV64GC"/>
<constraint primary="243" processor="RISCV" endian="little" size="32"/> <!-- must choose between 'default' and 'AndeStar' variants -->
<constraint primary="243" processor="RISCV" endian="little" size="64" variant="default"/>
</constraint>
</constraint>
</opinions>