Mirrors_Framework/uC-OS2
1
0
Fork 0
mirror of https://github.com/weston-embedded/uC-OS2.git synced 2026-09-22 11:03:51 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix for Cortex-M7 basepri errata.

Browse Source
This commit is contained in:
forg0ne
2021-05-03 18:26:41 -04:00
parent cec4ab5ab6
commit f4cbc0ba08
4 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ports/ARM-Cortex-M/ARMv7-M/ARM/os_cpu_a.asm
+4
View File
@@ -361,7 +361,11 @@ OS_CPU_PendSVHandler
MSR PSP, R0 ; Load PSP with new process SP
MOV32 R2, #0 ; Restore BASEPRI priority level to 0
CPSID I
MSR BASEPRI, R2
DSB
ISB
CPSIE I
BX LR ; Exception return will restore remaining context
ALIGN ; Removes warning[A1581W]: added <no_padbytes> of padding at <address>
Ports/ARM-Cortex-M/ARMv7-M/CCS/os_cpu_a.asm
+4
View File
@@ -382,7 +382,11 @@ OS_CPU_PendSVHandler:
MSR PSP, R0 ; Load PSP with new process SP
MOV R2, #0 ; Restore BASEPRI priority level to 0
CPSID I
MSR BASEPRI, R2
DSB
ISB
CPSIE I
BX LR ; Exception return will restore remaining context
.endasmfunc
Ports/ARM-Cortex-M/ARMv7-M/GNU/os_cpu_a.S
+4
View File
@@ -379,7 +379,11 @@ OS_CPU_PendSVHandler:
MSR PSP, R0 @ Load PSP with new process SP
MOV R2, #0 @ Restore BASEPRI priority level to 0
CPSID I
MSR BASEPRI, R2
DSB
ISB
CPSIE I
BX LR @ Exception return will restore remaining context
.end
Ports/ARM-Cortex-M/ARMv7-M/IAR/os_cpu_a.asm
+4
View File
@@ -355,7 +355,11 @@ OS_CPU_PendSVHandler
MSR PSP, R0 ; Load PSP with new process SP
MOV32 R2, #0 ; Restore BASEPRI priority level to 0
CPSID I
MSR BASEPRI, R2
DSB
ISB
CPSIE I
BX LR ; Exception return will restore remaining context
END