Mirrors_Framework/threadx
1
0
Fork 0
mirror of https://github.com/eclipse-threadx/threadx.git synced 2026-08-18 11:49:38 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix VFP build failure in Cortex-A tx_thread_schedule.S

Browse Source 
When TX_ENABLE_VFP_SUPPORT is defined, the build fails due to missing
IRQ_MASK and FIQ_MASK symbols in the restore logic.

This adds the local definitions (0x80 and 0x40) to tx_thread_schedule.S
to match tx_thread_interrupt_restore.S, enabling successful compilation
on GNU and AC6 Cortex-A ports.
This commit is contained in:
Mehmet Eren Balasar
2026-01-06 19:07:48 +03:00
parent 44fadf7143
commit a7961fe190
14 changed files with 112 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ports/cortex_a12/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a12/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a15/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a15/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a17/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a17/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a5/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a5/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a7/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a7/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a8/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a8/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a9/ac6/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */
ports/cortex_a9/gnu/src/tx_thread_schedule.S
+8
View File
@@ -39,6 +39,14 @@
#define IRQ_MODE 0x12 // IRQ mode
#define SVC_MODE 0x13 // SVC mode
#ifdef TX_ENABLE_VFP_SUPPORT
IRQ_MASK = 0x080
#endif
#ifdef TX_ENABLE_FIQ_SUPPORT
FIQ_MASK = 0x040
#endif
/**************************************************************************/
/* */
/* FUNCTION RELEASE */