Mirrors_Framework/stmbl
1
0
Fork 0
mirror of https://github.com/rene-dev/stmbl.git synced 2026-09-25 17:40:40 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

platine, resolver, rs485

Browse Source
This commit is contained in:
crinq
2014-07-22 22:34:51 +02:00
parent 0196d31060
commit 4e388fdd6c
3 changed files with 1323 additions and 565 deletions
Download Patch File Download Diff File Expand all files Collapse all files
hw/eagle/res.brd
+622 -367
View File
File diff suppressed because it is too large Load Diff
hw/eagle/res.sch
+667 -188
View File
File diff suppressed because it is too large Load Diff
hw/spice/res2.4.asc
+34 -10
View File
@@ -15,13 +15,15 @@ WIRE 2832 128 2624 128
WIRE 2928 128 2928 -16
WIRE 2928 128 2832 128
WIRE 2976 128 2928 128
WIRE 3280 128 3168 128
WIRE 3280 128 3248 128
WIRE 3808 128 3808 16
WIRE 3808 128 3776 128
WIRE 3936 128 3808 128
WIRE 3280 144 3280 128
WIRE 3360 144 3280 144
WIRE 3712 144 3360 144
WIRE 3408 144 3360 144
WIRE 3520 144 3488 144
WIRE 3712 144 3520 144
WIRE 3936 160 3936 128
WIRE 1392 176 1392 128
WIRE 1568 176 1488 176
@@ -30,6 +32,7 @@ WIRE 2688 176 2512 176
WIRE 2832 176 2832 128
WIRE 3008 176 2928 176
WIRE 3040 176 3008 176
WIRE 3248 176 3248 128
WIRE 1536 208 1536 128
WIRE 2976 208 2976 128
WIRE 3184 208 3168 208
@@ -49,8 +52,10 @@ WIRE 3184 240 3184 208
WIRE 3184 240 3136 240
WIRE 3360 240 3360 224
WIRE 3360 240 3184 240
WIRE 3520 240 3520 224
WIRE 3520 240 3360 240
WIRE 3584 240 3584 192
WIRE 3584 240 3360 240
WIRE 3584 240 3520 240
WIRE 3936 240 3824 240
WIRE 4064 240 3936 240
WIRE 4096 240 4064 240
@@ -99,8 +104,10 @@ WIRE 2976 384 2976 272
WIRE 2976 384 2832 384
WIRE 3056 384 2976 384
WIRE 3136 384 3056 384
WIRE 3248 384 3248 256
WIRE 3248 384 3136 384
WIRE 3744 384 3744 160
WIRE 3744 384 3136 384
WIRE 3744 384 3248 384
WIRE 3824 384 3824 304
WIRE 3824 384 3744 384
WIRE 3936 384 3936 320
@@ -135,6 +142,9 @@ FLAG 2432 336 r3_in
FLAG 1568 128 12v
FLAG 3008 176 5v
FLAG 4064 240 sig
FLAG 3360 144 res_in
FLAG 3520 144 op_in
FLAG 3808 128 op_out
SYMBOL voltage 1296 208 R0
SYMATTR InstName V3
SYMATTR Value 12
@@ -207,10 +217,10 @@ WINDOW 3 34 101 Left 2
SYMATTR InstName U5
SYMBOL res 3568 96 R0
SYMATTR InstName R10
SYMATTR Value 1.5k
SYMATTR Value 1k
SYMBOL res 3568 16 R0
SYMATTR InstName R12
SYMATTR Value 3.5k
SYMATTR Value 3k
SYMBOL res 2816 160 R0
SYMATTR InstName R13
SYMATTR Value 1.4k
@@ -227,22 +237,36 @@ SYMATTR InstName C8
SYMATTR Value 500ľ
SYMBOL res 3920 224 R0
SYMATTR InstName R8
SYMATTR Value 2k
SYMATTR Value 1k
SYMBOL res 3920 144 R0
SYMATTR InstName R11
SYMATTR Value 3k
SYMATTR Value 1.2k
SYMBOL cap 3808 240 R0
SYMATTR InstName C10
SYMATTR Value 22p
SYMBOL res 3344 128 R0
SYMATTR InstName R1
SYMATTR Value 1k
SYMATTR Value 1.2k
SYMBOL res 2768 304 R0
SYMATTR InstName R2
SYMATTR Value 100
SYMBOL voltage 3248 160 R0
SYMATTR InstName V2
SYMATTR Value SINE(2.5 1 5000 0)
SYMATTR SpiceLine Rser=1
SYMBOL res 3536 240 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName 100
SYMATTR Value 1k
SYMBOL res 3504 128 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R7
SYMATTR Value 4k
TEXT 1664 -48 Left 2 !.tran 0 5mS
TEXT 2480 -48 Left 2 !K1 L1 L2 0.5
TEXT 2480 16 Left 2 !K2 L3 L2 0.01
TEXT 3976 136 Left 2 ;poti
TEXT 3504 64 Left 2 ;poti
TEXT 3416 88 Left 2 ;poti
TEXT 2448 224 Left 2 ;poti