mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-12-21 04:14:26 +08:00
Remove copy and paste from the arm SMP support. The shared aarch64 implementation of rtems_cache_enable_data() does not enable a particular cache, it just enables the C bit in the SCTLR_EL1. This is already done in aarch64_mmu_enable(). There is no need to wait for secondary processors in _CPU_SMP_Start_processor().