mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-08-24 07:31:08 +08:00
This adds support for the GICv3 interrupt controller along with the redistributor to control SGIs and PPIs which wasn't present in GICv2 implementations. GICv3 implementations only optionally support memory-mapped GICC interface interaction and require system register access be implemented, so the GICC interface is accessed only through system registers.