Mirrors_Framework/rtems
1
0
Fork 0
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2026-08-29 11:15:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

powerpc: Add FSL cache defines

Browse Source
This commit is contained in:
Sebastian Huber
2015-10-28 13:04:19 +01:00
parent 69be1a222a
commit e96feebdd1
1 changed files with 10 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
cpukit/score/cpu/powerpc/rtems/powerpc/registers.h
+10
View File
@@ -550,7 +550,17 @@ lidate */
#define FSL_EIS_L1CFG0 515
#define FSL_EIS_L1CFG1 516
#define FSL_EIS_L1CSR0 1010
#define FSL_EIS_L1CSR0_CFI (1 << (63 - 62))
#define FSL_EIS_L1CSR1 1011
#define FSL_EIS_L1CSR1_ICFI (1 << (63 - 62))
/* Freescale Book E Implementation Standards (EIS): L2 Cache */
#define FSL_EIS_L2CFG0 519
#define FSL_EIS_L2CSR0 1017
#define FSL_EIS_L2CSR0_L2FI (1 << (63 - 42))
#define FSL_EIS_L2CSR0_L2FL (1 << (63 - 52))
#define FSL_EIS_L2CSR1 1018
/* Freescale Book E Implementation Standards (EIS): Timer */