Mirrors_Framework/rtems
1
0
Fork 0
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2026-09-21 01:26:32 +08:00
Code Issues Packages Projects Releases Wiki Activity

2007-09-10 Alain Schaefer <alani@easc.ch>

Browse Source 
* cpu_asm.S: Fix two problems:
	    - CC bit has been clobbered and was not correctly restored
	    - bfin hardware does not allow to read instructions from the L1
This commit is contained in:
Joel Sherrill
2007-09-10 22:24:57 +00:00
parent 39ee40db4f
commit c55364c4a2
2 changed files with 21 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
cpukit/score/cpu/bfin/ChangeLog
+7
View File
@@ -1,3 +1,10 @@
2007-09-10 Alain Schaefer <alani@easc.ch>
* cpu_asm.S: Fix two problems:
- CC bit has been clobbered and was not correctly restored
- bfin hardware does not allow to read instructions from the L1
2007-09-10 Alain Schaefer <alani@easc.ch>
* rtems/bfin/bf533.h: Add more definitions.
cpukit/score/cpu/bfin/cpu_asm.S
+14 -4
View File
@@ -268,7 +268,8 @@ __ISR_Handler:
/* load base adress of scratchpad */
P0.H = HI(SCRATCH);
P0.L = LO(SCRATCH);
[--SP] = ASTAT; /* save cc flag*/
/* if SP is already inside the SCRATCHPAD */
CC=SP<P0 (iu)
if !CC jump continue;
@@ -302,19 +303,27 @@ __ISR_Handler:
* Thread_Dispatch would not be possible. */
P0 = RETI;
R0 = W[P0];
R0 = P0;
R0.L = 0x0000;
R1.H = 0xffa0;
R1.L = 0x0000;
CC = R0 == R1;
if CC jump disablethreaddispatch;
R0 = W[P0](Z);
/* shift 16 bits to the right (select the high nibble ) */
/*R0 >>= 16;*/
R3 = 0;
/* Check if RETI is a LINK instruction */
R1.h = HI(0xE800);
R1.h = HI(0x0000);
R1.l = LO(0xE800);
CC=R0==R1;
if cc jump disablethreaddispatch;
/* Check if RETI is a RTS instruction */
R1.h = HI(0x0010);
R1.h = HI(0x0000);
R1.l = LO(0x0010);
CC=R0==R1;
if cc jump disablethreaddispatch;
@@ -401,6 +410,7 @@ __ISR_Handler:
restoreP0:
P0 = USP;
ASTAT = [SP++]; /* restore cc flag */
/*now we should be on the old "user-stack" again */