mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-09-03 00:21:45 +08:00
committed by
Sebastian Huber
parent
4f6fa9746d
commit
c14efe493b
@@ -13,6 +13,7 @@
|
||||
/* https://github.com/AoLaD/rtems-tms570-utils/tree/headers/headers/python */
|
||||
|
||||
/*
|
||||
* Copyright (C) 2022 Airbus U.S. Space & Defense, Inc
|
||||
* Copyright (c) 2014-2015, Premysl Houdek <kom541000@gmail.com>
|
||||
*
|
||||
* Czech Technical University in Prague
|
||||
@@ -164,5 +165,11 @@
|
||||
#define TMS570_STC (*(volatile tms570_stc_t*)0xFFFFE600)
|
||||
#define TMS570_SYS1 (*(volatile tms570_sys1_t*)0xFFFFFF00)
|
||||
#define TMS570_SYS2 (*(volatile tms570_sys2_t*)0xFFFFE100)
|
||||
#define TMS570_PCR (*(volatile tms570_pcr_t*)0xFFFFE000)
|
||||
#if TMS570_VARIANT == 4357
|
||||
#define TMS570_PCR1 (*(volatile tms570_pcr_t*)0xFFFF1000)
|
||||
#define TMS570_PCR2 (*(volatile tms570_pcr_t*)0xFCFF1000)
|
||||
#define TMS570_PCR3 (*(volatile tms570_pcr_t*)0xFFF78000)
|
||||
#else
|
||||
#define TMS570_PCR1 (*(volatile tms570_pcr_t*)0xFFFFE000)
|
||||
#endif
|
||||
#endif /* LIBBSP_ARM_TMS570 */
|
||||
|
||||
@@ -9,6 +9,7 @@
|
||||
*/
|
||||
|
||||
/*
|
||||
* Copyright (C) 2022 Airbus U.S. Space & Defense, Inc
|
||||
* Copyright (C) 2009-2015 Texas Instruments Incorporated - www.ti.com
|
||||
*
|
||||
*
|
||||
@@ -187,10 +188,22 @@ void tms570_periph_init( void )
|
||||
|
||||
/** - Release peripherals from reset and enable clocks to all peripherals */
|
||||
/** - Power-up all peripherals */
|
||||
TMS570_PCR.PSPWRDWNCLR0 = 0xFFFFFFFFU;
|
||||
TMS570_PCR.PSPWRDWNCLR1 = 0xFFFFFFFFU;
|
||||
TMS570_PCR.PSPWRDWNCLR2 = 0xFFFFFFFFU;
|
||||
TMS570_PCR.PSPWRDWNCLR3 = 0xFFFFFFFFU;
|
||||
TMS570_PCR1.PSPWRDWNCLR0 = 0xFFFFFFFFU;
|
||||
TMS570_PCR1.PSPWRDWNCLR1 = 0xFFFFFFFFU;
|
||||
TMS570_PCR1.PSPWRDWNCLR2 = 0xFFFFFFFFU;
|
||||
TMS570_PCR1.PSPWRDWNCLR3 = 0xFFFFFFFFU;
|
||||
|
||||
#if TMS570_VARIANT == 4357
|
||||
TMS570_PCR2.PSPWRDWNCLR0 = 0xFFFFFFFFU;
|
||||
TMS570_PCR2.PSPWRDWNCLR1 = 0xFFFFFFFFU;
|
||||
TMS570_PCR2.PSPWRDWNCLR2 = 0xFFFFFFFFU;
|
||||
TMS570_PCR2.PSPWRDWNCLR3 = 0xFFFFFFFFU;
|
||||
|
||||
TMS570_PCR3.PSPWRDWNCLR0 = 0xFFFFFFFFU;
|
||||
TMS570_PCR3.PSPWRDWNCLR1 = 0xFFFFFFFFU;
|
||||
TMS570_PCR3.PSPWRDWNCLR2 = 0xFFFFFFFFU;
|
||||
TMS570_PCR3.PSPWRDWNCLR3 = 0xFFFFFFFFU;
|
||||
#endif
|
||||
|
||||
/** - Enable Peripherals */
|
||||
TMS570_SYS1.CLKCNTL |= TMS570_SYS1_CLKCNTL_PENA;
|
||||
|
||||
Reference in New Issue
Block a user