bsps/imxrt: Fix enabling USBPHY in fsl_clock

The mcux-sdk tries to enable the USBPHY. But it uses the wrong register
for that. This patch fixes the bug.
This commit is contained in:
Christian Mauderer
2023-08-21 09:13:16 +02:00
parent 27da374e48
commit 91b1c7b0a6
@@ -1735,7 +1735,11 @@ bool CLOCK_EnableUsbhs0PhyPllClock(clock_usb_phy_src_t src, uint32_t freq)
USBPHY1->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_EN_USB_CLKS_MASK);
USBPHY1->CTRL_CLR = USBPHY_CTRL_CLR_CLKGATE_MASK;
#ifndef __rtems__
USBPHY1->PWD_SET = 0x0;
#else /* __rtems__ */
USBPHY1->PWD = 0x0;
#endif /* __rtems__ */
while (0UL == (USBPHY1->PLL_SIC & USBPHY_PLL_SIC_PLL_LOCK_MASK))
{
@@ -1841,7 +1845,11 @@ bool CLOCK_EnableUsbhs1PhyPllClock(clock_usb_phy_src_t src, uint32_t freq)
USBPHY2->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_EN_USB_CLKS_MASK);
USBPHY2->CTRL_CLR = USBPHY_CTRL_CLR_CLKGATE_MASK;
#ifndef __rtems__
USBPHY2->PWD_SET = 0x0;
#else /* __rtems__ */
USBPHY2->PWD = 0x0;
#endif /* __rtems__ */
while (0UL == (USBPHY2->PLL_SIC & USBPHY_PLL_SIC_PLL_LOCK_MASK))
{