mirror of
https://github.com/RT-Thread/rt-thread.git
synced 2026-03-24 09:30:19 +08:00
Some checks failed
RT-Thread BSP Static Build Check / 🔍 Summary of Git Diff Changes (push) Has been cancelled
RT-Thread BSP Static Build Check / ${{ matrix.legs.RTT_BSP }} (push) Has been cancelled
RT-Thread BSP Static Build Check / collect-artifacts (push) Has been cancelled
doc_doxygen / doxygen_doc generate (push) Has been cancelled
doc_doxygen / deploy (push) Has been cancelled
pkgs_test / change (push) Has been cancelled
utest_auto_run / A9 :components/dfs.cfg (push) Has been cancelled
utest_auto_run / A9 :components/lwip.cfg (push) Has been cancelled
utest_auto_run / A9 :components/netdev.cfg (push) Has been cancelled
utest_auto_run / A9 :components/sal.cfg (push) Has been cancelled
utest_auto_run / A9 :cpp11/cpp11.cfg (push) Has been cancelled
utest_auto_run / AARCH64-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / A9-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / RISCV-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / XUANTIE-rtsmart :default.cfg (push) Has been cancelled
utest_auto_run / AARCH64 :default.cfg (push) Has been cancelled
utest_auto_run / AARCH64-smp :default.cfg (push) Has been cancelled
utest_auto_run / A9 :default.cfg (push) Has been cancelled
utest_auto_run / A9-smp :default.cfg (push) Has been cancelled
utest_auto_run / RISCV :default.cfg (push) Has been cancelled
utest_auto_run / RISCV-smp :default.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/atomic_c11.cfg (push) Has been cancelled
utest_auto_run / RISCV :kernel/atomic_c11.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/ipc.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/kernel_basic.cfg (push) Has been cancelled
utest_auto_run / A9 :kernel/mem.cfg (push) Has been cancelled
ToolsCI / Tools (push) Has been cancelled
Weekly CI Scheduler / Trigger and Monitor CIs (push) Has been cancelled
Weekly CI Scheduler / Create Discussion Report (push) Has been cancelled
* [components][clock_time] Refactor time subsystem around clock_time Introduce the clock_time core with clock source/event separation, high-resolution scheduling, and boot-time helpers, plus clock_timer adapters for timer peripherals. Remove legacy ktime/cputime/hwtimer implementations and migrate arch and BSP time paths to the new subsystem while keeping POSIX time integration functional. Update drivers, Kconfig/SConscript wiring, documentation, and tests; add clock_time overview docs and align naming to clock_boottime/clock_hrtimer/clock_timer. * [components][clock_time] Use BSP-provided clock timer frequency on riscv64 * [risc-v] Use runtime clock timer frequency for tick and delays * [bsp] Add clock timer frequency hooks for riscv64 boards * [bsp] Update Renesas RA driver doc clock_timer link * [bsp] Sync zynqmp-r5-axu4ev rtconfig after config refresh * [bsp][rk3500] Update rk3500 clock configuration * [bsp][hpmicro] Add rt_hw_us_delay hook and update board delays * [bsp][stm32l496-st-nucleo] enable clock_time for hwtimer sample in ci * [bsp][hpmicro] Fix rtconfig include scope for hpm6750evk Move rtconfig.h include outside the ENET_MULTIPLE_PORT guard for hpm6750evk and hpm6750evk2 so configuration macros are available regardless of ENET settings. * [bsp][raspi3] select clock time for systimer * [bsp][hpm5300evk] Trim trailing blank line * [bsp][hpm5301evklite] Trim trailing blank line * [bsp][hpm5e00evk] Trim trailing blank line * [bsp][hpm6200evk] Trim trailing blank line * [bsp][hpm6300evk] Trim trailing blank line * [bsp][hpm6750evk] Trim trailing blank line * [bsp][hpm6750evk2] Trim trailing blank line * [bsp][hpm6750evkmini] Trim trailing blank line * [bsp][hpm6800evk] Trim trailing blank line * [bsp][hpm6e00evk] Trim trailing blank line * [bsp][nxp] switch lpc178x to gcc and remove mcx timer source * [bsp][stm32] fix the CONFIG_RT_USING_CLOCK_TIME issue. * [docs][clock_time] add clock time documentation * [docs][clock_time] Update clock time subsystem documentation - Update device driver index to use correct page reference - Clarify upper layer responsibilities in architecture overview - Update README to describe POSIX/libc, Soft RTC, and device driver usage - Refine architecture diagram with improved layout and color scheme - Remove obsolete clock_timer.md file * [kernel][utest] Trim trailing space * [clock_time] Fix hrtimer wrap handling * [clock_time] fix the static rt_inline issue * [clock_time] fix the rt_clock_hrtimer_control result issue
153 lines
5.2 KiB
C
153 lines
5.2 KiB
C
/* Copyright (c) 2023, Canaan Bright Sight Co., Ltd
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
|
|
* CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
|
|
* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
|
|
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
|
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* Copyright (c) 2006-2025, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <rtthread.h>
|
|
#include <drivers/clock_time.h>
|
|
|
|
#include "../interdrv/clock_timer/drv_timer.h"
|
|
#include "utest.h"
|
|
|
|
/*
|
|
* This test case is designed to test the hardware timer driver.
|
|
* It will:
|
|
* 1. Find two hardware timer devices.
|
|
* 2. Open both devices.
|
|
* 3. Set a custom frequency for timer0 and use the default frequency for timer1.
|
|
* 4. Start both timers with different timeout values.
|
|
* 5. Poll and print the current value of each timer every second.
|
|
* 6. Trigger the interrupt callback when the timer times out and print a message.
|
|
*/
|
|
|
|
#define DEVICE_NAME0 "clock_timer0"
|
|
#define DEVICE_NAME1 "clock_timer1"
|
|
|
|
static rt_device_t tmr_dev_0;
|
|
static rt_device_t tmr_dev_1;
|
|
|
|
#define TIMEOUT_SEC_0 10
|
|
#define TIMEOUT_SEC_1 5
|
|
#define MAX_TIMEOUT_SEC \
|
|
(TIMEOUT_SEC_0 > TIMEOUT_SEC_1 ? TIMEOUT_SEC_0 : TIMEOUT_SEC_1)
|
|
|
|
static rt_err_t tmr_timeout_cb(rt_device_t dev, rt_size_t size)
|
|
{
|
|
struct rt_clock_timer_device *rt_timer = rt_container_of(dev, struct rt_clock_timer_device, parent);
|
|
struct k230_timer *kd_timer = rt_container_of(rt_timer, struct k230_timer, device);
|
|
|
|
LOG_I("---> [%s] timeout callback fucntion!\n", kd_timer->name);
|
|
return RT_EOK;
|
|
}
|
|
|
|
static void test_clock_timer(void)
|
|
{
|
|
rt_clock_timerval_t timerval;
|
|
rt_clock_timer_mode_t mode;
|
|
rt_size_t tsize;
|
|
rt_uint32_t freq = 25000000; /* Frequency options: 12.5M 25M 50M 100M */
|
|
rt_err_t ret;
|
|
rt_ssize_t size;
|
|
int loop_count = 0;
|
|
|
|
LOG_I("test_clock_timer start");
|
|
|
|
tmr_dev_0 = rt_device_find(DEVICE_NAME0);
|
|
uassert_not_null(tmr_dev_0);
|
|
tmr_dev_1 = rt_device_find(DEVICE_NAME1);
|
|
uassert_not_null(tmr_dev_1);
|
|
|
|
ret = rt_device_open(tmr_dev_0, RT_DEVICE_OFLAG_RDWR);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
ret = rt_device_open(tmr_dev_1, RT_DEVICE_OFLAG_RDWR);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
|
|
ret = rt_device_control(tmr_dev_0, CLOCK_TIMER_CTRL_FREQ_SET, &freq);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
|
|
ret = rt_device_set_rx_indicate(tmr_dev_0, tmr_timeout_cb);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
ret = rt_device_set_rx_indicate(tmr_dev_1, tmr_timeout_cb);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
|
|
timerval.sec = TIMEOUT_SEC_0;
|
|
timerval.usec = 0;
|
|
tsize = sizeof(timerval);
|
|
mode = CLOCK_TIMER_MODE_ONESHOT;
|
|
ret = rt_device_control(tmr_dev_0, CLOCK_TIMER_CTRL_MODE_SET, &mode);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
size = rt_device_write(tmr_dev_0, 0, &timerval, tsize);
|
|
uassert_int_equal(size, tsize);
|
|
LOG_I("timer0 start: [%d:%d]\n", timerval.sec, timerval.usec);
|
|
|
|
timerval.sec = TIMEOUT_SEC_1;
|
|
timerval.usec = 0;
|
|
tsize = sizeof(timerval);
|
|
mode = CLOCK_TIMER_MODE_ONESHOT;
|
|
ret = rt_device_control(tmr_dev_1, CLOCK_TIMER_CTRL_MODE_SET, &mode);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
size = rt_device_write(tmr_dev_1, 0, &timerval, tsize);
|
|
uassert_int_equal(size, tsize);
|
|
LOG_I("timer1 start: [%d:%d]\n", timerval.sec, timerval.usec);
|
|
|
|
while (loop_count++ < MAX_TIMEOUT_SEC + 1)
|
|
{
|
|
size = rt_device_read(tmr_dev_0, 0, &timerval, sizeof(timerval));
|
|
uassert_int_equal(size, sizeof(timerval));
|
|
LOG_I("timer0: [%d:%d]\n", timerval.sec, timerval.usec);
|
|
|
|
size = rt_device_read(tmr_dev_1, 0, &timerval, sizeof(timerval));
|
|
uassert_int_equal(size, sizeof(timerval));
|
|
LOG_I("timer1: [%d:%d]\n", timerval.sec, timerval.usec);
|
|
|
|
rt_thread_mdelay(1000);
|
|
}
|
|
|
|
ret = rt_device_close(tmr_dev_0);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
ret = rt_device_close(tmr_dev_1);
|
|
uassert_int_equal(ret, RT_EOK);
|
|
LOG_I("test_clock_timer end");
|
|
}
|
|
|
|
static void hw_timer_testcase(void)
|
|
{
|
|
UTEST_UNIT_RUN(test_clock_timer);
|
|
}
|
|
|
|
static rt_err_t utest_tc_init(void)
|
|
{
|
|
return RT_EOK;
|
|
}
|
|
static rt_err_t utest_tc_cleanup(void)
|
|
{
|
|
return RT_EOK;
|
|
}
|
|
|
|
UTEST_TC_EXPORT(hw_timer_testcase, "bsp.k230.drivers.timer", utest_tc_init, utest_tc_cleanup, 10); |