Mirrors_Framework/rt-thread
1
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2026-05-16 19:57:52 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

MIPS: fix inline assembly for FPU

Browse Source 
Signed-off-by: duhuanpeng <548708880@qq.com>
This commit is contained in:
duhuanpeng
2020-04-03 20:32:07 +08:00
committed by Du Huanpeng
parent ee61d78b18
commit f295149f20
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
libcpu/mips/common/mips_regs.h
+3 -3
View File
@@ -999,7 +999,7 @@ do { \
#define write_32bit_cp0_set1_register(register,value) \
__asm__ __volatile__( \
"ctc0\t%0,"STR(register)"\n\t" \
"ctc0\t%0,$"STR(register)"\n\t" \
"nop" \
: : "r" (value));
@@ -1037,14 +1037,14 @@ do { \
__asm__ __volatile__( \
".set\tpush\n\t" \
".set\treorder\n\t" \
"cfc1\t%0,"STR(source)"\n\t" \
"cfc1\t%0,$"STR(source)"\n\t" \
".set\tpop" \
: "=r" (__res)); \
__res;})
#define write_32bit_cp1_register(register,value) \
__asm__ __volatile__( \
"ctc1\t%0,"STR(register)"\n\t" \
"ctc1\t%0,$"STR(register)"\n\t" \
"nop" \
: : "r" (value));