Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-05-21 04:52:02 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

Fix nuttx coding style

Browse Source 
Remove TABs
Fix indentation
This commit is contained in:
simbit18
2023-07-14 10:44:16 +02:00
committed by Xiang Xiao
parent a8939f6d4b
commit d991ef77e8
17 changed files with 731 additions and 731 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/cxd56xx/hardware/cxd56_scu.h
+160 -160
View File
@@ -21,165 +21,165 @@
#ifndef __ARCH_ARM_SRC_CXD56XX_HARDWARE_CXD56_SCU_H
#define __ARCH_ARM_SRC_CXD56XX_HARDWARE_CXD56_SCU_H
#define SCU_DEBUG_I2C0 (CXD56_SCU_BASE + 0x0018)
#define SCU_DEBUG_I2C1 (CXD56_SCU_BASE + 0x001c)
#define SCU_SEQ_ENABLE_ALL (CXD56_SCU_BASE + 0x0020)
#define SCU_SEQ_ACCESS_INHIBIT (CXD56_SCU_BASE + 0x0024)
#define SCU_START_CTRL_COMMON (CXD56_SCU_BASE + 0x0028)
#define SCU_START_MODE0 (CXD56_SCU_BASE + 0x002c)
#define SCU_START_MODE1 (CXD56_SCU_BASE + 0x0030)
#define SCU_START_INTERVAL3_0 (CXD56_SCU_BASE + 0x0034)
#define SCU_START_INTERVAL7_4 (CXD56_SCU_BASE + 0x0038)
#define SCU_START_INTERVAL9_8 (CXD56_SCU_BASE + 0x003c)
#define SCU_START_PHASE1_0 (CXD56_SCU_BASE + 0x0040)
#define SCU_START_PHASE3_2 (CXD56_SCU_BASE + 0x0044)
#define SCU_START_PHASE5_4 (CXD56_SCU_BASE + 0x0048)
#define SCU_START_PHASE7_6 (CXD56_SCU_BASE + 0x004c)
#define SCU_START_PHASE9_8 (CXD56_SCU_BASE + 0x0050)
#define SCU_SINGLE_EXE (CXD56_SCU_BASE + 0x0054)
#define SCU_START_CTRL_STT0 (CXD56_SCU_BASE + 0x0058)
#define SCU_START_CTRL_STT1 (CXD56_SCU_BASE + 0x005c)
#define SCU_DEBUG_CTRL (CXD56_SCU_BASE + 0x0060)
#define SCU_OFST_GAIN_EN (CXD56_SCU_BASE + 0x0070)
#define SCU_UNSIGNED_TO_SIGNED (CXD56_SCU_BASE + 0x0074)
#define SCU_DEC_CLR (CXD56_SCU_BASE + 0x0078)
#define SCU_MATHFUNC_CLR (CXD56_SCU_BASE + 0x007c)
#define SCU_EVENT_STT (CXD56_SCU_BASE + 0x0080)
#define SCU_DECIMATION_PARAM0 (CXD56_SCU_BASE + 0x0084)
#define SCU_DECIMATION_PARAM1 (CXD56_SCU_BASE + 0x0088)
#define SCU_MATHFUNC_SEL (CXD56_SCU_BASE + 0x008c)
#define SCU_MATHFUNC_POS0 (CXD56_SCU_BASE + 0x0090)
#define SCU_MATHFUNC_POS1 (CXD56_SCU_BASE + 0x0094)
#define SCU_MATHFUNC_POS2 (CXD56_SCU_BASE + 0x0098)
#define SCU_MATHFUNC_POS(n) (SCU_MATHFUNC_POS0 + (n * 4))
#define SCU_MATHFUNC_PARAM_0_0 (CXD56_SCU_BASE + 0x00a0)
#define SCU_MATHFUNC_PARAM_C0_0_0_MSB (CXD56_SCU_BASE + 0x00a4)
#define SCU_MATHFUNC_PARAM_C0_0_0_LSB (CXD56_SCU_BASE + 0x00a8)
#define SCU_MATHFUNC_PARAM_C1_0_0_MSB (CXD56_SCU_BASE + 0x00b0)
#define SCU_MATHFUNC_PARAM_C1_0_0_LSB (CXD56_SCU_BASE + 0x00b4)
#define SCU_MATHFUNC_PARAM_C2_0_0_MSB (CXD56_SCU_BASE + 0x00b8)
#define SCU_MATHFUNC_PARAM_C2_0_0_LSB (CXD56_SCU_BASE + 0x00bc)
#define SCU_MATHFUNC_PARAM_C3_0_0_MSB (CXD56_SCU_BASE + 0x00d0)
#define SCU_MATHFUNC_PARAM_C3_0_0_LSB (CXD56_SCU_BASE + 0x00d4)
#define SCU_MATHFUNC_PARAM_C4_0_0_MSB (CXD56_SCU_BASE + 0x00d8)
#define SCU_MATHFUNC_PARAM_C4_0_0_LSB (CXD56_SCU_BASE + 0x00dc)
#define SCU_MATHFUNC_PARAM_0_1 (CXD56_SCU_BASE + 0x00e0)
#define SCU_MATHFUNC_PARAM_C0_0_1_MSB (CXD56_SCU_BASE + 0x00e4)
#define SCU_MATHFUNC_PARAM_C0_0_1_LSB (CXD56_SCU_BASE + 0x00e8)
#define SCU_MATHFUNC_PARAM_C1_0_1_MSB (CXD56_SCU_BASE + 0x00ec)
#define SCU_MATHFUNC_PARAM_C1_0_1_LSB (CXD56_SCU_BASE + 0x00f0)
#define SCU_MATHFUNC_PARAM_C2_0_1_MSB (CXD56_SCU_BASE + 0x00f4)
#define SCU_MATHFUNC_PARAM_C2_0_1_LSB (CXD56_SCU_BASE + 0x00f8)
#define SCU_MATHFUNC_PARAM_C3_0_1_MSB (CXD56_SCU_BASE + 0x00fc)
#define SCU_MATHFUNC_PARAM_C3_0_1_LSB (CXD56_SCU_BASE + 0x0100)
#define SCU_MATHFUNC_PARAM_C4_0_1_MSB (CXD56_SCU_BASE + 0x0104)
#define SCU_MATHFUNC_PARAM_C4_0_1_LSB (CXD56_SCU_BASE + 0x0108)
#define SCU_MATHFUNC_PARAM_1_0 (CXD56_SCU_BASE + 0x010c)
#define SCU_MATHFUNC_PARAM_C0_1_0_MSB (CXD56_SCU_BASE + 0x0110)
#define SCU_MATHFUNC_PARAM_C0_1_0_LSB (CXD56_SCU_BASE + 0x0114)
#define SCU_MATHFUNC_PARAM_C1_1_0_MSB (CXD56_SCU_BASE + 0x0118)
#define SCU_MATHFUNC_PARAM_C1_1_0_LSB (CXD56_SCU_BASE + 0x011c)
#define SCU_MATHFUNC_PARAM_C2_1_0_MSB (CXD56_SCU_BASE + 0x0120)
#define SCU_MATHFUNC_PARAM_C2_1_0_LSB (CXD56_SCU_BASE + 0x0124)
#define SCU_MATHFUNC_PARAM_C3_1_0_MSB (CXD56_SCU_BASE + 0x0128)
#define SCU_MATHFUNC_PARAM_C3_1_0_LSB (CXD56_SCU_BASE + 0x012c)
#define SCU_MATHFUNC_PARAM_C4_1_0_MSB (CXD56_SCU_BASE + 0x0130)
#define SCU_MATHFUNC_PARAM_C4_1_0_LSB (CXD56_SCU_BASE + 0x0134)
#define SCU_MATHFUNC_PARAM_1_1 (CXD56_SCU_BASE + 0x0138)
#define SCU_MATHFUNC_PARAM_C0_1_1_MSB (CXD56_SCU_BASE + 0x013c)
#define SCU_MATHFUNC_PARAM_C0_1_1_LSB (CXD56_SCU_BASE + 0x0140)
#define SCU_MATHFUNC_PARAM_C1_1_1_MSB (CXD56_SCU_BASE + 0x0144)
#define SCU_MATHFUNC_PARAM_C1_1_1_LSB (CXD56_SCU_BASE + 0x0148)
#define SCU_MATHFUNC_PARAM_C2_1_1_MSB (CXD56_SCU_BASE + 0x014c)
#define SCU_MATHFUNC_PARAM_C2_1_1_LSB (CXD56_SCU_BASE + 0x0150)
#define SCU_MATHFUNC_PARAM_C3_1_1_MSB (CXD56_SCU_BASE + 0x0154)
#define SCU_MATHFUNC_PARAM_C3_1_1_LSB (CXD56_SCU_BASE + 0x0158)
#define SCU_MATHFUNC_PARAM_C4_1_1_MSB (CXD56_SCU_BASE + 0x015c)
#define SCU_MATHFUNC_PARAM_C4_1_1_LSB (CXD56_SCU_BASE + 0x0160)
#define SCU_MATHFUNC_PARAM_2_0 (CXD56_SCU_BASE + 0x0164)
#define SCU_MATHFUNC_PARAM_C0_2_0_MSB (CXD56_SCU_BASE + 0x0168)
#define SCU_MATHFUNC_PARAM_C0_2_0_LSB (CXD56_SCU_BASE + 0x016c)
#define SCU_MATHFUNC_PARAM_C1_2_0_MSB (CXD56_SCU_BASE + 0x0170)
#define SCU_MATHFUNC_PARAM_C1_2_0_LSB (CXD56_SCU_BASE + 0x0174)
#define SCU_MATHFUNC_PARAM_C2_2_0_MSB (CXD56_SCU_BASE + 0x0178)
#define SCU_MATHFUNC_PARAM_C2_2_0_LSB (CXD56_SCU_BASE + 0x017c)
#define SCU_MATHFUNC_PARAM_C3_2_0_MSB (CXD56_SCU_BASE + 0x0180)
#define SCU_MATHFUNC_PARAM_C3_2_0_LSB (CXD56_SCU_BASE + 0x0184)
#define SCU_MATHFUNC_PARAM_C4_2_0_MSB (CXD56_SCU_BASE + 0x0188)
#define SCU_MATHFUNC_PARAM_C4_2_0_LSB (CXD56_SCU_BASE + 0x018c)
#define SCU_MATHFUNC_PARAM_2_1 (CXD56_SCU_BASE + 0x0190)
#define SCU_MATHFUNC_PARAM_C0_2_1_MSB (CXD56_SCU_BASE + 0x0194)
#define SCU_MATHFUNC_PARAM_C0_2_1_LSB (CXD56_SCU_BASE + 0x0198)
#define SCU_MATHFUNC_PARAM_C1_2_1_MSB (CXD56_SCU_BASE + 0x019c)
#define SCU_MATHFUNC_PARAM_C1_2_1_LSB (CXD56_SCU_BASE + 0x01a0)
#define SCU_MATHFUNC_PARAM_C2_2_1_MSB (CXD56_SCU_BASE + 0x01a4)
#define SCU_MATHFUNC_PARAM_C2_2_1_LSB (CXD56_SCU_BASE + 0x01a8)
#define SCU_MATHFUNC_PARAM_C3_2_1_MSB (CXD56_SCU_BASE + 0x01ac)
#define SCU_MATHFUNC_PARAM_C3_2_1_LSB (CXD56_SCU_BASE + 0x01b0)
#define SCU_MATHFUNC_PARAM_C4_2_1_MSB (CXD56_SCU_BASE + 0x01b4)
#define SCU_MATHFUNC_PARAM_C4_2_1_LSB (CXD56_SCU_BASE + 0x01b8)
#define SCU_EVENT_PARAM_THRESH(n) (SCU_EVENT_PARAM0_THRESH + ((n) * 0x10))
#define SCU_EVENT_PARAM_COUNT0(n) (SCU_EVENT_PARAM0_COUNT0 + ((n) * 0x10))
#define SCU_EVENT_PARAM_COUNT1(n) (SCU_EVENT_PARAM0_COUNT1 + ((n) * 0x10))
#define SCU_EVENT_INTR_ENABLE(n) (SCU_EVENT_PARAM0_COUNT2 + ((n) * 0x10))
#define SCU_EVENT_PARAM_DELAY_SAMPLE(n) (SCU_EVENT_PARAM0_DELAY_SAMPLE + ((n) * 0x4))
#define SCU_EVENT_PARAM0_THRESH (CXD56_SCU_BASE + 0x01bc)
#define SCU_EVENT_PARAM0_COUNT0 (CXD56_SCU_BASE + 0x01c0)
#define SCU_EVENT_PARAM0_COUNT1 (CXD56_SCU_BASE + 0x01c4)
#define SCU_EVENT_PARAM0_COUNT2 (CXD56_SCU_BASE + 0x01c8)
#define SCU_EVENT_PARAM1_THRESH (CXD56_SCU_BASE + 0x01cc)
#define SCU_EVENT_PARAM1_COUNT0 (CXD56_SCU_BASE + 0x01d0)
#define SCU_EVENT_PARAM1_COUNT1 (CXD56_SCU_BASE + 0x01d4)
#define SCU_EVENT_PARAM1_COUNT2 (CXD56_SCU_BASE + 0x01d8)
#define SCU_EVENT_PARAM2_THRESH (CXD56_SCU_BASE + 0x01dc)
#define SCU_EVENT_PARAM2_COUNT0 (CXD56_SCU_BASE + 0x01e0)
#define SCU_EVENT_PARAM2_COUNT1 (CXD56_SCU_BASE + 0x01e4)
#define SCU_EVENT_PARAM2_COUNT2 (CXD56_SCU_BASE + 0x01e8)
#define SCU_EVENT_PARAM0_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01ec)
#define SCU_EVENT_PARAM1_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01f0)
#define SCU_EVENT_PARAM2_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01f4)
#define SCU_EVENT_TIMESTAMP0_R_MSB (CXD56_SCU_BASE + 0x0200)
#define SCU_EVENT_TIMESTAMP0_R_LSB (CXD56_SCU_BASE + 0x0204)
#define SCU_EVENT_TIMESTAMP1_R_MSB (CXD56_SCU_BASE + 0x0208)
#define SCU_EVENT_TIMESTAMP1_R_LSB (CXD56_SCU_BASE + 0x020c)
#define SCU_EVENT_TIMESTAMP2_R_MSB (CXD56_SCU_BASE + 0x0210)
#define SCU_EVENT_TIMESTAMP2_R_LSB (CXD56_SCU_BASE + 0x0214)
#define SCU_EVENT_TIMESTAMP0_F_MSB (CXD56_SCU_BASE + 0x0218)
#define SCU_EVENT_TIMESTAMP0_F_LSB (CXD56_SCU_BASE + 0x021c)
#define SCU_EVENT_TIMESTAMP1_F_MSB (CXD56_SCU_BASE + 0x0220)
#define SCU_EVENT_TIMESTAMP1_F_LSB (CXD56_SCU_BASE + 0x0224)
#define SCU_EVENT_TIMESTAMP2_F_MSB (CXD56_SCU_BASE + 0x0228)
#define SCU_EVENT_TIMESTAMP2_F_LSB (CXD56_SCU_BASE + 0x022c)
#define SCU_FIFO_WRITE_CTRL (CXD56_SCU_BASE + 0x0230)
#define SCU_DMA0_SEL (CXD56_SCU_BASE + 0x0300)
#define SCU_INT_ENABLE_MAIN (CXD56_SCU_BASE + 0x0400)
#define SCU_INT_DISABLE_MAIN (CXD56_SCU_BASE + 0x0404)
#define SCU_INT_CLEAR_MAIN (CXD56_SCU_BASE + 0x0408)
#define SCU_LEVEL_SEL_MAIN (CXD56_SCU_BASE + 0x040c)
#define SCU_INT_RAW_STT_MAIN (CXD56_SCU_BASE + 0x0410)
#define SCU_INT_MASKED_STT_MAIN (CXD56_SCU_BASE + 0x0414)
#define SCU_INT_ENABLE_ERR_0 (CXD56_SCU_BASE + 0x0420)
#define SCU_INT_DISABLE_ERR_0 (CXD56_SCU_BASE + 0x0424)
#define SCU_INT_CLEAR_ERR_0 (CXD56_SCU_BASE + 0x0428)
#define SCU_INT_RAW_STT_ERR_0 (CXD56_SCU_BASE + 0x042c)
#define SCU_INT_MASKED_STT_ERR_0 (CXD56_SCU_BASE + 0x0430)
#define SCU_INT_ENABLE_ERR_1 (CXD56_SCU_BASE + 0x0440)
#define SCU_INT_DISABLE_ERR_1 (CXD56_SCU_BASE + 0x0444)
#define SCU_INT_CLEAR_ERR_1 (CXD56_SCU_BASE + 0x0448)
#define SCU_INT_RAW_STT_ERR_1 (CXD56_SCU_BASE + 0x044c)
#define SCU_INT_MASKED_STT_ERR_1 (CXD56_SCU_BASE + 0x0450)
#define SCU_INT_ENABLE_ERR_2 (CXD56_SCU_BASE + 0x0460)
#define SCU_INT_DISABLE_ERR_2 (CXD56_SCU_BASE + 0x0464)
#define SCU_INT_CLEAR_ERR_2 (CXD56_SCU_BASE + 0x0468)
#define SCU_INT_RAW_STT_ERR_2 (CXD56_SCU_BASE + 0x046c)
#define SCU_INT_MASKED_STT_ERR_2 (CXD56_SCU_BASE + 0x0470)
#define SCU_RAM_TEST (CXD56_SCU_BASE + 0x0500)
#define SCU_POWER (CXD56_SCU_BASE + 0x0510)
#define SCU_INT_ENABLE_MAIN_AD (CXD56_SCU_BASE + 0x0520)
#define SCU_INT_DISABLE_MAIN_AD (CXD56_SCU_BASE + 0x0524)
#define SCU_INT_CLEAR_MAIN_AD (CXD56_SCU_BASE + 0x0528)
#define SCU_INT_LEVEL_SEL_MAIN_AD (CXD56_SCU_BASE + 0x052c)
#define SCU_INT_RAW_STT_MAIN_AD (CXD56_SCU_BASE + 0x0530)
#define SCU_INT_MASKED_STT_MAIN_AD (CXD56_SCU_BASE + 0x0534)
#define SCU_DEBUG_I2C0 (CXD56_SCU_BASE + 0x0018)
#define SCU_DEBUG_I2C1 (CXD56_SCU_BASE + 0x001c)
#define SCU_SEQ_ENABLE_ALL (CXD56_SCU_BASE + 0x0020)
#define SCU_SEQ_ACCESS_INHIBIT (CXD56_SCU_BASE + 0x0024)
#define SCU_START_CTRL_COMMON (CXD56_SCU_BASE + 0x0028)
#define SCU_START_MODE0 (CXD56_SCU_BASE + 0x002c)
#define SCU_START_MODE1 (CXD56_SCU_BASE + 0x0030)
#define SCU_START_INTERVAL3_0 (CXD56_SCU_BASE + 0x0034)
#define SCU_START_INTERVAL7_4 (CXD56_SCU_BASE + 0x0038)
#define SCU_START_INTERVAL9_8 (CXD56_SCU_BASE + 0x003c)
#define SCU_START_PHASE1_0 (CXD56_SCU_BASE + 0x0040)
#define SCU_START_PHASE3_2 (CXD56_SCU_BASE + 0x0044)
#define SCU_START_PHASE5_4 (CXD56_SCU_BASE + 0x0048)
#define SCU_START_PHASE7_6 (CXD56_SCU_BASE + 0x004c)
#define SCU_START_PHASE9_8 (CXD56_SCU_BASE + 0x0050)
#define SCU_SINGLE_EXE (CXD56_SCU_BASE + 0x0054)
#define SCU_START_CTRL_STT0 (CXD56_SCU_BASE + 0x0058)
#define SCU_START_CTRL_STT1 (CXD56_SCU_BASE + 0x005c)
#define SCU_DEBUG_CTRL (CXD56_SCU_BASE + 0x0060)
#define SCU_OFST_GAIN_EN (CXD56_SCU_BASE + 0x0070)
#define SCU_UNSIGNED_TO_SIGNED (CXD56_SCU_BASE + 0x0074)
#define SCU_DEC_CLR (CXD56_SCU_BASE + 0x0078)
#define SCU_MATHFUNC_CLR (CXD56_SCU_BASE + 0x007c)
#define SCU_EVENT_STT (CXD56_SCU_BASE + 0x0080)
#define SCU_DECIMATION_PARAM0 (CXD56_SCU_BASE + 0x0084)
#define SCU_DECIMATION_PARAM1 (CXD56_SCU_BASE + 0x0088)
#define SCU_MATHFUNC_SEL (CXD56_SCU_BASE + 0x008c)
#define SCU_MATHFUNC_POS0 (CXD56_SCU_BASE + 0x0090)
#define SCU_MATHFUNC_POS1 (CXD56_SCU_BASE + 0x0094)
#define SCU_MATHFUNC_POS2 (CXD56_SCU_BASE + 0x0098)
#define SCU_MATHFUNC_POS(n) (SCU_MATHFUNC_POS0 + (n * 4))
#define SCU_MATHFUNC_PARAM_0_0 (CXD56_SCU_BASE + 0x00a0)
#define SCU_MATHFUNC_PARAM_C0_0_0_MSB (CXD56_SCU_BASE + 0x00a4)
#define SCU_MATHFUNC_PARAM_C0_0_0_LSB (CXD56_SCU_BASE + 0x00a8)
#define SCU_MATHFUNC_PARAM_C1_0_0_MSB (CXD56_SCU_BASE + 0x00b0)
#define SCU_MATHFUNC_PARAM_C1_0_0_LSB (CXD56_SCU_BASE + 0x00b4)
#define SCU_MATHFUNC_PARAM_C2_0_0_MSB (CXD56_SCU_BASE + 0x00b8)
#define SCU_MATHFUNC_PARAM_C2_0_0_LSB (CXD56_SCU_BASE + 0x00bc)
#define SCU_MATHFUNC_PARAM_C3_0_0_MSB (CXD56_SCU_BASE + 0x00d0)
#define SCU_MATHFUNC_PARAM_C3_0_0_LSB (CXD56_SCU_BASE + 0x00d4)
#define SCU_MATHFUNC_PARAM_C4_0_0_MSB (CXD56_SCU_BASE + 0x00d8)
#define SCU_MATHFUNC_PARAM_C4_0_0_LSB (CXD56_SCU_BASE + 0x00dc)
#define SCU_MATHFUNC_PARAM_0_1 (CXD56_SCU_BASE + 0x00e0)
#define SCU_MATHFUNC_PARAM_C0_0_1_MSB (CXD56_SCU_BASE + 0x00e4)
#define SCU_MATHFUNC_PARAM_C0_0_1_LSB (CXD56_SCU_BASE + 0x00e8)
#define SCU_MATHFUNC_PARAM_C1_0_1_MSB (CXD56_SCU_BASE + 0x00ec)
#define SCU_MATHFUNC_PARAM_C1_0_1_LSB (CXD56_SCU_BASE + 0x00f0)
#define SCU_MATHFUNC_PARAM_C2_0_1_MSB (CXD56_SCU_BASE + 0x00f4)
#define SCU_MATHFUNC_PARAM_C2_0_1_LSB (CXD56_SCU_BASE + 0x00f8)
#define SCU_MATHFUNC_PARAM_C3_0_1_MSB (CXD56_SCU_BASE + 0x00fc)
#define SCU_MATHFUNC_PARAM_C3_0_1_LSB (CXD56_SCU_BASE + 0x0100)
#define SCU_MATHFUNC_PARAM_C4_0_1_MSB (CXD56_SCU_BASE + 0x0104)
#define SCU_MATHFUNC_PARAM_C4_0_1_LSB (CXD56_SCU_BASE + 0x0108)
#define SCU_MATHFUNC_PARAM_1_0 (CXD56_SCU_BASE + 0x010c)
#define SCU_MATHFUNC_PARAM_C0_1_0_MSB (CXD56_SCU_BASE + 0x0110)
#define SCU_MATHFUNC_PARAM_C0_1_0_LSB (CXD56_SCU_BASE + 0x0114)
#define SCU_MATHFUNC_PARAM_C1_1_0_MSB (CXD56_SCU_BASE + 0x0118)
#define SCU_MATHFUNC_PARAM_C1_1_0_LSB (CXD56_SCU_BASE + 0x011c)
#define SCU_MATHFUNC_PARAM_C2_1_0_MSB (CXD56_SCU_BASE + 0x0120)
#define SCU_MATHFUNC_PARAM_C2_1_0_LSB (CXD56_SCU_BASE + 0x0124)
#define SCU_MATHFUNC_PARAM_C3_1_0_MSB (CXD56_SCU_BASE + 0x0128)
#define SCU_MATHFUNC_PARAM_C3_1_0_LSB (CXD56_SCU_BASE + 0x012c)
#define SCU_MATHFUNC_PARAM_C4_1_0_MSB (CXD56_SCU_BASE + 0x0130)
#define SCU_MATHFUNC_PARAM_C4_1_0_LSB (CXD56_SCU_BASE + 0x0134)
#define SCU_MATHFUNC_PARAM_1_1 (CXD56_SCU_BASE + 0x0138)
#define SCU_MATHFUNC_PARAM_C0_1_1_MSB (CXD56_SCU_BASE + 0x013c)
#define SCU_MATHFUNC_PARAM_C0_1_1_LSB (CXD56_SCU_BASE + 0x0140)
#define SCU_MATHFUNC_PARAM_C1_1_1_MSB (CXD56_SCU_BASE + 0x0144)
#define SCU_MATHFUNC_PARAM_C1_1_1_LSB (CXD56_SCU_BASE + 0x0148)
#define SCU_MATHFUNC_PARAM_C2_1_1_MSB (CXD56_SCU_BASE + 0x014c)
#define SCU_MATHFUNC_PARAM_C2_1_1_LSB (CXD56_SCU_BASE + 0x0150)
#define SCU_MATHFUNC_PARAM_C3_1_1_MSB (CXD56_SCU_BASE + 0x0154)
#define SCU_MATHFUNC_PARAM_C3_1_1_LSB (CXD56_SCU_BASE + 0x0158)
#define SCU_MATHFUNC_PARAM_C4_1_1_MSB (CXD56_SCU_BASE + 0x015c)
#define SCU_MATHFUNC_PARAM_C4_1_1_LSB (CXD56_SCU_BASE + 0x0160)
#define SCU_MATHFUNC_PARAM_2_0 (CXD56_SCU_BASE + 0x0164)
#define SCU_MATHFUNC_PARAM_C0_2_0_MSB (CXD56_SCU_BASE + 0x0168)
#define SCU_MATHFUNC_PARAM_C0_2_0_LSB (CXD56_SCU_BASE + 0x016c)
#define SCU_MATHFUNC_PARAM_C1_2_0_MSB (CXD56_SCU_BASE + 0x0170)
#define SCU_MATHFUNC_PARAM_C1_2_0_LSB (CXD56_SCU_BASE + 0x0174)
#define SCU_MATHFUNC_PARAM_C2_2_0_MSB (CXD56_SCU_BASE + 0x0178)
#define SCU_MATHFUNC_PARAM_C2_2_0_LSB (CXD56_SCU_BASE + 0x017c)
#define SCU_MATHFUNC_PARAM_C3_2_0_MSB (CXD56_SCU_BASE + 0x0180)
#define SCU_MATHFUNC_PARAM_C3_2_0_LSB (CXD56_SCU_BASE + 0x0184)
#define SCU_MATHFUNC_PARAM_C4_2_0_MSB (CXD56_SCU_BASE + 0x0188)
#define SCU_MATHFUNC_PARAM_C4_2_0_LSB (CXD56_SCU_BASE + 0x018c)
#define SCU_MATHFUNC_PARAM_2_1 (CXD56_SCU_BASE + 0x0190)
#define SCU_MATHFUNC_PARAM_C0_2_1_MSB (CXD56_SCU_BASE + 0x0194)
#define SCU_MATHFUNC_PARAM_C0_2_1_LSB (CXD56_SCU_BASE + 0x0198)
#define SCU_MATHFUNC_PARAM_C1_2_1_MSB (CXD56_SCU_BASE + 0x019c)
#define SCU_MATHFUNC_PARAM_C1_2_1_LSB (CXD56_SCU_BASE + 0x01a0)
#define SCU_MATHFUNC_PARAM_C2_2_1_MSB (CXD56_SCU_BASE + 0x01a4)
#define SCU_MATHFUNC_PARAM_C2_2_1_LSB (CXD56_SCU_BASE + 0x01a8)
#define SCU_MATHFUNC_PARAM_C3_2_1_MSB (CXD56_SCU_BASE + 0x01ac)
#define SCU_MATHFUNC_PARAM_C3_2_1_LSB (CXD56_SCU_BASE + 0x01b0)
#define SCU_MATHFUNC_PARAM_C4_2_1_MSB (CXD56_SCU_BASE + 0x01b4)
#define SCU_MATHFUNC_PARAM_C4_2_1_LSB (CXD56_SCU_BASE + 0x01b8)
#define SCU_EVENT_PARAM_THRESH(n) (SCU_EVENT_PARAM0_THRESH + ((n) * 0x10))
#define SCU_EVENT_PARAM_COUNT0(n) (SCU_EVENT_PARAM0_COUNT0 + ((n) * 0x10))
#define SCU_EVENT_PARAM_COUNT1(n) (SCU_EVENT_PARAM0_COUNT1 + ((n) * 0x10))
#define SCU_EVENT_INTR_ENABLE(n) (SCU_EVENT_PARAM0_COUNT2 + ((n) * 0x10))
#define SCU_EVENT_PARAM_DELAY_SAMPLE(n) (SCU_EVENT_PARAM0_DELAY_SAMPLE + ((n) * 0x4))
#define SCU_EVENT_PARAM0_THRESH (CXD56_SCU_BASE + 0x01bc)
#define SCU_EVENT_PARAM0_COUNT0 (CXD56_SCU_BASE + 0x01c0)
#define SCU_EVENT_PARAM0_COUNT1 (CXD56_SCU_BASE + 0x01c4)
#define SCU_EVENT_PARAM0_COUNT2 (CXD56_SCU_BASE + 0x01c8)
#define SCU_EVENT_PARAM1_THRESH (CXD56_SCU_BASE + 0x01cc)
#define SCU_EVENT_PARAM1_COUNT0 (CXD56_SCU_BASE + 0x01d0)
#define SCU_EVENT_PARAM1_COUNT1 (CXD56_SCU_BASE + 0x01d4)
#define SCU_EVENT_PARAM1_COUNT2 (CXD56_SCU_BASE + 0x01d8)
#define SCU_EVENT_PARAM2_THRESH (CXD56_SCU_BASE + 0x01dc)
#define SCU_EVENT_PARAM2_COUNT0 (CXD56_SCU_BASE + 0x01e0)
#define SCU_EVENT_PARAM2_COUNT1 (CXD56_SCU_BASE + 0x01e4)
#define SCU_EVENT_PARAM2_COUNT2 (CXD56_SCU_BASE + 0x01e8)
#define SCU_EVENT_PARAM0_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01ec)
#define SCU_EVENT_PARAM1_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01f0)
#define SCU_EVENT_PARAM2_DELAY_SAMPLE (CXD56_SCU_BASE + 0x01f4)
#define SCU_EVENT_TIMESTAMP0_R_MSB (CXD56_SCU_BASE + 0x0200)
#define SCU_EVENT_TIMESTAMP0_R_LSB (CXD56_SCU_BASE + 0x0204)
#define SCU_EVENT_TIMESTAMP1_R_MSB (CXD56_SCU_BASE + 0x0208)
#define SCU_EVENT_TIMESTAMP1_R_LSB (CXD56_SCU_BASE + 0x020c)
#define SCU_EVENT_TIMESTAMP2_R_MSB (CXD56_SCU_BASE + 0x0210)
#define SCU_EVENT_TIMESTAMP2_R_LSB (CXD56_SCU_BASE + 0x0214)
#define SCU_EVENT_TIMESTAMP0_F_MSB (CXD56_SCU_BASE + 0x0218)
#define SCU_EVENT_TIMESTAMP0_F_LSB (CXD56_SCU_BASE + 0x021c)
#define SCU_EVENT_TIMESTAMP1_F_MSB (CXD56_SCU_BASE + 0x0220)
#define SCU_EVENT_TIMESTAMP1_F_LSB (CXD56_SCU_BASE + 0x0224)
#define SCU_EVENT_TIMESTAMP2_F_MSB (CXD56_SCU_BASE + 0x0228)
#define SCU_EVENT_TIMESTAMP2_F_LSB (CXD56_SCU_BASE + 0x022c)
#define SCU_FIFO_WRITE_CTRL (CXD56_SCU_BASE + 0x0230)
#define SCU_DMA0_SEL (CXD56_SCU_BASE + 0x0300)
#define SCU_INT_ENABLE_MAIN (CXD56_SCU_BASE + 0x0400)
#define SCU_INT_DISABLE_MAIN (CXD56_SCU_BASE + 0x0404)
#define SCU_INT_CLEAR_MAIN (CXD56_SCU_BASE + 0x0408)
#define SCU_LEVEL_SEL_MAIN (CXD56_SCU_BASE + 0x040c)
#define SCU_INT_RAW_STT_MAIN (CXD56_SCU_BASE + 0x0410)
#define SCU_INT_MASKED_STT_MAIN (CXD56_SCU_BASE + 0x0414)
#define SCU_INT_ENABLE_ERR_0 (CXD56_SCU_BASE + 0x0420)
#define SCU_INT_DISABLE_ERR_0 (CXD56_SCU_BASE + 0x0424)
#define SCU_INT_CLEAR_ERR_0 (CXD56_SCU_BASE + 0x0428)
#define SCU_INT_RAW_STT_ERR_0 (CXD56_SCU_BASE + 0x042c)
#define SCU_INT_MASKED_STT_ERR_0 (CXD56_SCU_BASE + 0x0430)
#define SCU_INT_ENABLE_ERR_1 (CXD56_SCU_BASE + 0x0440)
#define SCU_INT_DISABLE_ERR_1 (CXD56_SCU_BASE + 0x0444)
#define SCU_INT_CLEAR_ERR_1 (CXD56_SCU_BASE + 0x0448)
#define SCU_INT_RAW_STT_ERR_1 (CXD56_SCU_BASE + 0x044c)
#define SCU_INT_MASKED_STT_ERR_1 (CXD56_SCU_BASE + 0x0450)
#define SCU_INT_ENABLE_ERR_2 (CXD56_SCU_BASE + 0x0460)
#define SCU_INT_DISABLE_ERR_2 (CXD56_SCU_BASE + 0x0464)
#define SCU_INT_CLEAR_ERR_2 (CXD56_SCU_BASE + 0x0468)
#define SCU_INT_RAW_STT_ERR_2 (CXD56_SCU_BASE + 0x046c)
#define SCU_INT_MASKED_STT_ERR_2 (CXD56_SCU_BASE + 0x0470)
#define SCU_RAM_TEST (CXD56_SCU_BASE + 0x0500)
#define SCU_POWER (CXD56_SCU_BASE + 0x0510)
#define SCU_INT_ENABLE_MAIN_AD (CXD56_SCU_BASE + 0x0520)
#define SCU_INT_DISABLE_MAIN_AD (CXD56_SCU_BASE + 0x0524)
#define SCU_INT_CLEAR_MAIN_AD (CXD56_SCU_BASE + 0x0528)
#define SCU_INT_LEVEL_SEL_MAIN_AD (CXD56_SCU_BASE + 0x052c)
#define SCU_INT_RAW_STT_MAIN_AD (CXD56_SCU_BASE + 0x0530)
#define SCU_INT_MASKED_STT_MAIN_AD (CXD56_SCU_BASE + 0x0534)
#endif /* __ARCH_ARM_SRC_CXD56XX_HARDWARE_CXD56_SCU_H */
arch/arm/src/cxd56xx/hardware/cxd56_scufifo.h
+355 -355
View File
File diff suppressed because it is too large Load Diff
arch/avr/src/avr/excptmacros.h
+12 -12
View File
@@ -177,22 +177,22 @@
* HANDLER, r15 was saved above, and r26-r27 saved later, out of sequence)
*/
push r18
push r19
push r20
push r21
push r22
push r23
push r18
push r19
push r20
push r21
push r22
push r23
/* Save r28-r29 - Call-saved, "static" registers */
push r28
push r29
push r28
push r29
/* Save r30-r31 - Call-used, "volatile" registers */
push r30
push r31
push r30
push r31
/* Now save r26-r27 */
@@ -201,7 +201,7 @@
/* Finally, save the stack pointer. BUT we want the value of the stack
* pointer as it was just BEFORE the exception. We'll have to add to get
* that value. The value to add is the size of the register save area
* that value. The value to add is the size of the register save area
* including the bytes pushed by the interrupt handler (2), by the HANDLER
* macro (1), and the 32 registers pushed above. That is, the entire size
* of the register save structure MINUS two bytes for the stack pointer
@@ -388,7 +388,7 @@
/* Skip over r0 -- the scratch register */
adiw r26, 1
adiw r26, 1
/* Save the status register
* (probably not necessary since interrupts are disabled)
arch/mips/src/pic32mx/excptmacros.h
+2 -2
View File
@@ -118,7 +118,7 @@
* register save array.
*/
addiu sp, sp, -XCPTCONTEXT_SIZE
addiu sp, sp, -XCPTCONTEXT_SIZE
/* Save the EPC and STATUS in the register context array */
@@ -267,7 +267,7 @@
* Use k1 as the pointer to the register save array.
*/
move k1, \regs
move k1, \regs
/* Restore the floating point register state */
arch/mips/src/pic32mz/pic32mz_excptmacros.h
+1 -1
View File
@@ -118,7 +118,7 @@
* register save array.
*/
addiu sp, sp, -XCPTCONTEXT_SIZE
addiu sp, sp, -XCPTCONTEXT_SIZE
/* Save the EPC and STATUS in the register context array */
arch/misoc/src/common/hw/ethmac_mem.h
+4 -4
View File
@@ -31,9 +31,9 @@
* Pre-processor Definitions
****************************************************************************/
#define ETHMAC_RX0_BASE ETHMAC_BASE
#define ETHMAC_RX1_BASE (ETHMAC_BASE+0x0800)
#define ETHMAC_TX0_BASE (ETHMAC_BASE+0x1000)
#define ETHMAC_TX1_BASE (ETHMAC_BASE+0x1800)
#define ETHMAC_RX0_BASE ETHMAC_BASE
#define ETHMAC_RX1_BASE (ETHMAC_BASE+0x0800)
#define ETHMAC_TX0_BASE (ETHMAC_BASE+0x1000)
#define ETHMAC_TX1_BASE (ETHMAC_BASE+0x1800)
#endif /* __ARCH_MISOC_SRC_COMMON_HW_ETHMAC_MEM_H */
arch/renesas/src/rx65n/rx65n_rspi_sw.c
+6 -6
View File
@@ -158,13 +158,13 @@ struct rx65n_rspidev_s
uint32_t frequency; /* Requested clock frequency */
uint32_t actual; /* Actual clock frequency */
int ntxwords; /* Number of words left to transfer on the Tx Buffer */
int nrxwords; /* Number of words received on the Rx Buffer */
int nwords; /* Number of words to be exchanged */
int ntxwords; /* Number of words left to transfer on the Tx Buffer */
int nrxwords; /* Number of words received on the Rx Buffer */
int nwords; /* Number of words to be exchanged */
uint8_t nbits; /* Width of word in bits (4 through 16) */
uint8_t mode; /* Mode 0,1,2,3 */
uint8_t bufsize; /* Buf size: 1,2,3 or 4 word */
uint8_t nbits; /* Width of word in bits (4 through 16) */
uint8_t mode; /* Mode 0,1,2,3 */
uint8_t bufsize; /* Buf size: 1,2,3 or 4 word */
};
/****************************************************************************
arch/risc-v/src/mpfs/hardware/mpfs_ihc.h
+6 -6
View File
@@ -190,18 +190,18 @@ struct ihc_sbi_rx_msg_s
* communicating with
*/
#define HSS_REMOTE_HARTS_MASK (HART1_MASK | HART2_MASK | HART3_MASK | HART4_MASK)
#define HSS_REMOTE_HARTS_MASK (HART1_MASK | HART2_MASK | HART3_MASK | HART4_MASK)
/* Define which harts are connected via comms channels to a particular hart
* user defined.
*/
#define IHCIA_H0_REMOTE_HARTS ((~HSS_HART_MASK) & HSS_REMOTE_HARTS_MASK)
#define IHCIA_H0_REMOTE_HARTS ((~HSS_HART_MASK) & HSS_REMOTE_HARTS_MASK)
#define IHCIA_H1_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H2_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H3_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H4_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H1_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H2_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H3_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define IHCIA_H4_REMOTE_HARTS (HSS_HART_MASK | (1 << CONTEXTA_HARTID))
#define HSS_HART_DEFAULT_INT_EN (0 << 0)
arch/sparc/include/bm3803/irq.h
+39 -39
View File
@@ -44,23 +44,23 @@
#define BM3803_IRQ_FIRST 0x00
#define BM3803_IRQ_RESET 0x00
#define BM3803_IRQ_INST_ACC_EXCEPTION 0x01
#define BM3803_IRQ_ILL_INST 0x02
#define BM3803_IRQ_PRIVELEGE_INST 0x03
#define BM3803_IRQ_FP_DISABLED 0x04
#define BM3803_IRQ_WINDOW_OVERFLOW 0x05
#define BM3803_IRQ_WINDOW_UNDERFLOW 0x06
#define BM3803_IRQ_ADD_NOT_ALIGNED 0x07
#define BM3803_IRQ_ADD_FP_EXCEPTION 0x08
#define BM3803_IRQ_DATA_ACC_EXCEPTION 0x09
#define BM3803_IRQ_TAG_OVERFLOW 0x0A
#define BM3803_IRQ_HW_UNDEFINED_0B 0x0B
#define BM3803_IRQ_HW_UNDEFINED_0C 0x0C
#define BM3803_IRQ_HW_UNDEFINED_0D 0x0D
#define BM3803_IRQ_HW_UNDEFINED_0E 0x0E
#define BM3803_IRQ_HW_UNDEFINED_0F 0x0F
#define BM3803_IRQ_HW_UNDEFINED_10 0x10
#define BM3803_IRQ_RESET 0x00
#define BM3803_IRQ_INST_ACC_EXCEPTION 0x01
#define BM3803_IRQ_ILL_INST 0x02
#define BM3803_IRQ_PRIVELEGE_INST 0x03
#define BM3803_IRQ_FP_DISABLED 0x04
#define BM3803_IRQ_WINDOW_OVERFLOW 0x05
#define BM3803_IRQ_WINDOW_UNDERFLOW 0x06
#define BM3803_IRQ_ADD_NOT_ALIGNED 0x07
#define BM3803_IRQ_ADD_FP_EXCEPTION 0x08
#define BM3803_IRQ_DATA_ACC_EXCEPTION 0x09
#define BM3803_IRQ_TAG_OVERFLOW 0x0A
#define BM3803_IRQ_HW_UNDEFINED_0B 0x0B
#define BM3803_IRQ_HW_UNDEFINED_0C 0x0C
#define BM3803_IRQ_HW_UNDEFINED_0D 0x0D
#define BM3803_IRQ_HW_UNDEFINED_0E 0x0E
#define BM3803_IRQ_HW_UNDEFINED_0F 0x0F
#define BM3803_IRQ_HW_UNDEFINED_10 0x10
#define BM3803_IRQ_FIRST_INTERRUPT 0x11
#define BM3803_IRQ_CORRECTABLE_MEMORY_ERROR 0x11
@@ -80,42 +80,42 @@
#define BM3803_IRQ_EMPTY6 0x1F
#define BM3803_IRQ_LAST_INTERRUPT 0x1F
#define BM3803_IRQ_HW_UNDEFINED_20 0x20
#define BM3803_IRQ_HW_UNDEFINED_21 0x21
#define BM3803_IRQ_HW_UNDEFINED_22 0x22
#define BM3803_IRQ_HW_UNDEFINED_23 0x23
#define BM3803_IRQ_HW_UNDEFINED_20 0x20
#define BM3803_IRQ_HW_UNDEFINED_21 0x21
#define BM3803_IRQ_HW_UNDEFINED_22 0x22
#define BM3803_IRQ_HW_UNDEFINED_23 0x23
#define BM3803_IRQ_CP_DISABLED 0x24
#define BM3803_IRQ_CP_DISABLED 0x24
#define BM3803_IRQ_HW_UNDEFINED_25 0x25
#define BM3803_IRQ_HW_UNDEFINED_26 0x26
#define BM3803_IRQ_HW_UNDEFINED_27 0x27
#define BM3803_IRQ_HW_UNDEFINED_25 0x25
#define BM3803_IRQ_HW_UNDEFINED_26 0x26
#define BM3803_IRQ_HW_UNDEFINED_27 0x27
#define BM3803_IRQ_CP_EXCEPTION 0x28
#define BM3803_IRQ_CP_EXCEPTION 0x28
#define BM3803_IRQ_HW_UNDEFINED_29 0x29
#define BM3803_IRQ_HW_UNDEFINED_7F 0x7F
#define BM3803_IRQ_HW_UNDEFINED_29 0x29
#define BM3803_IRQ_HW_UNDEFINED_7F 0x7F
#define BM3803_IRQ_SW_SYSCALL_TA0 0x80
#define BM3803_IRQ_SW_UNDEFINED_81 0x81
#define BM3803_IRQ_SW_UNDEFINED_82 0x82
#define BM3803_IRQ_SW_SYSCALL_TA0 0x80
#define BM3803_IRQ_SW_UNDEFINED_81 0x81
#define BM3803_IRQ_SW_UNDEFINED_82 0x82
#define BM3803_IRQ_SW_FLUSH_WINDOWS 0x83
#define BM3803_IRQ_SW_UNDEFINED_84 0x84
#define BM3803_IRQ_SW_UNDEFINED_85 0x85
#define BM3803_IRQ_SW_UNDEFINED_86 0x86
#define BM3803_IRQ_SW_UNDEFINED_87 0x87
#define BM3803_IRQ_SW_SYSCALL_TA8 0x88
#define BM3803_IRQ_SW_UNDEFINED_84 0x84
#define BM3803_IRQ_SW_UNDEFINED_85 0x85
#define BM3803_IRQ_SW_UNDEFINED_86 0x86
#define BM3803_IRQ_SW_UNDEFINED_87 0x87
#define BM3803_IRQ_SW_SYSCALL_TA8 0x88
#define BM3803_IRQ_SW_SYSCALL_IRQDIS 0x89
#define BM3803_IRQ_SW_SYSCALL_IRQEN 0x8A
#define BM3803_IRQ_SW_UNDEFINED_8B 0x8B
#define BM3803_IRQ_SW_UNDEFINED_FF 0xFF
#define BM3803_IRQ_SW_UNDEFINED_8B 0x8B
#define BM3803_IRQ_SW_UNDEFINED_FF 0xFF
#define BM3803_IRQ_LAST 0xFF
# define NR_IRQS 256
#define NR_IRQS 256
#else
#error "Unrecognized chip"
arch/sparc/include/bm3823/irq.h
+41 -41
View File
@@ -46,26 +46,26 @@
#define BM3823_IRQ_FIRST 0x00
#define BM3823_IRQ_RESET 0x00
#define BM3823_IRQ_INST_ACC_EXCEPTION 0x01
#define BM3823_IRQ_ILL_INST 0x02
#define BM3823_IRQ_PRIVELEGE_INST 0x03
#define BM3823_IRQ_FP_DISABLED 0x04
#define BM3823_IRQ_WINDOW_OVERFLOW 0x05
#define BM3823_IRQ_WINDOW_UNDERFLOW 0x06
#define BM3823_IRQ_ADD_NOT_ALIGNED 0x07
#define BM3823_IRQ_ADD_FP_EXCEPTION 0x08
#define BM3823_IRQ_DATA_ACC_EXCEPTION 0x09
#define BM3823_IRQ_TAG_OVERFLOW 0x0A
#define BM3823_IRQ_HW_UNDEFINED_0B 0x0B
#define BM3823_IRQ_HW_UNDEFINED_0C 0x0C
#define BM3823_IRQ_HW_UNDEFINED_0D 0x0D
#define BM3823_IRQ_HW_UNDEFINED_0E 0x0E
#define BM3823_IRQ_HW_UNDEFINED_0F 0x0F
#define BM3823_IRQ_HW_UNDEFINED_10 0x10
#define BM3823_IRQ_RESET 0x00
#define BM3823_IRQ_INST_ACC_EXCEPTION 0x01
#define BM3823_IRQ_ILL_INST 0x02
#define BM3823_IRQ_PRIVELEGE_INST 0x03
#define BM3823_IRQ_FP_DISABLED 0x04
#define BM3823_IRQ_WINDOW_OVERFLOW 0x05
#define BM3823_IRQ_WINDOW_UNDERFLOW 0x06
#define BM3823_IRQ_ADD_NOT_ALIGNED 0x07
#define BM3823_IRQ_ADD_FP_EXCEPTION 0x08
#define BM3823_IRQ_DATA_ACC_EXCEPTION 0x09
#define BM3823_IRQ_TAG_OVERFLOW 0x0A
#define BM3823_IRQ_HW_UNDEFINED_0B 0x0B
#define BM3823_IRQ_HW_UNDEFINED_0C 0x0C
#define BM3823_IRQ_HW_UNDEFINED_0D 0x0D
#define BM3823_IRQ_HW_UNDEFINED_0E 0x0E
#define BM3823_IRQ_HW_UNDEFINED_0F 0x0F
#define BM3823_IRQ_HW_UNDEFINED_10 0x10
#define BM3823_IRQ_FIRST_INTERRUPT 0x11
#define BM3823_IRQ_AHB_ERROR 0x11
#define BM3823_IRQ_AHB_ERROR 0x11
#define BM3823_IRQ_UART_2_RX_TX 0x12
#define BM3823_IRQ_UART_1_RX_TX 0x13
#define BM3823_IRQ_EXTERNAL_0 0x14
@@ -76,48 +76,48 @@
#define BM3823_IRQ_EXTERNAL_5 0x19
#define BM3823_IRQ_SECOND 0x1A
#define BM3823_IRQ_DSUTRACWBUFF 0x1B
#define BM3823_IRQ_PCI 0x1C
#define BM3823_IRQ_PCI 0x1C
#define BM3823_IRQ_TIMER2 0x1D
#define BM3823_IRQ_TIMER1 0x1E
#define BM3823_IRQ_NONMASK 0x1F
#define BM3823_IRQ_LAST_INTERRUPT 0x1F
#define BM3823_IRQ_HW_UNDEFINED_20 0x20
#define BM3823_IRQ_HW_UNDEFINED_21 0x21
#define BM3823_IRQ_HW_UNDEFINED_22 0x22
#define BM3823_IRQ_HW_UNDEFINED_23 0x23
#define BM3823_IRQ_HW_UNDEFINED_20 0x20
#define BM3823_IRQ_HW_UNDEFINED_21 0x21
#define BM3823_IRQ_HW_UNDEFINED_22 0x22
#define BM3823_IRQ_HW_UNDEFINED_23 0x23
#define BM3823_IRQ_CP_DISABLED 0x24
#define BM3823_IRQ_CP_DISABLED 0x24
#define BM3823_IRQ_HW_UNDEFINED_25 0x25
#define BM3823_IRQ_HW_UNDEFINED_26 0x26
#define BM3823_IRQ_HW_UNDEFINED_27 0x27
#define BM3823_IRQ_HW_UNDEFINED_25 0x25
#define BM3823_IRQ_HW_UNDEFINED_26 0x26
#define BM3823_IRQ_HW_UNDEFINED_27 0x27
#define BM3823_IRQ_CP_EXCEPTION 0x28
#define BM3823_IRQ_CP_EXCEPTION 0x28
#define BM3823_IRQ_HW_UNDEFINED_29 0x29
#define BM3823_IRQ_HW_UNDEFINED_7F 0x7F
#define BM3823_IRQ_HW_UNDEFINED_29 0x29
#define BM3823_IRQ_HW_UNDEFINED_7F 0x7F
#define BM3823_IRQ_SW_SYSCALL_TA0 0x80
#define BM3823_IRQ_SW_UNDEFINED_81 0x81
#define BM3823_IRQ_SW_UNDEFINED_82 0x82
#define BM3823_IRQ_SW_SYSCALL_TA0 0x80
#define BM3823_IRQ_SW_UNDEFINED_81 0x81
#define BM3823_IRQ_SW_UNDEFINED_82 0x82
#define BM3823_IRQ_SW_FLUSH_WINDOWS 0x83
#define BM3823_IRQ_SW_UNDEFINED_84 0x84
#define BM3823_IRQ_SW_UNDEFINED_85 0x85
#define BM3823_IRQ_SW_UNDEFINED_86 0x86
#define BM3823_IRQ_SW_UNDEFINED_87 0x87
#define BM3823_IRQ_SW_SYSCALL_TA8 0x88
#define BM3823_IRQ_SW_UNDEFINED_84 0x84
#define BM3823_IRQ_SW_UNDEFINED_85 0x85
#define BM3823_IRQ_SW_UNDEFINED_86 0x86
#define BM3823_IRQ_SW_UNDEFINED_87 0x87
#define BM3823_IRQ_SW_SYSCALL_TA8 0x88
#define BM3823_IRQ_SW_SYSCALL_IRQDIS 0x89
#define BM3823_IRQ_SW_SYSCALL_IRQEN 0x8A
#define BM3823_IRQ_SW_UNDEFINED_8B 0x8B
#define BM3823_IRQ_SW_UNDEFINED_FF 0xFF
#define BM3823_IRQ_SW_UNDEFINED_8B 0x8B
#define BM3823_IRQ_SW_UNDEFINED_FF 0xFF
#define BM3823_IRQ_LAST 0xFF
# define NR_IRQS 256
#define NR_IRQS 256
#else
#error "Unrecognized chip"
arch/sparc/include/elf.h
+52 -52
View File
@@ -27,58 +27,58 @@
/* Relocation codes */
#define R_SPARC_NONE 0
#define R_SPARC_8 1
#define R_SPARC_16 2
#define R_SPARC_32 3
#define R_SPARC_DISP8 4
#define R_SPARC_DISP16 5
#define R_SPARC_DISP32 6
#define R_SPARC_WDISP30 7
#define R_SPARC_WDISP22 8
#define R_SPARC_HI22 9
#define R_SPARC_22 10
#define R_SPARC_13 11
#define R_SPARC_LO10 12
#define R_SPARC_GOT10 13
#define R_SPARC_GOT13 14
#define R_SPARC_GOT22 15
#define R_SPARC_PC10 16
#define R_SPARC_PC22 17
#define R_SPARC_WPLT30 18
#define R_SPARC_COPY 19
#define R_SPARC_GLOB_DAT 20
#define R_SPARC_JMP_SLOT 21
#define R_SPARC_RELATIVE 22
#define R_SPARC_UA32 23
#define R_SPARC_PLT32 24
#define R_SPARC_HIPLT22 25
#define R_SPARC_LOPLT10 26
#define R_SPARC_PCPLT32 27
#define R_SPARC_PCPLT22 28
#define R_SPARC_PCPLT10 29
#define R_SPARC_10 30
#define R_SPARC_11 31
#define R_SPARC_64 32
#define R_SPARC_OLO10 33
#define R_SPARC_HH22 34
#define R_SPARC_HM10 35
#define R_SPARC_LM22 36
#define R_SPARC_PC_HH22 37
#define R_SPARC_PC_HM10 38
#define R_SPARC_PC_LM22 39
#define R_SPARC_WDISP16 40
#define R_SPARC_WDISP19 41
#define R_SPARC_GLOB_JMP 42
#define R_SPARC_7 43
#define R_SPARC_5 44
#define R_SPARC_6 45
#define R_SPARC_NONE 0
#define R_SPARC_8 1
#define R_SPARC_16 2
#define R_SPARC_32 3
#define R_SPARC_DISP8 4
#define R_SPARC_DISP16 5
#define R_SPARC_DISP32 6
#define R_SPARC_WDISP30 7
#define R_SPARC_WDISP22 8
#define R_SPARC_HI22 9
#define R_SPARC_22 10
#define R_SPARC_13 11
#define R_SPARC_LO10 12
#define R_SPARC_GOT10 13
#define R_SPARC_GOT13 14
#define R_SPARC_GOT22 15
#define R_SPARC_PC10 16
#define R_SPARC_PC22 17
#define R_SPARC_WPLT30 18
#define R_SPARC_COPY 19
#define R_SPARC_GLOB_DAT 20
#define R_SPARC_JMP_SLOT 21
#define R_SPARC_RELATIVE 22
#define R_SPARC_UA32 23
#define R_SPARC_PLT32 24
#define R_SPARC_HIPLT22 25
#define R_SPARC_LOPLT10 26
#define R_SPARC_PCPLT32 27
#define R_SPARC_PCPLT22 28
#define R_SPARC_PCPLT10 29
#define R_SPARC_10 30
#define R_SPARC_11 31
#define R_SPARC_64 32
#define R_SPARC_OLO10 33
#define R_SPARC_HH22 34
#define R_SPARC_HM10 35
#define R_SPARC_LM22 36
#define R_SPARC_PC_HH22 37
#define R_SPARC_PC_HM10 38
#define R_SPARC_PC_LM22 39
#define R_SPARC_WDISP16 40
#define R_SPARC_WDISP19 41
#define R_SPARC_GLOB_JMP 42
#define R_SPARC_7 43
#define R_SPARC_5 44
#define R_SPARC_6 45
#define OPCODE_NOP 0x01000000 /* nop */
#define OPCODE_CALL 0x40000000 /* call ?; add PC-rel word address */
#define OPCODE_SETHI_G1 0x03000000 /* sethi ?, %g1; add value>>10 */
#define OPCODE_JMP_G1 0x81c06000 /* jmp %g1+?; add lo 10 bits of value */
#define OPCODE_SAVE_SP 0x9de3bfa8 /* save %sp, -(16+6)*4, %sp */
#define OPCODE_BA 0x30800000 /* b,a ?; add PC-rel word address */
#define OPCODE_NOP 0x01000000 /* nop */
#define OPCODE_CALL 0x40000000 /* call ?; add PC-rel word address */
#define OPCODE_SETHI_G1 0x03000000 /* sethi ?, %g1; add value>>10 */
#define OPCODE_JMP_G1 0x81c06000 /* jmp %g1+?; add lo 10 bits of value */
#define OPCODE_SAVE_SP 0x9de3bfa8 /* save %sp, -(16+6)*4, %sp */
#define OPCODE_BA 0x30800000 /* b,a ?; add PC-rel word address */
#endif /* __ARCH_SPARC_INCLUDE_ELF_H */
arch/sparc/include/s698pm/irq.h
+39 -39
View File
@@ -68,23 +68,23 @@
#define S698PM_IRQ_FIRST 0x00
#define S698PM_IRQ_RESET 0x00
#define S698PM_IRQ_INST_ACC_EXCEPTION 0x01
#define S698PM_IRQ_ILL_INST 0x02
#define S698PM_IRQ_PRIVELEGE_INST 0x03
#define S698PM_IRQ_FP_DISABLED 0x04
#define S698PM_IRQ_WINDOW_OVERFLOW 0x05
#define S698PM_IRQ_WINDOW_UNDERFLOW 0x06
#define S698PM_IRQ_ADD_NOT_ALIGNED 0x07
#define S698PM_IRQ_ADD_FP_EXCEPTION 0x08
#define S698PM_IRQ_DATA_ACC_EXCEPTION 0x09
#define S698PM_IRQ_TAG_OVERFLOW 0x0A
#define S698PM_IRQ_HW_UNDEFINED_0B 0x0B
#define S698PM_IRQ_HW_UNDEFINED_0C 0x0C
#define S698PM_IRQ_HW_UNDEFINED_0D 0x0D
#define S698PM_IRQ_HW_UNDEFINED_0E 0x0E
#define S698PM_IRQ_HW_UNDEFINED_0F 0x0F
#define S698PM_IRQ_HW_UNDEFINED_10 0x10
#define S698PM_IRQ_RESET 0x00
#define S698PM_IRQ_INST_ACC_EXCEPTION 0x01
#define S698PM_IRQ_ILL_INST 0x02
#define S698PM_IRQ_PRIVELEGE_INST 0x03
#define S698PM_IRQ_FP_DISABLED 0x04
#define S698PM_IRQ_WINDOW_OVERFLOW 0x05
#define S698PM_IRQ_WINDOW_UNDERFLOW 0x06
#define S698PM_IRQ_ADD_NOT_ALIGNED 0x07
#define S698PM_IRQ_ADD_FP_EXCEPTION 0x08
#define S698PM_IRQ_DATA_ACC_EXCEPTION 0x09
#define S698PM_IRQ_TAG_OVERFLOW 0x0A
#define S698PM_IRQ_HW_UNDEFINED_0B 0x0B
#define S698PM_IRQ_HW_UNDEFINED_0C 0x0C
#define S698PM_IRQ_HW_UNDEFINED_0D 0x0D
#define S698PM_IRQ_HW_UNDEFINED_0E 0x0E
#define S698PM_IRQ_HW_UNDEFINED_0F 0x0F
#define S698PM_IRQ_HW_UNDEFINED_10 0x10
#define S698PM_IRQ_FIRST_INT 0x11
@@ -106,38 +106,38 @@
#define S698PM_IRQ_LAST_INT 0x1F
#define S698PM_IRQ_HW_UNDEFINED_20 0x20
#define S698PM_IRQ_HW_UNDEFINED_21 0x21
#define S698PM_IRQ_HW_UNDEFINED_22 0x22
#define S698PM_IRQ_HW_UNDEFINED_23 0x23
#define S698PM_IRQ_HW_UNDEFINED_20 0x20
#define S698PM_IRQ_HW_UNDEFINED_21 0x21
#define S698PM_IRQ_HW_UNDEFINED_22 0x22
#define S698PM_IRQ_HW_UNDEFINED_23 0x23
#define S698PM_IRQ_CP_DISABLED 0x24
#define S698PM_IRQ_CP_DISABLED 0x24
#define S698PM_IRQ_HW_UNDEFINED_25 0x25
#define S698PM_IRQ_HW_UNDEFINED_26 0x26
#define S698PM_IRQ_HW_UNDEFINED_27 0x27
#define S698PM_IRQ_HW_UNDEFINED_25 0x25
#define S698PM_IRQ_HW_UNDEFINED_26 0x26
#define S698PM_IRQ_HW_UNDEFINED_27 0x27
#define S698PM_IRQ_CP_EXCEPTION 0x28
#define S698PM_IRQ_CP_EXCEPTION 0x28
#define S698PM_IRQ_HW_UNDEFINED_29 0x29
#define S698PM_IRQ_HW_UNDEFINED_7F 0x7F
#define S698PM_IRQ_HW_UNDEFINED_29 0x29
#define S698PM_IRQ_HW_UNDEFINED_7F 0x7F
#define S698PM_IRQ_SW_SYSCALL_TA0 0x80
#define S698PM_IRQ_SW_UNDEFINED_81 0x81
#define S698PM_IRQ_SW_UNDEFINED_82 0x82
#define S698PM_IRQ_SW_SYSCALL_TA0 0x80
#define S698PM_IRQ_SW_UNDEFINED_81 0x81
#define S698PM_IRQ_SW_UNDEFINED_82 0x82
#define S698PM_IRQ_SW_FLUSH_WINDOWS 0x83
#define S698PM_IRQ_SW_UNDEFINED_84 0x84
#define S698PM_IRQ_SW_UNDEFINED_85 0x85
#define S698PM_IRQ_SW_UNDEFINED_86 0x86
#define S698PM_IRQ_SW_UNDEFINED_87 0x87
#define S698PM_IRQ_SW_SYSCALL_TA8 0x88
#define S698PM_IRQ_SW_UNDEFINED_84 0x84
#define S698PM_IRQ_SW_UNDEFINED_85 0x85
#define S698PM_IRQ_SW_UNDEFINED_86 0x86
#define S698PM_IRQ_SW_UNDEFINED_87 0x87
#define S698PM_IRQ_SW_SYSCALL_TA8 0x88
#define S698PM_IRQ_SW_SYSCALL_IRQDIS 0x89
#define S698PM_IRQ_SW_SYSCALL_IRQEN 0x8A
#define S698PM_IRQ_SW_UNDEFINED_8B 0x8B
#define S698PM_IRQ_SW_UNDEFINED_FF 0xFF
#define S698PM_IRQ_SW_UNDEFINED_8B 0x8B
#define S698PM_IRQ_SW_UNDEFINED_FF 0xFF
#define S698PM_IRQ_LAST 0xFF
@@ -158,7 +158,7 @@
#define S698PM_IRQ_UART_4_RX_TX 0x10E
#define S698PM_IRQ_L2CACHE 0x10F
#define NR_IRQS 272
#define NR_IRQS 272
#define S698PM_EXTENDED_IRQ 11
#define S698PM_IPI_VECTOR 14
#define S698PM_IPI_IRQ S698PM_IRQ_EXTERNAL_14
arch/sparc/src/bm3803/bm3803-timerisr.c
+1 -1
View File
@@ -56,7 +56,7 @@
#define TIMCTR_ENABLE_COUNTER (1 << 0)
/* Bit 1: automatically reloaded with the reload value after each underflow */
#define TIMCTR_AUTO_RELOAD (1 << 1)
#define TIMCTR_AUTO_RELOAD (1 << 1)
/* Bit 2: Set 1, will load the timer reload register into the timer counter
* register
arch/sparc/src/bm3823/bm3823-uart.h
+8 -8
View File
@@ -69,9 +69,9 @@
/* Register Bit-Field Definitions *******************************************/
#define ODD 1
#define ODD 1
#define EVEN 0
#define ON 1
#define ON 1
#define OFF 0
#define NONE 2
#define RX 0
@@ -111,7 +111,7 @@
#define UART_BRG_MASK 0xfff
#define uart1_set_baudrate(baudrate) (EXTER_REG.uart_scaler1 = (uint32_t)((((BOARD_PERIPH_CLOCK*10)/(baudrate * 8))-5)/10))
#define uart1_set_baudrate(baudrate) (EXTER_REG.uart_scaler1 = (uint32_t)((((BOARD_PERIPH_CLOCK*10)/(baudrate * 8))-5)/10))
#define uart1_parity_config(uart_parity) ( uart_parity == ODD \
? (EXTER_REG.uart_ctrl1 = ((EXTER_REG.uart_ctrl1 | MSK_UART_PAR) | MSK_UART_ENABLE_PAR)) \
@@ -137,11 +137,11 @@
#define uart1_tx_ready() ((EXTER_REG.uart_status1 & MSK_UART_TXH_READY) == MSK_UART_TXH_READY )
#define uart1_rx_ready() ((EXTER_REG.uart_status1 & MSK_UART_DATA_READY) == MSK_UART_DATA_READY)
#define uart1_send_byte(ch) (EXTER_REG.uart_data1 = ch)
#define uart1_send_byte(ch) (EXTER_REG.uart_data1 = ch)
/****************************************************************************/
#define uart2_set_baudrate(baudrate) (EXTER_REG.uart_scaler2 = (((BOARD_PERIPH_CLOCK*10)/(baudrate*8))-5)/10)
#define uart2_set_baudrate(baudrate) (EXTER_REG.uart_scaler2 = (((BOARD_PERIPH_CLOCK*10)/(baudrate*8))-5)/10)
#define uart2_parity_config(uart_parity) ( uart_parity == ODD \
? (EXTER_REG.uart_ctrl2 = ((EXTER_REG.uart_ctrl2 | MSK_UART_PAR) | MSK_UART_ENABLE_PAR)) \
@@ -167,11 +167,11 @@
#define uart2_tx_ready() ((EXTER_REG.uart_status2 & MSK_UART_TXH_READY) == MSK_UART_TXH_READY )
#define uart2_rx_ready() ((EXTER_REG.uart_status2 & MSK_UART_DATA_READY) == MSK_UART_DATA_READY)
#define uart2_send_byte(ch) (EXTER_REG.uart_data2 = ch)
#define uart2_send_byte(ch) (EXTER_REG.uart_data2 = ch)
/****************************************************************************/
#define uart3_set_baudrate(baudrate) (BM3823_REG.uart_scaler3 = (((BOARD_PERIPH_CLOCK*10)/(baudrate*8))-5)/10)
#define uart3_set_baudrate(baudrate) (BM3823_REG.uart_scaler3 = (((BOARD_PERIPH_CLOCK*10)/(baudrate*8))-5)/10)
#define uart3_parity_config(uart_parity) ( uart_parity == ODD \
? (BM3823_REG.uart_ctrl3 = ((BM3823_REG.uart_ctrl3 | MSK_UART_PAR) | MSK_UART_ENABLE_PAR)) \
@@ -197,7 +197,7 @@
#define uart3_tx_ready() ((BM3823_REG.uart_status3 & MSK_UART_TXH_READY) == MSK_UART_TXH_READY )
#define uart3_rx_ready() ((BM3823_REG.uart_status3 & MSK_UART_DATA_READY) == MSK_UART_DATA_READY)
#define uart3_send_byte(ch) (BM3823_REG.uart_data3 = ch)
#define uart3_send_byte(ch) (BM3823_REG.uart_data3 = ch)
/****************************************************************************
* Public Types
arch/sparc/src/s698pm/s698pm-timerisr.c
+1 -1
View File
@@ -61,7 +61,7 @@
/* Bit 1: automatically reloaded with the reload value after each underflow */
#define TIMCTR_AUTO_RELOAD (1 << 1)
#define TIMCTR_AUTO_RELOAD (1 << 1)
/* Bit 2: Set 1, will load the timer reload register into the timer counter
* register
arch/sparc/src/s698pm/s698pm-uart.h
+3 -3
View File
@@ -75,9 +75,9 @@
/* Register Bit-Field Definitions *******************************************/
#define ODD 1
#define ODD 1
#define EVEN 0
#define ON 1
#define ON 1
#define OFF 0
#define NONE 2
#define RX 0
@@ -125,7 +125,7 @@
#define UART_BRG_MASK 0xfff
#define uart_set_baudrate(baudrate) ((uint32_t)((((BOARD_CPU_CLOCK*10)/(baudrate * 8))-5)/10))
#define uart_set_baudrate(baudrate) ((uint32_t)((((BOARD_CPU_CLOCK*10)/(baudrate * 8))-5)/10))
#define uart_parity_config(reg, uart_parity) ((uart_parity == ODD) ? \
(reg = ((reg | MSK_UART_PAR) | MSK_UART_ENABLE_PAR)) : \
boards/arm/samd5e5/metro-m4/src/metro-m4.h
+1 -1
View File
@@ -55,7 +55,7 @@
#define PORT_RED_LED (PORT_OUTPUT | PORT_PULL_NONE | PORT_OUTPUT_SET | PORTA | PORT_PIN16)
#define PORT_D8 (PORT_OUTPUT | PORT_PULL_NONE | PORT_OUTPUT_SET | PORTA | PORT_PIN21)
#define PORT_D8 (PORT_OUTPUT | PORT_PULL_NONE | PORT_OUTPUT_SET | PORTA | PORT_PIN21)
#define PORT_D9 (PORT_INTERRUPT | PORT_PULL_NONE | PORT_INT_RISING | PORTA | PORT_PIN20)
#define PORT_D10 (PORT_INPUT | PORT_PULL_NONE | PORT_INT_CHANGE | PORTA | PORT_PIN18)