mirror of
https://github.com/apache/nuttx.git
synced 2026-06-07 17:33:08 +08:00
Fixed non-UTF8 characters.
This commit is contained in:
committed by
Xiang Xiao
parent
078a0486f5
commit
bbf3f2866d
@@ -106,7 +106,7 @@
|
||||
|
||||
#define IEEE695_COMENT_TRANSLATOR 0x00 /* Translator (may name the source language or translator) */
|
||||
#define IEEE695_COMENT_INTELCOPY 0x01 /* Intel copyright (ignored) */
|
||||
/* 0x2–0x9b Intel reserved */
|
||||
/* 0x2-0x9b Intel reserved */
|
||||
#define IEEE695_COMENT_LIBSPEC 0x81 /* Library specifier (Replaced by comment class 9f) */
|
||||
#define IEEE695_COMENT_MSDOSVER 0x9c /* MS-DOS version (obsolete) */
|
||||
#define IEEE695_COMENT_MEMMODEL 0x9d /* Memory model */
|
||||
@@ -373,7 +373,7 @@ struct ieee695_record_s
|
||||
|
||||
#define SIZEOF_IEEE695_RECORD(len) (sizeof(struct ieee695_record_s)+(len))
|
||||
|
||||
/* 80H THEADR—Translator Header Record */
|
||||
/* 80H THEADR - Translator Header Record */
|
||||
|
||||
struct ieee695_theadr_s
|
||||
{
|
||||
@@ -383,7 +383,7 @@ struct ieee695_theadr_s
|
||||
uint8_t name[1]; /* Name string data begins here */
|
||||
};
|
||||
|
||||
/* 82H LHEADR—Library Module Header Record */
|
||||
/* 82H LHEADR - Library Module Header Record */
|
||||
|
||||
struct ieee695_lheadr_s
|
||||
{
|
||||
@@ -393,7 +393,7 @@ struct ieee695_lheadr_s
|
||||
uint8_t name[1]; /* Name string data begins here */
|
||||
};
|
||||
|
||||
/* 88H COMENT—Comment Record */
|
||||
/* 88H COMENT - Comment Record */
|
||||
|
||||
struct ieee695_coment_s
|
||||
{
|
||||
@@ -405,7 +405,7 @@ struct ieee695_coment_s
|
||||
uint8_t cstring[1]; /* Commentary Byte String (optional) */
|
||||
};
|
||||
|
||||
/* 8AH or 8BH MODEND—Module End Record */
|
||||
/* 8AH or 8BH MODEND - Module End Record */
|
||||
|
||||
struct ieee695_modend_s
|
||||
{
|
||||
|
||||
@@ -346,7 +346,7 @@
|
||||
#define ADC_UD_CONTROL_OVERFLOW 0x05
|
||||
#define ADC_UD_CONTROL_LATENCY 0x06
|
||||
|
||||
/* Dolby Prologic™ Processing Unit Control Selectors */
|
||||
/* Dolby Prologic™ Processing Unit Control Selectors */
|
||||
|
||||
#define ADC_DP_CONTROL_UNDEF 0x00
|
||||
#define ADC_DP_CONTROL_ENABLE 0x01
|
||||
@@ -1155,7 +1155,7 @@ struct adc_mpeg_decoder_desc_s
|
||||
* 00 = Not supported
|
||||
* 01 = Supported at Fs
|
||||
* 10 = Reserved
|
||||
* 11 = Supported at Fs and ½Fs.
|
||||
* 11 = Supported at Fs and ½Fs.
|
||||
* Bit 10:
|
||||
* Bit 11-15: Reserved */
|
||||
uint8_t md_features; /* 7: MPEG features
|
||||
|
||||
@@ -544,10 +544,10 @@
|
||||
|
||||
/* Micro-frame Schedule Control. Table 3-10 */
|
||||
|
||||
#define SITD_FMSCHED_SSMASK_SHIFT (0) /* Bitx 0-7: Split Start Mask (µFrame S-mask) */
|
||||
#define SITD_FMSCHED_SSMASK_SHIFT (0) /* Bitx 0-7: Split Start Mask (µFrame S-mask) */
|
||||
#define SITD_FMSCHED_SSMASK_MASK (0xff << SITD_FMSCHED_SSMASK_SHIFT)
|
||||
# define SITD_FMSCHED_SSMASK(n) ((n) << SITD_FMSCHED_SSMASK_SHIFT)
|
||||
#define SITD_FMSCHED_SCMASK_SHIFT (8) /* Bitx 8-15: Split Completion Mask (µFrame C-Mask) */
|
||||
#define SITD_FMSCHED_SCMASK_SHIFT (8) /* Bitx 8-15: Split Completion Mask (µFrame C-Mask) */
|
||||
#define SITD_FMSCHED_SCMASK_MASK (0xff << SITD_FMSCHED_SCMASK_SHIFT)
|
||||
# define SITD_FMSCHED_SCMASK(n) ((n) << SITD_FMSCHED_SCMASK_SHIFT)
|
||||
/* Bits 16-31: Reserved */
|
||||
@@ -556,7 +556,7 @@
|
||||
|
||||
#define SITD_XFRSTATE_STATUS_SHIFT (0) /* Bits 0-7: Status */
|
||||
#define SITD_XFRSTATE_STATUS_MASK (0xff << SITD_XFRSTATE_STATUS_SHIFT)
|
||||
#define SITD_XFRSTATE_CPROGMASK_SHIFT (8) /* Bits 8-15: µFrame Complete-split Progress Mask */
|
||||
#define SITD_XFRSTATE_CPROGMASK_SHIFT (8) /* Bits 8-15: µFrame Complete-split Progress Mask */
|
||||
#define SITD_XFRSTATE_CPROGMASK_MASK (0xff << SITD_XFRSTATE_CPROGMASK_SHIFT)
|
||||
#define SITD_XFRSTATE_NBYTES_SHIFT (16) /* Bits 16-25: Total Bytes To Transfer */
|
||||
#define SITD_XFRSTATE_NBYTES_MASK (0x3ff << SITD_XFRSTATE_NBYTES_SHIFT)
|
||||
@@ -704,10 +704,10 @@
|
||||
|
||||
/* Endpoint Capabilities: Queue Head DWord 2. Table 3-20 */
|
||||
|
||||
#define QH_EPCAPS_SSMASK_SHIFT (0) /* Bitx 0-7: Interrupt Schedule Mask (µFrame S-mask) */
|
||||
#define QH_EPCAPS_SSMASK_SHIFT (0) /* Bitx 0-7: Interrupt Schedule Mask (µFrame S-mask) */
|
||||
#define QH_EPCAPS_SSMASK_MASK (0xff << QH_EPCAPS_SSMASK_SHIFT)
|
||||
# define QH_EPCAPS_SSMASK(n) ((n) << QH_EPCAPS_SSMASK_SHIFT)
|
||||
#define QH_EPCAPS_SCMASK_SHIFT (8) /* Bitx 8-15: Split Completion Mask (µFrame C-Mask) */
|
||||
#define QH_EPCAPS_SCMASK_SHIFT (8) /* Bitx 8-15: Split Completion Mask (µFrame C-Mask) */
|
||||
#define QH_EPCAPS_SCMASK_MASK (0xff << QH_EPCAPS_SCMASK_SHIFT)
|
||||
# define QH_EPCAPS_SCMASK(n) ((n) << QH_EPCAPS_SCMASK_SHIFT)
|
||||
#define QH_EPCAPS_HUBADDR_SHIFT (16) /* Bitx 16-22: Hub Address */
|
||||
|
||||
Reference in New Issue
Block a user