Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-05-18 00:34:10 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

arch/arm/src/stm32/hardware/stm32_adc_*: Clean up some coding standard issues.

Browse Source
This commit is contained in:
Gregory Nutt
2019-08-31 17:45:32 -06:00
parent 5f57b85438
commit 97a71db3b1
3 changed files with 18 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/stm32/hardware/stm32_adc_v1.h
+4
View File
@@ -49,6 +49,8 @@
* Pre-processor Definitions
****************************************************************************************************/
/* Configuration ************************************************************************************/
/* This is implementation for STM32 ADC IPv1 - F1, F2, F37x, F4, F7.
* NOTE: L1 use modified IPv1 (look at chip/stm32_adc_v1l1.h).
*/
@@ -80,6 +82,8 @@
# undef HAVE_ADC_VBAT
#endif
/* Base addresses ***********************************************************************************/
/* For the basic ADC IPv1, the ADCx_BASE definitions are defined in chip/stm32xxx_memorymap.h files */
#ifndef HAVE_BASIC_ADC
arch/arm/src/stm32/hardware/stm32_adc_v1l1.h
+7 -3
View File
@@ -45,6 +45,12 @@
#include "chip.h"
/****************************************************************************************************
* Pre-processor Definitions
****************************************************************************************************/
/* Configuration ************************************************************************************/
/* This is implementation for STM32 ADC IPv1 modified for L1 */
#define HAVE_IP_ADC_V1
@@ -66,9 +72,7 @@
# define HAVE_ADC_POWERDOWN
#endif
/****************************************************************************************************
* Pre-processor Definitions
****************************************************************************************************/
/* Base addresses ***********************************************************************************/
#define STM32_ADC1_OFFSET 0x0000
#define STM32_ADC2_OFFSET 0x0100
arch/arm/src/stm32/hardware/stm32_adc_v2.h
+7 -3
View File
@@ -45,6 +45,12 @@
#include "chip.h"
/****************************************************************************************************
* Pre-processor Definitions
****************************************************************************************************/
/* Configuration ************************************************************************************/
/* This is implementation for STM32 ADC IPv2 - F0, F3 (without F37x), H7, L0, L4, L4+ */
#define HAVE_IP_ADC_V2
@@ -78,9 +84,7 @@
# define HAVE_ADC_CFGR2
#endif
/****************************************************************************************************
* Pre-processor Definitions
****************************************************************************************************/
/* Base addresses ***********************************************************************************/
#define STM32_ADC1_OFFSET 0x0000
#define STM32_ADC2_OFFSET 0x0100