Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-05-23 14:58:13 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

arch/xtensa/esp32s3: expose UART RX FIFO controls

Browse Source 
Adds Kconfig knobs for the ESP32-S3 RX FIFO full threshold and timeout and wires them into the UART driver.
Clears RX FIFO overflow interrupts by resetting the hardware FIFO so reception resumes cleanly.

Signed-off-by: Thiago Finelon <thiago.sfinelon@gmail.com>
This commit is contained in:
Thiago Finelon
2025-10-15 12:39:22 -03:00
committed by Xiang Xiao
parent 2909b1dadd
commit 42d5f10c0d
2 changed files with 34 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/xtensa/src/esp32s3/Kconfig
+18
View File
@@ -1298,6 +1298,24 @@ endmenu # SPI configuration
menu "UART Configuration"
depends on ESP32S3_UART
config ESP32S3_RX_FIFO_THRD
int "RX Fifo full threshold"
default 120
---help---
Set how many received bytes must accumulate in the hardware RX FIFO
before an RX FIFO full interrupt is generated. The ESP32-S3 UART FIFO
can hold 128 bytes, so leaving some headroom here helps prevent overflow
while the interrupt handler drains the buffer.
config ESP32S3_RX_FIFO_TOUT
int "RX Fifo timeout"
default 10
---help---
Generate an RX timeout interrupt when the UART RX line stays idle for
this many bit periods and the FIFO has not reached the full threshold.
Lower values move data to the software FIFO sooner; higher values reduce
the interrupt rate on continuous transfers.
if ESP32S3_UART0
config ESP32S3_UART0_RS485
arch/xtensa/src/esp32s3/esp32s3_serial.c
+16 -2
View File
@@ -312,6 +312,7 @@ static int uart_handler(int irq, void *context, void *arg)
struct esp32s3_uart_s *priv = dev->priv;
uint32_t tx_mask = UART_TXFIFO_EMPTY_INT_ST_M | UART_TX_DONE_INT_ST_M;
uint32_t rx_mask = UART_RXFIFO_TOUT_INT_ST_M | UART_RXFIFO_FULL_INT_ST_M;
uint32_t rx_ovf_mask = UART_RXFIFO_OVF_INT_ST_M;
uint32_t int_status;
int_status = getreg32(UART_INT_ST_REG(priv->id));
@@ -344,6 +345,12 @@ static int uart_handler(int irq, void *context, void *arg)
modifyreg32(UART_INT_CLR_REG(priv->id), rx_mask, rx_mask);
}
if ((int_status & rx_ovf_mask) != 0)
{
esp32s3_lowputc_rst_rxfifo(priv);
modifyreg32(UART_INT_CLR_REG(priv->id), rx_ovf_mask, rx_ovf_mask);
}
return OK;
}
@@ -385,11 +392,18 @@ static int esp32s3_setup(struct uart_dev_s *dev)
modifyreg32(UART_CONF1_REG(priv->id), UART_TXFIFO_EMPTY_THRHD_M, 0);
/* Define a threshold to trigger an RX FIFO FULL interrupt.
* Define just one byte to read data immediately.
*/
modifyreg32(UART_CONF1_REG(priv->id), UART_RXFIFO_FULL_THRHD_M,
1 << UART_RXFIFO_FULL_THRHD_S);
CONFIG_ESP32S3_RX_FIFO_THRD << UART_RXFIFO_FULL_THRHD_S);
/* Define a rx fifo timeout to trigger RX TOUT interrupt.
*/
modifyreg32(UART_CONF1_REG(priv->id),
UART_RX_TOUT_THRHD_M | UART_RX_TOUT_EN_M,
(CONFIG_ESP32S3_RX_FIFO_TOUT << UART_RX_TOUT_THRHD_S) |
UART_RX_TOUT_EN_M);
/* Define the maximum FIFO size for RX and TX FIFO.
* That means, 1 block = 128 bytes.