Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-05-20 20:44:39 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

build: Remove the empty variable assignment

Browse Source 
Signed-off-by: Xiang Xiao <xiaoxiang@xiaomi.com>
This commit is contained in:
Xiang Xiao
2020-05-21 18:23:42 +08:00
committed by patacongo
parent 1caf21b187
commit 23668a4b9b
523 changed files with 6 additions and 837 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/Makefile
-4
View File
@@ -116,10 +116,6 @@ LDFLAGS += $(ARCHSCRIPT)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
EXTRA_LIBS ?=
EXTRA_LIBPATHS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
LIBPATHS += -L"$(TOPDIR)\staging"
arch/arm/src/a1x/Make.defs
-4
View File
@@ -107,10 +107,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
# A1x-specific assembly language files
CHIP_ASRCS =
# A1x-specific C source files
CHIP_CSRCS = a1x_boot.c a1x_irq.c a1x_pio.c a1x_lowputc.c a1x_serial.c
arch/arm/src/am335x/Make.defs
-4
View File
@@ -103,10 +103,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
# AM335x-specific assembly language files
CHIP_ASRCS =
# AM335x-specific C source files
CHIP_CSRCS = am335x_boot.c am335x_clockconfig.c am335x_pinmux.c am335x_irq.c
arch/arm/src/cxd56xx/Make.defs
-2
View File
@@ -35,8 +35,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S vfork.S
arch/arm/src/efm32/Make.defs
-7
View File
@@ -33,11 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -86,8 +81,6 @@ ifeq ($(CONFIG_ARMV7M_ITMSYSLOG),y)
CMN_CSRCS += arm_itm_syslog.c
endif
CHIP_ASRCS =
CHIP_CSRCS = efm32_start.c efm32_clockconfig.c efm32_irq.c efm32_timerisr.c
CHIP_CSRCS += efm32_gpio.c efm32_lowputc.c efm32_timer.c efm32_i2c.c
arch/arm/src/imx6/Make.defs
-4
View File
@@ -126,10 +126,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
# i.MX6-specific assembly language files
CHIP_ASRCS =
# i.MX6-specific C source files
CHIP_CSRCS = imx_boot.c imx_memorymap.c imx_clockconfig.c imx_irq.c
arch/arm/src/imxrt/Make.defs
-3
View File
@@ -34,8 +34,6 @@
#
############################################################################
HEAD_ASRC =
# Common ARM and Cortex-M7 files
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
@@ -96,7 +94,6 @@ endif
# Required i.MX RT files
CHIP_ASRCS =
CHIP_CSRCS = imxrt_allocateheap.c imxrt_start.c imxrt_clockconfig.c
CHIP_CSRCS += imxrt_periphclks.c imxrt_irq.c imxrt_clrpend.c imxrt_gpio.c
CHIP_CSRCS += imxrt_daisy.c imxrt_wdog.c imxrt_iomuxc.c imxrt_serial.c
arch/arm/src/kinetis/Make.defs
-7
View File
@@ -33,11 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -106,8 +101,6 @@ endif
# Required Kinetis files
CHIP_ASRCS =
CHIP_CSRCS = kinetis_allocateheap.c kinetis_clockconfig.c kinetis_clrpend.c
CHIP_CSRCS += kinetis_irq.c kinetis_lowputc.c kinetis_pin.c kinetis_pingpio.c
CHIP_CSRCS += kinetis_serialinit.c kinetis_start.c kinetis_uid.c kinetis_wdog.c
arch/arm/src/kl/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_exception.S arm_saveusercontext.S arm_fullcontextrestore.S
CMN_ASRCS += arm_switchcontext.S vfork.S
@@ -61,7 +59,6 @@ ifeq ($(CONFIG_DEBUG_FEATURES),y)
CMN_CSRCS += arm_dumpnvic.c
endif
CHIP_ASRCS =
CHIP_CSRCS = kl_clockconfig.c kl_gpio.c kl_irq.c kl_lowputc.c
CHIP_CSRCS += kl_serial.c kl_start.c kl_cfmconfig.c
arch/arm/src/lc823450/Make.defs
-7
View File
@@ -35,11 +35,6 @@
#
############################################################################
HEAD_ASRC =
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += vfork.S
@@ -86,8 +81,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
CHIP_ASRCS =
CHIP_CSRCS = lc823450_allocateheap2.c lc823450_start.c lc823450_irq.c lc823450_timer.c
CHIP_CSRCS += lc823450_lowputc.c lc823450_serial.c lc823450_clockconfig.c
CHIP_CSRCS += lc823450_syscontrol.c lc823450_gpio.c
arch/arm/src/lpc17xx_40xx/Make.defs
-9
View File
@@ -33,15 +33,8 @@
#
############################################################################
# The start-up, "head", file
HEAD_ASRC =
# Common ARM and Cortex-M3 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -103,8 +96,6 @@ endif
# Required LPC17xx files
CHIP_ASRCS =
CHIP_CSRCS = lpc17_40_allocateheap.c lpc17_40_clockconfig.c lpc17_40_clrpend.c
CHIP_CSRCS += lpc17_40_gpio.c lpc17_40_i2c.c lpc17_40_irq.c lpc17_40_lowputc.c
CHIP_CSRCS += lpc17_40_serial.c lpc17_40_spi.c lpc17_40_ssp.c lpc17_40_start.c
arch/arm/src/lpc31xx/Make.defs
-2
View File
@@ -59,8 +59,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
CGU_ASRCS =
CGU_CSRCS = lpc31_bcrndx.c lpc31_clkdomain.c lpc31_clkexten.c
CGU_CSRCS += lpc31_clkfreq.c lpc31_clkinit.c lpc31_defclk.c
CGU_CSRCS += lpc31_esrndx.c lpc31_fdcndx.c lpc31_fdivinit.c
arch/arm/src/lpc43xx/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -83,7 +81,6 @@ CMN_ASRCS += arm_fpu.S
CMN_CSRCS += arm_copyarmstate.c
endif
CHIP_ASRCS =
CHIP_CSRCS = lpc43_allocateheap.c lpc43_cgu.c lpc43_clrpend.c lpc43_gpio.c
CHIP_CSRCS += lpc43_irq.c lpc43_pinconfig.c lpc43_rgu.c lpc43_serial.c
CHIP_CSRCS += lpc43_start.c lpc43_uart.c
arch/arm/src/lpc54xx/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -83,7 +81,6 @@ CMN_ASRCS += arm_fpu.S
CMN_CSRCS += arm_copyarmstate.c
endif
CHIP_ASRCS =
CHIP_CSRCS = lpc54_start.c lpc54_clockconfig.c lpc54_irq.c lpc54_clrpend.c
CHIP_CSRCS += lpc54_allocateheap.c lpc54_lowputc.c lpc54_gpio.c lpc54_reset.c
arch/arm/src/max326xx/Make.defs
-3
View File
@@ -35,8 +35,6 @@
# Common ARMv7-M Source Files
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -83,7 +81,6 @@ endif
# Common MAX326XX Source Files
CHIP_ASRCS =
CHIP_CSRCS = max326_start.c max326_irq.c max326_clrpend.c
ifeq ($(CONFIG_MAX326XX_ICC),y)
arch/arm/src/nrf52/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S vfork.S
@@ -79,7 +77,6 @@ CMN_ASRCS += arm_fpu.S
CMN_CSRCS += arm_copyarmstate.c
endif
CHIP_ASRCS =
CHIP_CSRCS = nrf52_start.c nrf52_clockconfig.c nrf52_irq.c nrf52_utils.c
CHIP_CSRCS += nrf52_allocateheap.c nrf52_lowputc.c nrf52_gpio.c nrf52_nvmc.c
arch/arm/src/nuc1xx/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_exception.S arm_saveusercontext.S arm_fullcontextrestore.S
CMN_ASRCS += arm_switchcontext.S vfork.S
@@ -61,7 +59,6 @@ ifeq ($(CONFIG_DEBUG_FEATURES),y)
CMN_CSRCS += arm_dumpnvic.c
endif
CHIP_ASRCS =
CHIP_CSRCS = nuc_clockconfig.c nuc_gpio.c nuc_irq.c nuc_lowputc.c
CHIP_CSRCS += nuc_serial.c nuc_start.c
arch/arm/src/s32k1xx/Make.defs
-3
View File
@@ -35,8 +35,6 @@
# Common ARM source files
HEAD_ASRC =
CMN_ASRCS =
CMN_CSRCS = arm_allocateheap.c arm_exit.c arm_initialize.c arm_interruptcontext.c
CMN_CSRCS += arm_lowputs.c arm_mdelay.c arm_modifyreg8.c arm_modifyreg16.c
CMN_CSRCS += arm_modifyreg32.c arm_puts.c arm_releasestack.c arm_stackframe.c
@@ -52,7 +50,6 @@ endif
# Source files common to all S32K1xx chip families.
CHIP_ASRCS =
CHIP_CSRCS = s32k1xx_start.c s32k1xx_lowputc.c s32k1xx_clockconfig.c
CHIP_CSRCS += s32k1xx_periphclocks.c s32k1xx_pin.c s32k1xx_pingpio.c
CHIP_CSRCS += s32k1xx_idle.c
arch/arm/src/sam34/Make.defs
-6
View File
@@ -36,13 +36,8 @@
# The start-up, "head", file
HEAD_ASRC =
# Common ARM and Cortex-M3 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -101,7 +96,6 @@ endif
# Required SAM3/4 files
CHIP_ASRCS =
CHIP_CSRCS = sam_allocateheap.c sam_irq.c sam_lowputc.c sam_serial.c
CHIP_CSRCS += sam_start.c
arch/arm/src/sama5/Make.defs
-4
View File
@@ -112,10 +112,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
# SAMA5-specific assembly language files
CHIP_ASRCS =
# SAMA5-specific C source files
CHIP_CSRCS = sam_allocateheap.c sam_boot.c sam_clockconfig.c sam_irq.c
arch/arm/src/samd2l2/Make.defs
-3
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_exception.S arm_saveusercontext.S arm_fullcontextrestore.S
CMN_ASRCS += arm_switchcontext.S vfork.S
@@ -61,7 +59,6 @@ ifeq ($(CONFIG_DEBUG_FEATURES),y)
CMN_CSRCS += arm_dumpnvic.c
endif
CHIP_ASRCS =
CHIP_CSRCS = sam_irq.c sam_lowputc.c sam_port.c sam_sercom.c sam_serial.c
CHIP_CSRCS += sam_start.c sam_usart.c
arch/arm/src/samd5e5/Make.defs
-6
View File
@@ -35,13 +35,8 @@
# The start-up, "head", file
HEAD_ASRC =
# Common ARM and Cortex-M4 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -90,7 +85,6 @@ endif
# Required SAMD5x/E5x files
CHIP_ASRCS =
CHIP_CSRCS = sam_clockconfig.c sam_gclk.c sam_irq.c sam_lowputc.c
CHIP_CSRCS += sam_port.c sam_serial.c sam_start.c sam_usart.c
arch/arm/src/samv7/Make.defs
-6
View File
@@ -36,13 +36,8 @@
# The start-up, "head", file. Only common vectors are support so there
# isn't one.
HEAD_ASRC =
# Common ARM and Cortex-M7 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -104,7 +99,6 @@ endif
# Required SAMV7 files
CHIP_ASRCS =
CHIP_CSRCS = sam_start.c sam_clockconfig.c sam_irq.c sam_allocateheap.c
CHIP_CSRCS += sam_lowputc.c sam_serial.c sam_gpio.c sam_pck.c sam_uid.c
arch/arm/src/stm32/Make.defs
-7
View File
@@ -33,11 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -98,8 +93,6 @@ ifeq ($(CONFIG_ARMV7M_ITMSYSLOG),y)
CMN_CSRCS += arm_itm_syslog.c
endif
CHIP_ASRCS =
CHIP_CSRCS = stm32_allocateheap.c stm32_start.c stm32_rcc.c stm32_lse.c
CHIP_CSRCS += stm32_lsi.c stm32_gpio.c stm32_exti_gpio.c stm32_flash.c
CHIP_CSRCS += stm32_irq.c stm32_dma.c stm32_lowputc.c
arch/arm/src/stm32f0l0g0/Make.defs
-3
View File
@@ -34,8 +34,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_exception.S arm_saveusercontext.S arm_fullcontextrestore.S
CMN_ASRCS += arm_switchcontext.S vfork.S
@@ -62,7 +60,6 @@ ifeq ($(CONFIG_DEBUG_FEATURES),y)
CMN_CSRCS += arm_dumpnvic.c
endif
CHIP_ASRCS =
CHIP_CSRCS = stm32_start.c stm32_gpio.c stm32_exti_gpio.c stm32_irq.c
CHIP_CSRCS += stm32_lse.c stm32_lowputc.c stm32_serial.c stm32_rcc.c
arch/arm/src/stm32f7/Make.defs
-6
View File
@@ -36,13 +36,8 @@
# The start-up, "head", file. Only common vectors are support so there
# isn't one.
HEAD_ASRC =
# Common ARM and Cortex-M7 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -109,7 +104,6 @@ endif
# Required STM32F7 files
CHIP_ASRCS =
CHIP_CSRCS = stm32_allocateheap.c stm32_exti_gpio.c stm32_gpio.c
CHIP_CSRCS += stm32_irq.c stm32_lowputc.c stm32_rcc.c stm32_serial.c
CHIP_CSRCS += stm32_start.c stm32_capture.c stm32_uid.c
arch/arm/src/stm32h7/Make.defs
-6
View File
@@ -36,13 +36,8 @@
# The start-up, "head", file. Only common vectors are support so there
# isn't one.
HEAD_ASRC =
# Common ARM and Cortex-M7 files
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S vfork.S
@@ -108,7 +103,6 @@ endif
# Required STM32H7 files
CHIP_ASRCS =
CHIP_CSRCS = stm32_allocateheap.c stm32_exti_gpio.c stm32_gpio.c stm32_irq.c
CHIP_CSRCS += stm32_start.c stm32_rcc.c stm32_lowputc.c stm32_serial.c
CHIP_CSRCS += stm32_uid.c
arch/arm/src/stm32l4/Make.defs
-6
View File
@@ -37,13 +37,8 @@
# The start-up, "head", file. Only common vectors are support so there
# isn't one.
HEAD_ASRC =
# Common ARM and Cortex-M4 files (copied from stm32/Make.defs)
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -100,7 +95,6 @@ endif
# Required STM32L4 files
CHIP_ASRCS =
CHIP_CSRCS = stm32l4_allocateheap.c stm32l4_exti_gpio.c stm32l4_gpio.c
CHIP_CSRCS += stm32l4_irq.c stm32l4_lowputc.c stm32l4_rcc.c
CHIP_CSRCS += stm32l4_serial.c stm32l4_start.c stm32l4_waste.c stm32l4_uid.c
arch/arm/src/str71x/Make.defs
-1
View File
@@ -55,7 +55,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
CHIP_ASRCS =
CHIP_CSRCS = str71x_prccu.c str71x_lowputc.c str71x_decodeirq.c str71x_irq.c
CHIP_CSRCS += str71x_serial.c
arch/arm/src/tiva/Make.defs
-3
View File
@@ -34,8 +34,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -95,7 +93,6 @@ else
CMN_CSRCS += arm_allocateheap.c
endif
CHIP_ASRCS =
CHIP_CSRCS = tiva_allocateheap.c tiva_irq.c tiva_lowputc.c tiva_serial.c
CHIP_CSRCS += tiva_ssi.c
arch/arm/src/tms570/Make.defs
-4
View File
@@ -81,10 +81,6 @@ ifeq ($(CONFIG_STACK_COLORATION),y)
CMN_CSRCS += arm_checkstack.c
endif
# SAMA5-specific assembly language files
CHIP_ASRCS =
# SAMA5-specific C source files
CHIP_CSRCS = tms570_boot.c tms570_clockconfig.c tms570_esm.c tms570_gio.c
arch/arm/src/xmc4/Make.defs
-7
View File
@@ -33,11 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_UASRCS =
CMN_UCSRCS =
CMN_ASRCS = arm_saveusercontext.S arm_fullcontextrestore.S arm_switchcontext.S
CMN_ASRCS += arm_testset.S arm_fetchadd.S vfork.S
@@ -106,8 +101,6 @@ endif
# Required XMC4xxx files
CHIP_ASRCS =
CHIP_CSRCS = xmc4_allocateheap.c xmc4_clockconfig.c xmc4_clockutils.c
CHIP_CSRCS += xmc4_clrpend.c xmc4_irq.c xmc4_lowputc.c xmc4_gpio.c
CHIP_CSRCS += xmc4_serial.c xmc4_start.c xmc4_usic.c
arch/avr/src/Makefile
-3
View File
@@ -87,10 +87,7 @@ OBJS = $(AOBJS) $(COBJS)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
LDFLAGS += $(ARCHSCRIPT)
EXTRA_LIBS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
arch/avr/src/at32uc3/Make.defs
-1
View File
@@ -56,7 +56,6 @@ endif
# Required AT32UC3 files
CHIP_ASRCS =
CHIP_CSRCS = at32uc3_clkinit.c at32uc3_gpio.c at32uc3_irq.c
CHIP_CSRCS += at32uc3_lowconsole.c at32uc3_lowinit.c at32uc3_serial.c
arch/avr/src/atmega/Make.defs
-6
View File
@@ -74,9 +74,3 @@ CHIP_CSRCS = atmega_lowconsole.c atmega_lowinit.c atmega_serial.c
ifneq ($(CONFIG_SCHED_TICKLESS),y)
CHIP_CSRCS += atmega_timerisr.c
endif
# Configuration-dependent ATMEGA files
ifeq ($(CONFIG_AVR_GPIOIRQ),y)
CHIP_CSRCS +=
endif
arch/hc/src/Makefile
-3
View File
@@ -87,10 +87,7 @@ OBJS = $(AOBJS) $(COBJS)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
LDFLAGS += $(ARCHSCRIPT)
EXTRA_LIBS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
arch/hc/src/m9s12/Make.defs
-1
View File
@@ -35,7 +35,6 @@
HEAD_ASRC = m9s12_vectors.S
CMN_ASRCS =
CMN_CSRCS = up_allocateheap.c up_blocktask.c up_copystate.c up_createstack.c
CMN_CSRCS += up_doirq.c up_exit.c up_idle.c up_initialize.c up_interruptcontext.c
CMN_CSRCS += up_mdelay.c up_modifyreg16.c up_modifyreg32.c up_modifyreg8.c
arch/mips/src/Makefile
-3
View File
@@ -84,10 +84,7 @@ OBJS = $(AOBJS) $(COBJS)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
LDFLAGS += $(ARCHSCRIPT)
EXTRA_LIBS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
arch/mips/src/pic32mx/Make.defs
-1
View File
@@ -72,7 +72,6 @@ endif
# Required PIC32MX files
CHIP_ASRCS =
CHIP_CSRCS = pic32mx_irq.c pic32mx_decodeirq.c pic32mx_exception.c
CHIP_CSRCS += pic32mx_gpio.c pic32mx_lowconsole.c pic32mx_lowinit.c
CHIP_CSRCS += pic32mx_serial.c pic32mx_spi.c
arch/mips/src/pic32mz/Make.defs
-1
View File
@@ -71,7 +71,6 @@ endif
# Required PIC32MZ files
CHIP_ASRCS =
CHIP_CSRCS = pic32mz_lowinit.c pic32mz_exception.c pic32mz_decodeirq.c
CHIP_CSRCS += pic32mz_irq.c pic32mz_timerisr.c pic32mz_gpio.c
CHIP_CSRCS += pic32mz_lowconsole.c pic32mz_serial.c
arch/misoc/src/Makefile
-3
View File
@@ -89,10 +89,7 @@ OBJS = $(AOBJS) $(COBJS)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
LDFLAGS += $(ARCHSCRIPT)
EXTRA_LIBS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
arch/misoc/src/lm32/Make.defs
-1
View File
@@ -36,7 +36,6 @@
HEAD_ASRC = lm32_vectors.S
CMN_ASRCS =
CMN_CSRCS = misoc_lowputs.c misoc_serial.c misoc_mdelay.c
CMN_CSRCS += misoc_modifyreg8.c misoc_modifyreg16.c misoc_modifyreg32.c
CMN_CSRCS += misoc_puts.c misoc_udelay.c misoc_timerisr.c misoc_net.c
arch/misoc/src/minerva/Make.defs
-1
View File
@@ -36,7 +36,6 @@
HEAD_ASRC = minerva_vectors.S
CMN_ASRCS =
CMN_CSRCS = misoc_lowputs.c misoc_serial.c misoc_mdelay.c
CMN_CSRCS += misoc_modifyreg8.c misoc_modifyreg16.c misoc_modifyreg32.c
CMN_CSRCS += misoc_puts.c misoc_udelay.c misoc_timerisr.c misoc_net.c
arch/or1k/src/Makefile
-4
View File
@@ -107,10 +107,6 @@ LDFLAGS += $(ARCHSCRIPT)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
EXTRA_LIBS ?=
EXTRA_LIBPATHS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
LIBPATHS += -L"$(TOPDIR)\staging"
arch/or1k/src/mor1kx/Make.defs
-5
View File
@@ -33,8 +33,6 @@
#
############################################################################
HEAD_ASRC =
CMN_ASRCS = up_vectortab.S \
up_saveusercontext.S \
up_fullcontextrestore.S
@@ -78,9 +76,6 @@ ifeq ($(CONFIG_DEBUG_FEATURES),y)
#CMN_CSRCS += up_dumpnvic.c
endif
CHIP_ASRCS =
CHIP_CSRCS =
ifneq ($(CONFIG_SCHED_TICKLESS),y)
#CHIP_CSRCS += sam_timerisr.c
endif
arch/renesas/src/Makefile
-3
View File
@@ -82,10 +82,7 @@ OBJS = $(AOBJS) $(COBJS)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
LDFLAGS += $(ARCHSCRIPT)
EXTRA_LIBS ?=
LINKLIBS ?=
ifeq ($(CONFIG_WINDOWS_NATIVE),y)
BOARDMAKE = $(if $(wildcard .\board\Makefile),y,)
arch/renesas/src/m16c/Make.defs
-1
View File
@@ -35,7 +35,6 @@
HEAD_ASRC = m16c_head.S
CMN_ASRCS =
CMN_CSRCS = up_allocateheap.c up_assert.c up_blocktask.c
CMN_CSRCS += up_createstack.c up_doirq.c up_exit.c up_idle.c up_initialize.c
CMN_CSRCS += up_interruptcontext.c up_lowputs.c up_mdelay.c up_puts.c
arch/renesas/src/rx65n/Make.defs
-1
View File
@@ -35,7 +35,6 @@
HEAD_ASRC = rx65n_head.S
CMN_ASRCS =
CMN_CSRCS = up_allocateheap.c up_assert.c up_blocktask.c
CMN_CSRCS += up_createstack.c up_doirq.c up_exit.c up_idle.c up_initialize.c
CMN_CSRCS += up_interruptcontext.c up_lowputs.c up_mdelay.c up_puts.c
arch/renesas/src/sh1/Make.defs
-5
View File
@@ -35,7 +35,6 @@
HEAD_ASRC = sh1_head.S
CMN_ASRCS =
CMN_CSRCS = up_allocateheap.c up_assert.c up_blocktask.c
CMN_CSRCS += up_createstack.c up_doirq.c up_exit.c up_idle.c up_initialize.c
CMN_CSRCS += up_initialstate.c up_interruptcontext.c up_lowputs.c
@@ -51,7 +50,3 @@ CHIP_CSRCS += sh1_copystate.c sh1_dumpstate.c
ifneq ($(CONFIG_SCHED_TICKLESS),y)
CHIP_CSRCS += sh1_timerisr.c
endif
ifeq ($(CONFIG_USBDEV),y)
CHIP_CSRCS +=
endif
arch/risc-v/src/Makefile
-4
View File
@@ -111,10 +111,6 @@ LDFLAGS += $(ARCHSCRIPT)
LDSTARTGROUP ?= --start-group
LDENDGROUP ?= --end-group
EXTRA_LIBS ?=
EXTRA_LIBPATHS ?=
LINKLIBS ?=
AFLAGS += -I$(TOPDIR)/include
ifeq ($(CONFIG_WINDOWS_NATIVE),y)

Some files were not shown because too many files have changed in this diff Show More