Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-05-31 14:27:37 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

KSZ80x1 PHY interrupts are active low and should trigger on the falling edge

Browse Source
This commit is contained in:
Gregory Nutt
2014-08-17 13:15:59 -06:00
parent e04ab2bcfc
commit 1db9858e9d
3 changed files with 52 additions and 45 deletions
Download Patch File Download Diff File Expand all files Collapse all files
configs/sama5d3-xplained/src/sama5d3-xplained.h
+23 -21
View File
@@ -419,27 +419,28 @@
/* Ethernet */ /* Ethernet */
#ifdef CONFIG_SAMA5_EMACA #ifdef CONFIG_SAMA5_EMACA
/* ETH1: Ethernet 10/100 (EMAC A) Port /* ETH1: Ethernet 10/100 (EMAC A) Port
* *
* The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps.
* The board supports MII and RMII interface modes. * The board supports MII and RMII interface modes.
* *
* The two independent PHY devices embedded on CM and MB boards are connected to * The two independent PHY devices embedded on CM and MB boards are connected to
* independent RJ-45 connectors with built-in magnetic and status LEDs. * independent RJ-45 connectors with built-in magnetic and status LEDs.
* *
* At the De-Assertion of Reset: * At the De-Assertion of Reset:
* PHY ADD[2:0]:001 * PHY ADD[2:0]:001
* CONFIG[2:0]:001,Mode:RMII * CONFIG[2:0]:001,Mode:RMII
* Duplex Mode:Half Duplex * Duplex Mode:Half Duplex
* Isolate Mode:Disable * Isolate Mode:Disable
* Speed Mode:100Mbps * Speed Mode:100Mbps
* Nway Auto-Negotiation:Enable * Nway Auto-Negotiation:Enable
* *
* The KSZ8051 PHY interrupt is available on PE30 INT_ETH1 * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1. The sense of
*/ * the interrupt is configurable but is, by default, active low.
*/
#define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ #define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN30) PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN30)
#define IRQ_INT_ETH1 SAM_IRQ_PE30 #define IRQ_INT_ETH1 SAM_IRQ_PE30
#endif #endif
@@ -454,11 +455,12 @@
* activity indicators. These signals can be used to connect to a 10/100/1000 * activity indicators. These signals can be used to connect to a 10/100/1000
* BaseT RJ45 connector integrated on the main board. * BaseT RJ45 connector integrated on the main board.
* *
* The KSZ9021/31 interrupt is available on PB35 INT_GETH0 * The KSZ9021/31 interrupt is available on PB35 INT_GETH0. The sense of
* the interrupt is configurable but is, by default, active low.
*/ */
#define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ #define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOB | PIO_PIN25) PIO_INT_FALLING | PIO_PORT_PIOB | PIO_PIN25)
#define IRQ_INT_ETH0 SAM_IRQ_PB25 #define IRQ_INT_ETH0 SAM_IRQ_PB25
#endif #endif
configs/sama5d3x-ek/src/sama5d3x-ek.h
+23 -21
View File
@@ -546,27 +546,28 @@
/* Ethernet */ /* Ethernet */
#ifdef CONFIG_SAMA5_EMACA #ifdef CONFIG_SAMA5_EMACA
/* ETH1: Ethernet 10/100 (EMAC A) Port /* ETH1: Ethernet 10/100 (EMAC A) Port
* *
* The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps.
* The board supports MII and RMII interface modes. * The board supports MII and RMII interface modes.
* *
* The two independent PHY devices embedded on CM and MB boards are connected to * The two independent PHY devices embedded on CM and MB boards are connected to
* independent RJ-45 connectors with built-in magnetic and status LEDs. * independent RJ-45 connectors with built-in magnetic and status LEDs.
* *
* At the De-Assertion of Reset: * At the De-Assertion of Reset:
* PHY ADD[2:0]:001 * PHY ADD[2:0]:001
* CONFIG[2:0]:001,Mode:RMII * CONFIG[2:0]:001,Mode:RMII
* Duplex Mode:Half Duplex * Duplex Mode:Half Duplex
* Isolate Mode:Disable * Isolate Mode:Disable
* Speed Mode:100Mbps * Speed Mode:100Mbps
* Nway Auto-Negotiation:Enable * Nway Auto-Negotiation:Enable
* *
* The KSZ8051 PHY interrupt is available on PE30 INT_ETH1 * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1. The sense of
*/ * the interrupt is configurable but is, by default, active low.
*/
#define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ #define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN30) PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN30)
#define IRQ_INT_ETH1 SAM_IRQ_PE30 #define IRQ_INT_ETH1 SAM_IRQ_PE30
#endif #endif
@@ -581,11 +582,12 @@
* activity indicators. These signals can be used to connect to a 10/100/1000 * activity indicators. These signals can be used to connect to a 10/100/1000
* BaseT RJ45 connector integrated on the main board. * BaseT RJ45 connector integrated on the main board.
* *
* The KSZ9021/31 interrupt is available on PB35 INT_GETH0 * The KSZ9021/31 interrupt is available on PB35 INT_GETH0. The sense of
* the interrupt is configurable but is, by default, active low.
*/ */
#define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ #define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOB | PIO_PIN25) PIO_INT_FALLING | PIO_PORT_PIOB | PIO_PIN25)
#define IRQ_INT_ETH0 SAM_IRQ_PB25 #define IRQ_INT_ETH0 SAM_IRQ_PB25
#endif #endif
configs/sama5d4-ek/src/sama5d4-ek.h
+6 -3
View File
@@ -744,18 +744,21 @@
* enabled via LCD_ETH1_CONFIG when an LCD is detected: * enabled via LCD_ETH1_CONFIG when an LCD is detected:
* *
* - LCD_ETH1_CONFIG = 0: LCD 5v disable * - LCD_ETH1_CONFIG = 0: LCD 5v disable
* - LCD_ETH1_CONFIG = 1 & LCD_DETECT# =0: LCD 5v enable * - LCD_ETH1_CONFIG = 1 & LCD_DETECT# =0: LCD 5v enable.
*
* The sense of KSZ8081 interrupt is configurable but is, by default, active
* low.
*/ */
#ifdef CONFIG_SAMA5_EMAC0 #ifdef CONFIG_SAMA5_EMAC0
# define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ # define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN1) PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN1)
# define IRQ_INT_ETH0 SAM_IRQ_PE1 # define IRQ_INT_ETH0 SAM_IRQ_PE1
#endif #endif
#ifdef CONFIG_SAMA5_EMAC1 #ifdef CONFIG_SAMA5_EMAC1
# define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ # define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \
PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN2) PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN2)
# define IRQ_INT_ETH1 SAM_IRQ_PE2 # define IRQ_INT_ETH1 SAM_IRQ_PE2
#endif #endif
#endif #endif