xtensa: Fix typos and comments

This commit is contained in:
YAMAMOTO Takashi
2020-02-28 18:06:00 +09:00
committed by Abdelatif Guettouche
parent 5f41c94e56
commit 119a38ce10
7 changed files with 9 additions and 9 deletions
+3 -3
View File
@@ -85,8 +85,8 @@
*
* This function is called directly by interrupt handling logic and from
* xtensa_context_save() below with interrupts disabled. In either calling
* context, caller saves saves PC, PS, A0, A1 (SP), and A2. This
* logic also executes indirectly from xtena_context_save() by falling
* context, caller saves PC, PS, A0, A1 (SP), and A2. This
* logic also executes indirectly from xtensa_context_save() by falling
* through from above.
*
* The counterpart to this function is _xtensa_context_restore().
@@ -158,7 +158,7 @@ _xtensa_context_save:
* as of now, overlays only work for windowed calling ABI.
*/
#error Overly support is not implemented
#error Overlay support is not implemented
#endif
s32i a0, a2, (4 * REG_TMP0) /* Save return address */
@@ -1,5 +1,5 @@
/****************************************************************************
* arch/xtensa/src/common/arm_releasepending.c
* arch/xtensa/src/common/xtensa_releasepending.c
*
* Copyright (C) 2016 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
@@ -1,5 +1,5 @@
/****************************************************************************
* arch/xtensa/src/common/arm_reprioritizertr.c
* arch/xtensa/src/common/xtensa_reprioritizertr.c
*
* Copyright (C) 2016 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
@@ -1,5 +1,5 @@
/****************************************************************************
* arch/xtensa/src/common/arm_schedulesigaction.c
* arch/xtensa/src/common/xtensa_schedulesigaction.c
*
* Copyright (C) 2016-2018 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
+1 -1
View File
@@ -1,5 +1,5 @@
/****************************************************************************
* arch/xtensa/src/common/arm_sigdeliver.c
* arch/xtensa/src/common/xtensa_sigdeliver.c
*
* Copyright (C) 2016, 2018-2019 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
+1 -1
View File
@@ -1,5 +1,5 @@
/****************************************************************************
* arch/xtensa/src/common/arm_unblocktask.c
* arch/xtensa/src/common/xtensa_unblocktask.c
*
* Copyright (C) 2016 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
+1 -1
View File
@@ -239,7 +239,7 @@ SMP
Open Issues:
1. Cache Issues. I have not though about this yet, but certainly caching is
1. Cache Issues. I have not thought about this yet, but certainly caching is
an issue in an SMP system:
- Cache coherency. Are there separate caches for each CPU? Or a single