Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-05-23 03:25:36 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

GP-1409 implemented code review suggestion

Browse Source 
GP-1409 minor improvements to RISCV spec
This commit is contained in:
James
2021-11-05 09:36:43 -04:00
parent 5e5b0790ad
commit ef78846212
2 changed files with 12 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ghidra/Processors/RISCV/data/languages/riscv.ldefs
+11
View File
@@ -13,6 +13,7 @@
<description>RISC-V 64 little base</description>
<compiler name="gcc" spec="riscv64.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv64.dwarf"/>
<external_name tool="gnu" name="riscv:rv64"/>
</language>
<language processor="RISCV"
endian="little"
@@ -25,6 +26,7 @@
<description>RISC-V 64 little base compressed</description>
<compiler name="gcc" spec="riscv64.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv64.dwarf"/>
<external_name tool="gnu" name="riscv:rv64"/>
</language>
<language processor="RISCV"
endian="little"
@@ -37,6 +39,7 @@
<description>RISC-V 64 little general purpose</description>
<compiler name="gcc" spec="riscv64-fp.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv64.dwarf"/>
<external_name tool="gnu" name="riscv:rv64"/>
</language>
<language processor="RISCV"
endian="little"
@@ -48,6 +51,7 @@
id="RISCV:LE:64:RV64GC">
<description>RISC-V 64 little general purpose compressed</description>
<compiler name="gcc" spec="riscv64-fp.cspec" id="gcc"/>
<external_name tool="gnu" name="riscv:rv64"/>
<external_name tool="DWARF.register.mapping.file" name="riscv64.dwarf"/>
</language>
<language processor="RISCV"
@@ -61,6 +65,7 @@
<description>RISC-V 32 little default</description>
<compiler name="gcc" spec="riscv64-fp.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv64.dwarf"/>
<external_name tool="gnu" name="riscv:rv64"/>
</language>
<language processor="RISCV"
endian="little"
@@ -73,6 +78,7 @@
<description>RISC-V 32 little base</description>
<compiler name="gcc" spec="riscv32.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
<external_name tool="gnu" name="riscv:rv32"/>
</language>
<language processor="RISCV"
endian="little"
@@ -85,6 +91,7 @@
<description>RISC-V 32 little base compressed</description>
<compiler name="gcc" spec="riscv32.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
<external_name tool="gnu" name="riscv:rv32"/>
</language>
<language processor="RISCV"
endian="little"
@@ -97,6 +104,7 @@
<description>RISC-V 32 little base compressed</description>
<compiler name="gcc" spec="riscv32.cspec" id="gcc"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
<external_name tool="gnu" name="riscv:rv32"/>
</language>
<language processor="RISCV"
endian="little"
@@ -108,6 +116,7 @@
id="RISCV:LE:32:RV32G">
<description>RISC-V 32 little general purpose</description>
<compiler name="gcc" spec="riscv32-fp.cspec" id="gcc"/>
<external_name tool="gnu" name="riscv:rv32"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
</language>
<language processor="RISCV"
@@ -120,6 +129,7 @@
id="RISCV:LE:32:RV32GC">
<description>RISC-V 32 little general purpose compressed</description>
<compiler name="gcc" spec="riscv32-fp.cspec" id="gcc"/>
<external_name tool="gnu" name="riscv:rv32"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
</language>
<language processor="RISCV"
@@ -132,6 +142,7 @@
id="RISCV:LE:32:default">
<description>RISC-V 32 little default</description>
<compiler name="gcc" spec="riscv32-fp.cspec" id="gcc"/>
<external_name tool="gnu" name="riscv:rv32"/>
<external_name tool="DWARF.register.mapping.file" name="riscv32.dwarf"/>
</language>
Ghidra/Processors/RISCV/data/languages/riscv.table.sinc
+1 -1
View File
@@ -31,7 +31,7 @@ rs3: r2731 is r2731 { export r2731; }
rs3: zero is zero & op2731=0 { export 0:$(XLEN); }
rd: r0711 is r0711 { export r0711; }
rd: zero is r0711 & zero & op0711=0 { export 0:$(XLEN); }
rd: zero is r0711 & zero & op0711=0 { local tempZero:$(XLEN) = 0; export tempZero; }
rdDst: r0711 is r0711 { export r0711; }