Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-05-24 03:09:36 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

minor tweaks

Browse Source
This commit is contained in:
James
2024-03-18 17:14:15 +00:00
parent 3c11e8f59f
commit 68270ac6d9
2 changed files with 2 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ghidra/Processors/TI_MSP430/data/languages/TI430Common.sinc
-4
View File
@@ -1434,7 +1434,6 @@ OFFSET_10BIT: offset10 is off16 [offset10 = inst_start + 2 + off16 * 2; ]
res_nibble3 = (res_nibble3 - carry_nibble3 * 10) & 0xf;
tmp_res:2 = (res_nibble3 << 12) + (res_nibble2 << 8) + (res_nibble1 << 4) + res_nibble0;
$(OVERFLOW) = ((0x0 s<= DEST_W_AD) && (tmp_res s< 0x0)); # Undefined in documentation, but this behaviour observed for MSP430FR5994
DEST_W_AD = tmp_res;
build tbl_wzero;
@@ -1462,7 +1461,6 @@ OFFSET_10BIT: offset10 is off16 [offset10 = inst_start + 2 + off16 * 2; ]
res_nibble1 = (res_nibble1 - carry_nibble1 * 10) & 0xf;
tmp_res:1 = (res_nibble1 << 4) + res_nibble0;
$(OVERFLOW) = ((0x0 s<= DEST_B_AD) && (tmp_res s< 0x0)); # Undefined in documentation, but this behaviour observed for MSP430FR5994
DEST_B_AD = tmp_res;
build tbl_bzero;
@@ -1506,7 +1504,6 @@ OFFSET_10BIT: offset10 is off16 [offset10 = inst_start + 2 + off16 * 2; ]
res_nibble3 = (res_nibble3 - carry_nibble3 * 10) & 0xf;
tmp_res:2 = (res_nibble3 << 12) + (res_nibble2 << 8) + (res_nibble1 << 4) + res_nibble0;
$(OVERFLOW) = ((DEST_W_AD s< 0x0) && (SRC_W_AS s< 0x0) && (0x0 s<= tmp_res)) || ((0x0 s<= DEST_W_AD) && (0x0 s<= SRC_W_AS) && (tmp_res s< 0x0)); # Undefined in ISA, but this behaviour observed for MSP430FR5994
DEST_W_AD = tmp_res;
build tbl_wzero;
@@ -1537,7 +1534,6 @@ OFFSET_10BIT: offset10 is off16 [offset10 = inst_start + 2 + off16 * 2; ]
res_nibble1 = (res_nibble1 - carry_nibble1 * 10) & 0xf;
tmp_res:1 = (res_nibble1 << 4) + res_nibble0;
$(OVERFLOW) = ((DEST_B_AD s< 0x0) && (SRC_B_AS s< 0x0) && (0x0 s<= tmp_res)) || ((0x0 s<= DEST_B_AD) && (0x0 s<= SRC_B_AS) && (tmp_res s< 0x0)); # Undefined in ISA, but this behaviour observed for MSP430FR5994
DEST_B_AD = tmp_res;
build tbl_bzero;
Ghidra/Processors/TI_MSP430/data/languages/TI430X.sinc
+2
View File
@@ -1678,6 +1678,8 @@ macro wzero(full, word)
goto <top>;
}
define pcodeop bcd_add;
:DADCX.B DST8_0_4 is ctx_haveext=4 & op16_12_4=0xA & src16_8_4=0x3 & as=0x0 & bow=1 & ctx_al=1 & postIncrementStore & DST8_0_4 & reg_Direct16_0_4 & repeat_carry {
<top>
build repeat_carry;