Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-05-09 20:18:01 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge remote-tracking branch

Browse Source 
'origin/GP-6591_ghidorahrex_pic18_destreg_fix' into Ghidra_12.1
(Closes #9051)
This commit is contained in:
Ryan Kurtz
2026-04-29 06:19:12 -04:00
parent a0508a5714 aeba87ccee
commit 3a297ef115
1 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ghidra/Processors/PIC/data/languages/pic18_instructions.sinc
+7 -2
View File
@@ -348,6 +348,11 @@ srcREG: "PC" is a=0 & f8=0xf9 {
export PCL;
}
dfLoc: f8 is a=1 & f8 { # (Banked mode)
addr:2 = (zext(BSR) << 8) + f8;
export *[DATA]:1 addr;
}
dfLoc: f8 is a=0 & f8_57=0x0 & f8 { export *[DATA]:1 f8; } # 0x00-0x1f (Access mode)
dfLoc: f8 is a=0 & f8_57=0x1 & f8 { export *[DATA]:1 f8; } # 0x20-0x3f (Access mode)
dfLoc: f8 is a=0 & f8_57=0x2 & f8 { export *[DATA]:1 f8; } # 0x40-0x5f (Access mode)
@@ -468,8 +473,8 @@ dfLoc: freg is a=0 & f8=0xdb & freg {
# Destination operand representation (w: W register is destination; f: specified fREG is destination)
# Destination register (either srcREG or WREG)
destREG: "0" is d=0 { export WREG; }
destREG: "1" is d=1 & dfLoc { export dfLoc; }
destREG: "w" is d=0 { export WREG; }
destREG: "f" is d=1 & dfLoc { export dfLoc; }
# Source File Registers specified by a 12-bit absolute offsets within 32-bit instriction
srcREG32: fs is fs { export *[DATA]:1 fs; } # 0x000-0xeff