Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-05-26 19:33:44 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge remote-tracking branch

Browse Source 
'origin/GP-758_ghidorahrex_PR-2651_miek_68000_byte_SP' (Closes #1709,
Closes #2651)
This commit is contained in:
ghidra1
2021-03-10 12:57:39 -05:00
parent 56a59e8a29 ad1c5d7819
commit 399dd9484f
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ghidra/Processors/68000/data/languages/68000.sinc
+5 -1
View File
@@ -417,7 +417,9 @@ eaw: "#"^d16 is mode=7 & regan=4; d16 { export *[const]:2 d16; }
eab: regdnb is mode=0 & regdnb { export regdnb; }
eab: reganb is mode=1 & reganb { export reganb; }
eab: (regan) is mode=2 & regan { export *:1 regan; }
eab: (regan)+ is mode=3 & regan & regan=7 { local tmp = regan; regan = regan + 2; export *:1 tmp; }
eab: (regan)+ is mode=3 & regan { local tmp = regan; regan = regan + 1; export *:1 tmp; }
eab: -(regan) is mode=4 & regan & regan=7 { regan = regan - 2; export *:1 regan; }
eab: -(regan) is mode=4 & regan { regan = regan - 1; export *:1 regan; }
eab: (d16,regan) is mode=5 & regan; d16 { local tmp = regan + d16; export *:1 tmp; }
eab: (extw) is mode=6 & regan; extw [ pcmode=0; regtfan=regan; ] { build extw; export *:1 extw; }
@@ -488,11 +490,13 @@ e2w: (d32)".l" is savmod2=7 & regsan=1; d32 { export *:2 d32; }
e2w: "#"^d16 is savmod2=7 & regsan=4; d16 { export *[const]:2 d16; }
# size=byte
# NB- TODO- Manual says that if in predecrement or postincrement mode and the res is the SP, then must inc/dec by 2, not by 1
# NB- Manual says that if in predecrement or postincrement mode and the res is the SP, then must inc/dec by 2, not by 1
e2b: regsdnb is savmod2=0 & regsdnb { export regsdnb; }
e2b: regsanb is savmod2=1 & regsanb { export regsanb; }
e2b: (regsan) is savmod2=2 & regsan { export *:1 regsan; }
e2b: (regsan)+ is savmod2=3 & regsan & regsan=7 { local tmp = regsan; regsan = regsan + 2; export *:1 tmp; }
e2b: (regsan)+ is savmod2=3 & regsan { local tmp = regsan; regsan = regsan + 1; export *:1 tmp; }
e2b: -(regsan) is savmod2=4 & regsan & regsan=7 { regsan = regsan - 2; export *:1 regsan; }
e2b: -(regsan) is savmod2=4 & regsan { regsan = regsan - 1; export *:1 regsan; }
e2b: (d16,regsan) is savmod2=5 & regsan; d16 { local tmp = regsan + d16; export *:1 tmp; }
e2b: (extw) is savmod2=6; extw [ pcmode=0; eanum=1; ] { build extw; export *:1 extw; }