mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-08-21 03:38:34 +08:00
This fixes some issues in the Xilinx support code that are critical to support the Cortex-R5F cores present in my Xilinx SoCs. The imported Cortex-R5 xil_cache.c matches the existing information in bsps/shared/xil/VERSION.