mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-08-28 11:02:35 +08:00
In _ARMV4_Exception_fiq_default, set the F bit of the SPSR so that when it gets loaded back to the CPSR in save_more_context it won't re-enable the FIQs. Tested on a TMS570LS3137.