mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2025-12-20 03:05:47 +08:00
This adds Xilinx's driver for the Xilinx NAND controller embedded in the ZynqMP SoC. Within that device alone, it is possible to access this peripheral from MicroBlaze, ARMv7, and ARMv8 cores. This has been added to the hardware ZynqMP BSPs since QEMU does not support emulation of this peripheral. This driver supports polled operation only. The imported files are and should be able to remain unmodified. Import information is kept in bsps/shared/dev/nand/VERSION.
48 lines
1.5 KiB
C
48 lines
1.5 KiB
C
/******************************************************************************
|
|
* Copyright (C) 2015 - 2022 Xilinx, Inc. All rights reserved.
|
|
* SPDX-License-Identifier: MIT
|
|
******************************************************************************/
|
|
|
|
/*****************************************************************************/
|
|
/**
|
|
*
|
|
* @file xnandpsu_g.c
|
|
* @addtogroup nandpsu_v1_10
|
|
* @{
|
|
*
|
|
* This file contains a configuration table where each entry is a configuration
|
|
* structure for an XNandPsu device in the system.
|
|
*
|
|
* <pre>
|
|
* MODIFICATION HISTORY:
|
|
*
|
|
* Ver Who Date Changes
|
|
* ----- ---- ---------- -----------------------------------------------
|
|
* 1.0 nm 05/06/2014 First release
|
|
* 1.0 nm 06/02/2014 Changed the copyright to new copyright
|
|
* </pre>
|
|
*
|
|
******************************************************************************/
|
|
|
|
/***************************** Include Files ********************************/
|
|
#include "xparameters.h"
|
|
#include "xnandpsu.h"
|
|
/************************** Constant Definitions ****************************/
|
|
|
|
/**************************** Type Definitions ******************************/
|
|
|
|
/***************** Macros (Inline Functions) Definitions ********************/
|
|
|
|
/************************** Variable Definitions ****************************/
|
|
|
|
/**
|
|
* Each XNandPsu device in the system has an entry in this table.
|
|
*/
|
|
XNandPsu_Config XNandPsu_ConfigTable[] = {
|
|
{
|
|
0U,
|
|
(u32)XPAR_XNANDPSU_0_BASEADDR
|
|
}
|
|
};
|
|
/** @} */
|