mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-08-24 06:58:26 +08:00
At least on GICv1 the interrupts 0 up to including 31 are so called Peripheral Private Interrupts (PPIs). We have to initialize the priority of the PPIs on secondary processors.