mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-08-25 01:18:51 +08:00
Daniel Hellstrom
d6f1ec91b6
The last optimization missed was incorrect in regards to PSR write instruction delay must be 3 instructions. New optimizations: * align to 32-byte cache line. * rearrange code into three "blocks" of 4 instructions that is executed by syscall 2 and 3. This is to optimize for 16/32 byte cache lines. * use delay-slot instruction in trap table to reduce by one instruction. * use the fact that "wr %PSR" implements XOR to reduce by one instruction.