mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-09-03 19:16:16 +08:00
The interrupt context save is now done in the BSP. This avoids an issue where a register is modified by the interrupt handler before it is saved. Specifically, the MSR register was modified by the `addi` instruction in the interrupt handler before the MSR was saved. This caused the MSR to be saved with the wrong value. Closes #4962