mirror of
https://gitlab.rtems.org/rtems/rtos/rtems.git
synced 2026-03-25 11:43:10 +08:00
The STM32F4 USART data register supports up to 9-bit data when CR1.M is set. The current DR macros mask only bits [7:0], which truncates the MSB in 9-bit mode. Extend the field width to [8:0] to match the hardware definition while remaining compatible with 8-bit mode.