Mirrors_Framework/rtems
1
0
Fork 0
mirror of https://gitlab.rtems.org/rtems/rtos/rtems.git synced 2026-09-21 19:54:10 +08:00
Code Issues Packages Projects Releases Wiki Activity

arm: Fix cache support for ARM926EJ-S

Browse Source 
The ARM926EJ-S is an ARMv5T architecture processor and lacks some
features of ARMv6 processors such as the ARM1176JZF-S.

Close #4940.
This commit is contained in:
Sebastian Huber
2023-08-10 08:34:34 +02:00
parent 52e595104c
commit ffec9f96fc
2 changed files with 48 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
bsps/arm/shared/cache/cache-cp15.c
Vendored
+26
View File
@@ -200,6 +200,7 @@ static inline void _CPU_cache_disable_instruction(void)
rtems_interrupt_local_enable(level);
}
#if __ARM_ARCH >= 6
static inline size_t arm_cp15_get_cache_size(
uint32_t level,
uint32_t which
@@ -238,5 +239,30 @@ static inline size_t _CPU_cache_get_instruction_cache_size(uint32_t level)
{
return arm_cp15_get_cache_size(level, ARM_CP15_CACHE_CSS_ID_INSTRUCTION);
}
#else
static inline size_t _CPU_cache_get_data_cache_size(uint32_t level)
{
uint32_t cache_type;
if (level > 0) {
return 0;
}
cache_type = arm_cp15_get_cache_type();
return 1U << (((cache_type >> (12 + 6)) & 0xf) + 9);
}
static inline size_t _CPU_cache_get_instruction_cache_size(uint32_t level)
{
uint32_t cache_type;
if (level > 0) {
return 0;
}
cache_type = arm_cp15_get_cache_type();
return 1U << (((cache_type >> (0 + 6)) & 0xf) + 9);
}
#endif
#include "../../shared/cache/cacheimpl.h"