From f9ab9d586857adab254b97642e7a218812d322fd Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Wed, 4 Mar 2020 23:04:52 +0800
Subject: [PATCH 01/83] Fixed wrong output information

to -> too
---
 components/drivers/wlan/wlan_dev.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/drivers/wlan/wlan_dev.c b/components/drivers/wlan/wlan_dev.c
index 4241476a2b..1d17a8ca59 100644
--- a/components/drivers/wlan/wlan_dev.c
+++ b/components/drivers/wlan/wlan_dev.c
@@ -150,7 +150,7 @@ rt_err_t rt_wlan_dev_ap_start(struct rt_wlan_device *device, struct rt_wlan_info
     if ((password_len > RT_WLAN_PASSWORD_MAX_LENGTH) ||
             (info->ssid.len > RT_WLAN_SSID_MAX_LENGTH))
     {
-        LOG_E("L:%d password or ssid is to long", __LINE__);
+        LOG_E("L:%d password or ssid is too long", __LINE__);
         return -RT_ERROR;
     }
 

From 39538e036bb317ebe147416bf0f9ad57940c7694 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Wed, 4 Mar 2020 23:13:45 +0800
Subject: [PATCH 02/83] Fixed wrong output information

to ->too
---
 components/drivers/wlan/wlan_dev.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/drivers/wlan/wlan_dev.c b/components/drivers/wlan/wlan_dev.c
index 1d17a8ca59..53b6138e99 100644
--- a/components/drivers/wlan/wlan_dev.c
+++ b/components/drivers/wlan/wlan_dev.c
@@ -102,7 +102,7 @@ rt_err_t rt_wlan_dev_connect(struct rt_wlan_device *device, struct rt_wlan_info
     if ((password_len > RT_WLAN_PASSWORD_MAX_LENGTH) ||
             (info->ssid.len > RT_WLAN_SSID_MAX_LENGTH))
     {
-        LOG_E("L:%d password or ssid is to long", __LINE__);
+        LOG_E("L:%d password or ssid is too long", __LINE__);
         return -RT_ERROR;
     }
     rt_memset(&sta_info, 0, sizeof(struct rt_sta_info));
@@ -530,7 +530,7 @@ rt_err_t rt_wlan_dev_scan(struct rt_wlan_device *device, struct rt_wlan_info *in
     {
         if (info->ssid.len > RT_WLAN_SSID_MAX_LENGTH)
         {
-            LOG_E("L:%d ssid is to long", __LINE__);
+            LOG_E("L:%d ssid is too long", __LINE__);
             return -RT_EINVAL;
         }
         rt_memcpy(&scan_info.ssid, &info->ssid, sizeof(rt_wlan_ssid_t));

From dfcd38b74df749055c9dc8ea5ff4b8c632de1ce9 Mon Sep 17 00:00:00 2001
From: yangjie <yangjiexaut@126.com>
Date: Tue, 7 Apr 2020 13:35:09 +0800
Subject: [PATCH 03/83] [components][dataqueue]add rt_data_queue_deinit

---
 components/drivers/include/ipc/dataqueue.h |  2 +
 components/drivers/src/dataqueue.c         | 46 ++++++++++++++++++++++
 2 files changed, 48 insertions(+)

diff --git a/components/drivers/include/ipc/dataqueue.h b/components/drivers/include/ipc/dataqueue.h
index f584c267bf..eb2fcd90cc 100644
--- a/components/drivers/include/ipc/dataqueue.h
+++ b/components/drivers/include/ipc/dataqueue.h
@@ -25,6 +25,7 @@ struct rt_data_queue
     rt_uint16_t size;
     rt_uint16_t lwm;
     rt_bool_t   waiting_lwm;
+    rt_bool_t   is_init;
 
     rt_uint16_t get_index;
     rt_uint16_t put_index;
@@ -57,5 +58,6 @@ rt_err_t rt_data_queue_peak(struct rt_data_queue *queue,
                             const void          **data_ptr,
                             rt_size_t            *size);
 void rt_data_queue_reset(struct rt_data_queue *queue);
+rt_err_t rt_data_queue_deinit(struct rt_data_queue *queue);
 
 #endif
diff --git a/components/drivers/src/dataqueue.c b/components/drivers/src/dataqueue.c
index 7553986b9f..219acb9ac8 100644
--- a/components/drivers/src/dataqueue.c
+++ b/components/drivers/src/dataqueue.c
@@ -31,6 +31,7 @@ rt_data_queue_init(struct rt_data_queue *queue,
 
     queue->size = size;
     queue->lwm = lwm;
+    queue->is_init = RT_TRUE;
 
     queue->get_index = 0;
     queue->put_index = 0;
@@ -57,6 +58,11 @@ rt_err_t rt_data_queue_push(struct rt_data_queue *queue,
     rt_thread_t thread;
     rt_err_t    result;
     
+    if(queue->is_init != RT_TRUE)
+    {
+        return RT_ERROR;
+    }
+    
     RT_ASSERT(queue != RT_NULL);
 
     result = RT_EOK;
@@ -145,6 +151,11 @@ rt_err_t rt_data_queue_pop(struct rt_data_queue *queue,
     rt_ubase_t  level;
     rt_thread_t thread;
     rt_err_t    result;
+    
+    if(queue->is_init != RT_TRUE)
+    {
+        return RT_ERROR;
+    }
 
     RT_ASSERT(queue != RT_NULL);
     RT_ASSERT(data_ptr != RT_NULL);
@@ -244,6 +255,11 @@ rt_err_t rt_data_queue_peak(struct rt_data_queue *queue,
                             rt_size_t *size)
 {
     rt_ubase_t  level;
+    
+    if(queue->is_init != RT_TRUE)
+    {
+        return RT_ERROR;
+    }
 
     RT_ASSERT(queue != RT_NULL);
 
@@ -269,6 +285,11 @@ void rt_data_queue_reset(struct rt_data_queue *queue)
 {
     struct rt_thread *thread;
     register rt_ubase_t temp;
+    
+    if(queue->is_init != RT_TRUE)
+    {
+        return;
+    }
 
     rt_enter_critical();
     /* wakeup all suspend threads */
@@ -325,3 +346,28 @@ void rt_data_queue_reset(struct rt_data_queue *queue)
     rt_schedule();
 }
 RTM_EXPORT(rt_data_queue_reset);
+
+rt_err_t rt_data_queue_deinit(struct rt_data_queue *queue)
+{
+    rt_ubase_t level;
+
+    if(queue->is_init != RT_TRUE)
+    {
+        return RT_ERROR;
+    }
+    
+    RT_ASSERT(queue != RT_NULL);
+
+    level = rt_hw_interrupt_disable();
+
+    /* wakeup all suspend threads */
+    rt_data_queue_reset(queue);
+
+    queue->is_init = RT_FALSE;
+    rt_free(queue->queue);
+    
+    rt_hw_interrupt_enable(level);
+
+    return RT_EOK;
+}
+RTM_EXPORT(rt_data_queue_deinit);

From ebfba4974cbdc95c3bc611cfc43930c762799240 Mon Sep 17 00:00:00 2001
From: jch12138 <jch12138@gmail.com>
Date: Tue, 7 Apr 2020 20:19:33 +0800
Subject: [PATCH 04/83] add clear

---
 components/finsh/cmd.c | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/components/finsh/cmd.c b/components/finsh/cmd.c
index 48a629961b..9743bfd18b 100644
--- a/components/finsh/cmd.c
+++ b/components/finsh/cmd.c
@@ -29,6 +29,7 @@
  * 2018-11-22     Jesven       list_thread add smp support
  * 2018-12-27     Jesven       Fix the problem that disable interrupt too long in list_thread 
  *                             Provide protection for the "first layer of objects" when list_*
+ * 2020-04-07     chenhui      add clear 
  */
 
 #include <rthw.h>
@@ -48,6 +49,15 @@ long hello(void)
 }
 FINSH_FUNCTION_EXPORT(hello, say hello world);
 
+long clear(void)
+{
+    rt_kprintf("\x1b[2J\x1b[H");
+
+    return 0;
+}
+FINSH_FUNCTION_EXPORT(clear,clear the terminal screen);
+MSH_CMD_EXPORT(clear,clear the terminal screen);
+
 extern void rt_show_version(void);
 long version(void)
 {

From 1d7b34f471171c94605cb95b739562d2dff664c7 Mon Sep 17 00:00:00 2001
From: yangjie <yangjiexaut@126.com>
Date: Wed, 8 Apr 2020 11:05:37 +0800
Subject: [PATCH 05/83] =?UTF-8?q?[components][dataqueue]=E4=BF=AE=E6=94=B9?=
 =?UTF-8?q?is=5Finit=E4=B8=BAmagic=E6=95=B0?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 components/drivers/include/ipc/dataqueue.h |  3 +-
 components/drivers/src/dataqueue.c         | 37 ++++++----------------
 2 files changed, 12 insertions(+), 28 deletions(-)

diff --git a/components/drivers/include/ipc/dataqueue.h b/components/drivers/include/ipc/dataqueue.h
index eb2fcd90cc..d90be76ffb 100644
--- a/components/drivers/include/ipc/dataqueue.h
+++ b/components/drivers/include/ipc/dataqueue.h
@@ -22,10 +22,11 @@ struct rt_data_item;
 /* data queue implementation */
 struct rt_data_queue
 {
+    rt_uint32_t magic;
+
     rt_uint16_t size;
     rt_uint16_t lwm;
     rt_bool_t   waiting_lwm;
-    rt_bool_t   is_init;
 
     rt_uint16_t get_index;
     rt_uint16_t put_index;
diff --git a/components/drivers/src/dataqueue.c b/components/drivers/src/dataqueue.c
index 219acb9ac8..5a802c0711 100644
--- a/components/drivers/src/dataqueue.c
+++ b/components/drivers/src/dataqueue.c
@@ -13,6 +13,8 @@
 #include <rtdevice.h>
 #include <rthw.h>
 
+#define DATAQUEUE_MAGIC  0xbead0e0e
+
 struct rt_data_item
 {
     const void *data_ptr;
@@ -29,9 +31,9 @@ rt_data_queue_init(struct rt_data_queue *queue,
 
     queue->evt_notify = evt_notify;
 
+    queue->magic = DATAQUEUE_MAGIC;
     queue->size = size;
     queue->lwm = lwm;
-    queue->is_init = RT_TRUE;
 
     queue->get_index = 0;
     queue->put_index = 0;
@@ -58,11 +60,7 @@ rt_err_t rt_data_queue_push(struct rt_data_queue *queue,
     rt_thread_t thread;
     rt_err_t    result;
     
-    if(queue->is_init != RT_TRUE)
-    {
-        return RT_ERROR;
-    }
-    
+    RT_ASSERT(queue->magic == DATAQUEUE_MAGIC);
     RT_ASSERT(queue != RT_NULL);
 
     result = RT_EOK;
@@ -152,11 +150,7 @@ rt_err_t rt_data_queue_pop(struct rt_data_queue *queue,
     rt_thread_t thread;
     rt_err_t    result;
     
-    if(queue->is_init != RT_TRUE)
-    {
-        return RT_ERROR;
-    }
-
+    RT_ASSERT(queue->magic == DATAQUEUE_MAGIC);
     RT_ASSERT(queue != RT_NULL);
     RT_ASSERT(data_ptr != RT_NULL);
     RT_ASSERT(size != RT_NULL);
@@ -256,11 +250,7 @@ rt_err_t rt_data_queue_peak(struct rt_data_queue *queue,
 {
     rt_ubase_t  level;
     
-    if(queue->is_init != RT_TRUE)
-    {
-        return RT_ERROR;
-    }
-
+    RT_ASSERT(queue->magic == DATAQUEUE_MAGIC);
     RT_ASSERT(queue != RT_NULL);
 
     level = rt_hw_interrupt_disable();
@@ -286,11 +276,8 @@ void rt_data_queue_reset(struct rt_data_queue *queue)
     struct rt_thread *thread;
     register rt_ubase_t temp;
     
-    if(queue->is_init != RT_TRUE)
-    {
-        return;
-    }
-
+    RT_ASSERT(queue->magic == DATAQUEUE_MAGIC);
+    
     rt_enter_critical();
     /* wakeup all suspend threads */
 
@@ -351,11 +338,7 @@ rt_err_t rt_data_queue_deinit(struct rt_data_queue *queue)
 {
     rt_ubase_t level;
 
-    if(queue->is_init != RT_TRUE)
-    {
-        return RT_ERROR;
-    }
-    
+    RT_ASSERT(queue->magic == DATAQUEUE_MAGIC);
     RT_ASSERT(queue != RT_NULL);
 
     level = rt_hw_interrupt_disable();
@@ -363,7 +346,7 @@ rt_err_t rt_data_queue_deinit(struct rt_data_queue *queue)
     /* wakeup all suspend threads */
     rt_data_queue_reset(queue);
 
-    queue->is_init = RT_FALSE;
+    queue->magic = 0;
     rt_free(queue->queue);
     
     rt_hw_interrupt_enable(level);

From 00b10f7dedca01fe4c67474c2808a74c4e7c6135 Mon Sep 17 00:00:00 2001
From: wangyq2018 <wyquan2013@163.com>
Date: Thu, 9 Apr 2020 16:06:37 +0800
Subject: [PATCH 06/83] fixed i2c bug, change i2c_dbg() to LOG_E()

---
 bsp/essemi/es32f0271/drivers/drv_i2c.c | 8 ++++----
 bsp/essemi/es32f0334/drivers/drv_i2c.c | 8 ++++----
 bsp/essemi/es32f0654/drivers/drv_i2c.c | 8 ++++----
 3 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/bsp/essemi/es32f0271/drivers/drv_i2c.c b/bsp/essemi/es32f0271/drivers/drv_i2c.c
index 5d863fc447..fb4f79de09 100644
--- a/bsp/essemi/es32f0271/drivers/drv_i2c.c
+++ b/bsp/essemi/es32f0271/drivers/drv_i2c.c
@@ -8,9 +8,9 @@
  * 2019-10-23     yuzrain       the first version
  */
 
-#include <rthw.h>
 #include <rtthread.h>
 #include <rtdevice.h>
+#include <rtdbg.h>
 #include "board.h"
 #include "drv_i2c.h"
 #include "md_i2c.h"
@@ -159,7 +159,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (__i2c_master_recv(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -167,7 +167,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (__i2c_master_send(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -176,7 +176,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
     ret = i;
 
 out:
-    i2c_dbg("send stop condition\n");
+    LOG_E("send stop condition\n");
 
     return ret;
 }
diff --git a/bsp/essemi/es32f0334/drivers/drv_i2c.c b/bsp/essemi/es32f0334/drivers/drv_i2c.c
index 2b520f437a..6e83000914 100644
--- a/bsp/essemi/es32f0334/drivers/drv_i2c.c
+++ b/bsp/essemi/es32f0334/drivers/drv_i2c.c
@@ -9,9 +9,9 @@
  * 2019-11-01     wangyq        update libraries
  */
 
-#include <rthw.h>
 #include <rtthread.h>
 #include <rtdevice.h>
+#include <rtdbg.h>
 #include "board.h"
 #include "drv_i2c.h"
 #include <ald_i2c.h>
@@ -84,7 +84,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (ald_i2c_master_recv(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -92,7 +92,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (ald_i2c_master_send(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -101,7 +101,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
     ret = i;
 
 out:
-    i2c_dbg("send stop condition\n");
+    LOG_E("send stop condition\n");
 
     return ret;
 }
diff --git a/bsp/essemi/es32f0654/drivers/drv_i2c.c b/bsp/essemi/es32f0654/drivers/drv_i2c.c
index c40902047f..6fa01034bf 100644
--- a/bsp/essemi/es32f0654/drivers/drv_i2c.c
+++ b/bsp/essemi/es32f0654/drivers/drv_i2c.c
@@ -9,9 +9,9 @@
  * 2019-11-01     wangyq        update libraries
  */
 
-#include <rthw.h>
 #include <rtthread.h>
 #include <rtdevice.h>
+#include <rtdbg.h>
 #include "board.h"
 #include "drv_i2c.h"
 #include <ald_i2c.h>
@@ -84,7 +84,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (ald_i2c_master_recv(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -92,7 +92,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
         {
             if (ald_i2c_master_send(bus->priv, msg->addr << 1, msg->buf, msg->len, TIMEOUT) != 0)
             {
-                i2c_dbg("i2c bus write failed,i2c bus stop!\n");
+                LOG_E("i2c bus write failed,i2c bus stop!\n");
                 goto out;
             }
         }
@@ -101,7 +101,7 @@ static rt_size_t es32f0_master_xfer(struct rt_i2c_bus_device *bus,
     ret = i;
 
 out:
-    i2c_dbg("send stop condition\n");
+    LOG_E("send stop condition\n");
 
     return ret;
 }

From b1eb3943a3ab1e4b39574d01eb98480afabb29d1 Mon Sep 17 00:00:00 2001
From: Bernard Xiong <bernard.xiong@gmail.com>
Date: Fri, 10 Apr 2020 00:01:58 +0800
Subject: [PATCH 07/83] [Kernel] Add
 rt_object_get_length/rt_object_get_pointers APIs.

---
 include/rtthread.h |  3 ++
 src/object.c       | 87 ++++++++++++++++++++++++++++++++++++++++------
 2 files changed, 79 insertions(+), 11 deletions(-)

diff --git a/include/rtthread.h b/include/rtthread.h
index 70d4f38896..a76601a3bf 100644
--- a/include/rtthread.h
+++ b/include/rtthread.h
@@ -41,6 +41,9 @@ extern "C" {
 void rt_system_object_init(void);
 struct rt_object_information *
 rt_object_get_information(enum rt_object_class_type type);
+int rt_object_get_length(enum rt_object_class_type type);
+int rt_object_get_pointers(enum rt_object_class_type type, rt_object_t *pointers, int maxlen);
+
 void rt_object_init(struct rt_object         *object,
                     enum rt_object_class_type type,
                     const char               *name);
diff --git a/src/object.c b/src/object.c
index 4ee2f6a1a1..62d70816dc 100644
--- a/src/object.c
+++ b/src/object.c
@@ -212,7 +212,9 @@ void rt_system_object_init(void)
 /**
  * This function will return the specified type of object information.
  *
- * @param type the type of object
+ * @param type the type of object, which can be 
+ *             RT_Object_Class_Thread/Semaphore/Mutex... etc
+ *
  * @return the object type information or RT_NULL
  */
 struct rt_object_information *
@@ -227,6 +229,75 @@ rt_object_get_information(enum rt_object_class_type type)
 }
 RTM_EXPORT(rt_object_get_information);
 
+/**
+ * This function will return the length of object list in object container.
+ *
+ * @param type the type of object, which can be 
+ *             RT_Object_Class_Thread/Semaphore/Mutex... etc
+ * @return the length of object list
+ */
+int rt_object_get_length(enum rt_object_class_type type)
+{
+    int count = 0;
+    rt_ubase_t level;
+    struct rt_list_node *node = RT_NULL;
+    struct rt_object_information *information = RT_NULL;
+
+    information = rt_object_get_information((enum rt_object_class_type)type);
+    if (information == RT_NULL) return 0;
+
+    level = rt_hw_interrupt_disable();
+    /* get the count of objects */
+    rt_list_for_each(node, &(information->object_list))
+    {
+        count ++;
+    }
+    rt_hw_interrupt_enable(level);
+
+    return count;
+}
+RTM_EXPORT(rt_object_get_length);
+
+/**
+ * This function will copy the object pointer of the specified type, 
+ * with the maximum size specified by maxlen.
+ *
+ * @param type the type of object, which can be 
+ *             RT_Object_Class_Thread/Semaphore/Mutex... etc
+ * @param pointers the pointers will be saved to
+ * @param maxlen the maximum number of pointers can be saved
+ *
+ * @return the copied number of object pointers
+ */
+int rt_object_get_pointers(enum rt_object_class_type type, rt_object_t *pointers, int maxlen)
+{
+    int index = 0;
+    rt_ubase_t level;
+
+    struct rt_object *object;
+    struct rt_list_node *node = RT_NULL;
+    struct rt_object_information *information = RT_NULL;
+
+    if (maxlen <= 0) return 0;
+
+    information = rt_object_get_information((enum rt_object_class_type)type);
+    if (information == RT_NULL) return 0;
+
+    level = rt_hw_interrupt_disable();
+    /* retrieve pointer of object */
+    rt_list_for_each(node, &(information->object_list))
+    {
+        object = rt_list_entry(node, struct rt_object, list);
+
+        pointers[index] = object;
+        index ++;
+    }
+    rt_hw_interrupt_enable(level);
+
+    return index;
+}
+RTM_EXPORT(rt_object_get_pointers);
+
 /**
  * This function will initialize an object and add it to object system
  * management.
@@ -482,9 +553,10 @@ rt_object_t rt_object_find(const char *name, rt_uint8_t type)
     struct rt_list_node *node = RT_NULL;
     struct rt_object_information *information = RT_NULL;
 
+    information = rt_object_get_information((enum rt_object_class_type)type);
+
     /* parameter check */
-    if ((name == RT_NULL) || (type > RT_Object_Class_Unknown))
-        return RT_NULL;
+    if ((name == RT_NULL) || (information == RT_NULL)) return RT_NULL;
 
     /* which is invoke in interrupt status */
     RT_DEBUG_NOT_IN_INTERRUPT;
@@ -493,14 +565,7 @@ rt_object_t rt_object_find(const char *name, rt_uint8_t type)
     rt_enter_critical();
 
     /* try to find object */
-    if (information == RT_NULL)
-    {
-        information = rt_object_get_information((enum rt_object_class_type)type);
-        RT_ASSERT(information != RT_NULL);
-    }
-    for (node  = information->object_list.next;
-            node != &(information->object_list);
-            node  = node->next)
+    rt_list_for_each(node, &(information->object_list))
     {
         object = rt_list_entry(node, struct rt_object, list);
         if (rt_strncmp(object->name, name, RT_NAME_MAX) == 0)

From e0bc6b86ea2588ab4b6b7c1fd1c9386a3a86c080 Mon Sep 17 00:00:00 2001
From: Bernard Xiong <bernard.xiong@gmail.com>
Date: Fri, 10 Apr 2020 00:02:24 +0800
Subject: [PATCH 08/83] [kernel] Remove named comments.

---
 src/timer.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/timer.c b/src/timer.c
index 0034f0246c..28a5a9e494 100644
--- a/src/timer.c
+++ b/src/timer.c
@@ -488,7 +488,7 @@ rt_err_t rt_timer_control(rt_timer_t timer, int cmd, void *arg)
     case RT_TIMER_CTRL_SET_PERIODIC:
         timer->parent.flag |= RT_TIMER_FLAG_PERIODIC;
         break;
-    /* zhaoshimin 20191204 add query the timer state */    
+
     case RT_TIMER_CTRL_GET_STATE:
         if(timer->parent.flag & RT_TIMER_FLAG_ACTIVATED)
         {

From 310517b818ac4f0eb0655cf20bf4ba4543a911aa Mon Sep 17 00:00:00 2001
From: Bernard Xiong <bernard.xiong@gmail.com>
Date: Fri, 10 Apr 2020 00:02:57 +0800
Subject: [PATCH 09/83] [Kernel] Code cleanup

---
 include/rtservice.h | 14 +++++++-------
 1 file changed, 7 insertions(+), 7 deletions(-)

diff --git a/include/rtservice.h b/include/rtservice.h
index 81d6c71f17..5bd2b1c23b 100644
--- a/include/rtservice.h
+++ b/include/rtservice.h
@@ -128,21 +128,21 @@ rt_inline unsigned int rt_list_len(const rt_list_t *l)
 
 /**
  * rt_list_for_each - iterate over a list
- * @pos:	the rt_list_t * to use as a loop cursor.
- * @head:	the head for your list.
+ * @pos:    the rt_list_t * to use as a loop cursor.
+ * @head:   the head for your list.
  */
 #define rt_list_for_each(pos, head) \
     for (pos = (head)->next; pos != (head); pos = pos->next)
 
 /**
  * rt_list_for_each_safe - iterate over a list safe against removal of list entry
- * @pos:	the rt_list_t * to use as a loop cursor.
- * @n:		another rt_list_t * to use as temporary storage
- * @head:	the head for your list.
+ * @pos:    the rt_list_t * to use as a loop cursor.
+ * @n:      another rt_list_t * to use as temporary storage
+ * @head:   the head for your list.
  */
 #define rt_list_for_each_safe(pos, n, head) \
-	for (pos = (head)->next, n = pos->next; pos != (head); \
-		pos = n, n = pos->next)
+    for (pos = (head)->next, n = pos->next; pos != (head); \
+        pos = n, n = pos->next)
 
 /**
  * rt_list_for_each_entry  -   iterate over list of given type

From 36eb783fc7b28cea1f00a7876af253eb49c7f57a Mon Sep 17 00:00:00 2001
From: xupenghu_huaweipc <xupenghu@outlook.com>
Date: Fri, 10 Apr 2020 09:36:53 +0800
Subject: [PATCH 10/83] add bsp/stm32/stm32l010-st-nucleo

---
 bsp/stm32/README.md                           |    2 +
 bsp/stm32/stm32l010-st-nucleo/.config         |  364 +++
 bsp/stm32/stm32l010-st-nucleo/.gitignore      |   42 +
 bsp/stm32/stm32l010-st-nucleo/Kconfig         |   21 +
 bsp/stm32/stm32l010-st-nucleo/README.md       |  120 +
 bsp/stm32/stm32l010-st-nucleo/SConscript      |   15 +
 bsp/stm32/stm32l010-st-nucleo/SConstruct      |   60 +
 .../applications/SConscript                   |   11 +
 .../stm32l010-st-nucleo/applications/main.c   |   33 +
 .../board/CubeMX_Config/.mxproject            |   14 +
 .../board/CubeMX_Config/CubeMX_Config.ioc     |  114 +
 .../board/CubeMX_Config/Inc/main.h            |   71 +
 .../CubeMX_Config/Inc/stm32l0xx_hal_conf.h    |  302 ++
 .../board/CubeMX_Config/Inc/stm32l0xx_it.h    |   65 +
 .../board/CubeMX_Config/Src/main.c            |  238 ++
 .../CubeMX_Config/Src/stm32l0xx_hal_msp.c     |  149 +
 .../board/CubeMX_Config/Src/stm32l0xx_it.c    |  145 +
 .../CubeMX_Config/Src/system_stm32l0xx.c      |  279 ++
 bsp/stm32/stm32l010-st-nucleo/board/Kconfig   |   48 +
 .../stm32l010-st-nucleo/board/SConscript      |   34 +
 bsp/stm32/stm32l010-st-nucleo/board/board.c   |   69 +
 bsp/stm32/stm32l010-st-nucleo/board/board.h   |   50 +
 .../board/linker_scripts/link.icf             |   29 +
 .../board/linker_scripts/link.lds             |  157 +
 .../board/linker_scripts/link.sct             |   16 +
 .../stm32l010-st-nucleo/figures/board.jpg     |  Bin 0 -> 161179 bytes
 bsp/stm32/stm32l010-st-nucleo/project.ewd     | 2834 +++++++++++++++++
 bsp/stm32/stm32l010-st-nucleo/project.ewp     | 2259 +++++++++++++
 bsp/stm32/stm32l010-st-nucleo/project.eww     |   10 +
 bsp/stm32/stm32l010-st-nucleo/project.uvoptx  |  932 ++++++
 bsp/stm32/stm32l010-st-nucleo/project.uvprojx |  717 +++++
 bsp/stm32/stm32l010-st-nucleo/rtconfig.h      |  170 +
 bsp/stm32/stm32l010-st-nucleo/rtconfig.py     |  143 +
 bsp/stm32/stm32l010-st-nucleo/template.ewp    | 2031 ++++++++++++
 bsp/stm32/stm32l010-st-nucleo/template.eww    |   10 +
 bsp/stm32/stm32l010-st-nucleo/template.uvoptx |  192 ++
 .../stm32l010-st-nucleo/template.uvprojx      |  395 +++
 37 files changed, 12141 insertions(+)
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/.config
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/.gitignore
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/Kconfig
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/README.md
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/SConscript
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/SConstruct
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/applications/SConscript
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/applications/main.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/.mxproject
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/main.h
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_hal_conf.h
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_it.h
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/main.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_hal_msp.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_it.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/system_stm32l0xx.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/Kconfig
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/SConscript
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/board.c
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/board.h
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.lds
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.sct
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/figures/board.jpg
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/project.ewd
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/project.ewp
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/project.eww
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/project.uvoptx
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/project.uvprojx
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/rtconfig.h
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/rtconfig.py
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/template.ewp
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/template.eww
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/template.uvoptx
 create mode 100644 bsp/stm32/stm32l010-st-nucleo/template.uvprojx

diff --git a/bsp/stm32/README.md b/bsp/stm32/README.md
index a414e4a4c0..942e040b18 100644
--- a/bsp/stm32/README.md
+++ b/bsp/stm32/README.md
@@ -1,3 +1,4 @@
+
 # STM32 BSP 说明
 
 STM32 系列 BSP 目前支持情况如下表所示：
@@ -43,6 +44,7 @@ STM32 系列 BSP 目前支持情况如下表所示：
 | [stm32h743-st-nucleo](stm32h743-st-nucleo) | ST 官方 STM32H743-nucleo 开发板 |
 | [stm32h747-st-discovery](stm32h747-st-discovery) | ST 官方 STM32H747I-discovery 开发板 |
 | **L0 系列** |  |
+| [stm32l010-st-nucleo](stm32l010-st-nucleo) | ST 官方 STM32L010-nucleo 开发板 |
 | [stm32l053-st-nucleo](stm32l053-st-nucleo) | ST 官方 STM32L053-nucleo 开发板 |
 | **L4 系列** |  |
 | [stm32l4r9-st-eval](stm32l4r9-st-eval) | ST 官方 STM32L4R9I-EVAL 开发板 |
diff --git a/bsp/stm32/stm32l010-st-nucleo/.config b/bsp/stm32/stm32l010-st-nucleo/.config
new file mode 100644
index 0000000000..1b8152d27b
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/.config
@@ -0,0 +1,364 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=1000
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+# CONFIG_RT_USING_TIMER_SOFT is not set
+CONFIG_RT_DEBUG=y
+CONFIG_RT_DEBUG_COLOR=y
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=256
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart2"
+CONFIG_RT_VER_NUM=0x40003
+CONFIG_ARCH_ARM=y
+# CONFIG_RT_USING_CPU_FFS is not set
+CONFIG_ARCH_ARM_CORTEX_M=y
+CONFIG_ARCH_ARM_CORTEX_M0=y
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=1024
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+# CONFIG_RT_USING_DFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+# CONFIG_RT_USING_LIBC is not set
+# CONFIG_RT_USING_PTHREADS is not set
+CONFIG_RT_LIBC_USING_TIME=y
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+# CONFIG_RT_USING_LWP is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTKIT is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_QSDK is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_AHT10 is not set
+# CONFIG_PKG_USING_AP3216C is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_MPU6XXX is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+CONFIG_SOC_FAMILY_STM32=y
+CONFIG_SOC_SERIES_STM32L0=y
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_STM32L010RB=y
+
+#
+# Onboard Peripheral Drivers
+#
+# CONFIG_BSP_USING_USB_TO_USART is not set
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_GPIO=y
+CONFIG_BSP_USING_UART=y
+CONFIG_BSP_USING_UART2=y
+# CONFIG_BSP_UART2_RX_USING_DMA is not set
+# CONFIG_BSP_USING_UDID is not set
+
+#
+# Board extended module Drivers
+#
diff --git a/bsp/stm32/stm32l010-st-nucleo/.gitignore b/bsp/stm32/stm32l010-st-nucleo/.gitignore
new file mode 100644
index 0000000000..7221bde019
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/.gitignore
@@ -0,0 +1,42 @@
+*.pyc
+*.map
+*.dblite
+*.elf
+*.bin
+*.hex
+*.axf
+*.exe
+*.pdb
+*.idb
+*.ilk
+*.old
+build
+Debug
+documentation/html
+packages/
+*~
+*.o
+*.obj
+*.out
+*.bak
+*.dep
+*.lib
+*.i
+*.d
+.DS_Stor*
+.config 3
+.config 4
+.config 5
+Midea-X1
+*.uimg
+GPATH
+GRTAGS
+GTAGS
+.vscode
+JLinkLog.txt
+JLinkSettings.ini
+DebugConfig/
+RTE/
+settings/
+*.uvguix*
+cconfig.h
diff --git a/bsp/stm32/stm32l010-st-nucleo/Kconfig b/bsp/stm32/stm32l010-st-nucleo/Kconfig
new file mode 100644
index 0000000000..79b160b856
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/Kconfig
@@ -0,0 +1,21 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "../libraries/Kconfig"
+source "board/Kconfig"
diff --git a/bsp/stm32/stm32l010-st-nucleo/README.md b/bsp/stm32/stm32l010-st-nucleo/README.md
new file mode 100644
index 0000000000..6b8613bb36
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/README.md
@@ -0,0 +1,120 @@
+
+# NUCLEO-L010RB 开发板 BSP 说明
+
+## 简介
+
+本文档为ST官方 NUCLEO-L010RB 开发板的 BSP (板级支持包) 说明。
+
+主要内容如下：
+
+- 开发板资源介绍
+- BSP 快速上手
+- 进阶使用方法
+
+通过阅读快速上手章节开发者可以快速地上手该 BSP，将 RT-Thread 运行在开发板上。在进阶使用指南章节，将会介绍更多高级功能，帮助开发者利用 RT-Thread 驱动更多板载资源。
+
+## 开发板介绍
+
+NUCLEO-L010RB 开发板是 ST 官方推出的一款基于 ARM Cortex-M0+ 内核的开发板，绿色的 Nucleo 标志显示了这款芯片是低功耗系列，板载 ST-LINK/V2-1 调试器/编程器，该开发板具有丰富的扩展接口，且与Arduino™ nano 接口兼容，可以方便验证 STM32L010RB 芯片的性能。
+
+开发板外观如下图所示：
+
+![board](figures/board.jpg)
+
+该开发板常用 **板载资源** 如下：
+
+- MCU：STM32L010RB
+	- 主频 32MHz
+	- 128KB FLASH
+	- 20KB RAM
+	- 512 byte EEPROM
+- 常用外设
+  - LED：3个，USB communication(LD1 双色),power LED(LD3 红色),user LED(LD2 黄色)
+  - 按键：1个，B1（兼具唤醒功能，PC13），B2（RESET）
+- 常用接口：USB 支持 3 种不同接口：虚拟 COM 端口、大容量存储和调试端口；arduino 接口等
+- 调试接口：标准 SWD
+
+开发板更多详细信息请参考[STMicroelectronics NUCLEO-L010RB](https://www.st.com/content/st_com/en/products/evaluation-tools/product-evaluation-tools/mcu-mpu-eval-tools/stm32-mcu-mpu-eval-tools/stm32-nucleo-boards/nucleo-l010rb.html#overview)。
+
+## 外设支持
+
+本 BSP 目前对外设的支持情况如下：
+
+| **板载外设**      | **支持情况** | **备注**                              |
+| :----------------- | :----------: | :------------------------------------- |
+| 板载 ST-LINK 转串口        |     支持     |                             |
+| **片上外设**      | **支持情况** | **备注**                              |
+| GPIO              |     支持     | PA0, PA1... PC15 ---> PIN: 0, 1...47 |
+| UART              |     支持     | UART2                             |
+| SPI               |   暂不支持   |                            |
+| I2C               |   暂不支持   |                     |
+| RTC               |   暂不支持   |                        |
+| PWM               |   暂不支持   |                       |
+| USB Device        |   暂不支持   |                      |
+| IWG               |   暂不支持   |                         |
+| **扩展模块**      | **支持情况** | **备注**                                                                  |
+
+## 使用说明
+
+使用说明分为如下两个章节：
+
+- 快速上手
+
+    本章节是为刚接触 RT-Thread 的新手准备的使用说明，遵循简单的步骤即可将 RT-Thread 操作系统运行在该开发板上，看到实验效果 。
+
+- 进阶使用
+
+    本章节是为需要在 RT-Thread 操作系统上使用更多开发板资源的开发者准备的。通过使用 ENV 工具对 BSP 进行配置，可以开启更多板载资源，实现更多高级功能。
+
+
+### 快速上手
+
+本 BSP 为开发者提供 MDK5 和 IAR 工程，并且支持 GCC 开发环境。下面以 MDK5 开发环境为例，介绍如何将系统运行起来。
+
+#### 硬件连接
+
+使用数据线连接开发板到 PC，打开电源开关。
+
+#### 编译下载
+
+双击 project.uvprojx 文件，打开 MDK5 工程，编译并下载程序到开发板。
+
+> 工程默认配置使用 ST-LINK 仿真器下载程序，在通过 microUSB 连接开发板的基础上，点击下载按钮即可下载程序到开发板
+
+#### 运行结果
+
+下载程序成功之后，系统会自动运行，观察开发板上 LED 的运行效果，红色 LED1 和 LED3 常亮、黄色 LED2 会周期性闪烁。
+
+USB 虚拟 COM 端口默认连接串口 2，在终端工具里打开相应的串口（115200-8-1-N），复位设备后，可以看到 RT-Thread 的输出信息:
+
+```bash
+ \ | /
+- RT -     Thread Operating System
+ / | \     4.0.3 build Apr  9 2020
+ 2006 - 2020 Copyright by rt-thread team
+msh >
+
+```
+### 进阶使用
+
+此 BSP 默认只开启了 GPIO 和 串口 2 的功能，如果需使用更多高级功能，需要利用 ENV 工具对BSP 进行配置，步骤如下：
+
+1. 在 bsp 下打开 env 工具。
+
+2. 输入`menuconfig`命令配置工程，配置好之后保存退出。
+
+3. 输入`pkgs --update`命令更新软件包。
+
+4. 输入`scons --target=mdk5/iar` 命令重新生成工程。
+
+本章节更多详细的介绍请参考 [STM32 系列 BSP 外设驱动使用教程](../docs/STM32系列BSP外设驱动使用教程.md)。
+
+## 注意事项
+
+- 开机时如果不能打印 RT-Thread 版本信息，请将BSP中串口 GPIO 速率调低
+- 开机时如果不能打印 RT-Thread 版本信息，请重新选择 PC 端串口调试软件的串口号
+
+## 联系人信息
+
+- 维护人: [xph](https://github.com/xupenghu)
+- 邮箱：<xupenghu@outlook.com>
diff --git a/bsp/stm32/stm32l010-st-nucleo/SConscript b/bsp/stm32/stm32l010-st-nucleo/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/stm32/stm32l010-st-nucleo/SConstruct b/bsp/stm32/stm32l010-st-nucleo/SConstruct
new file mode 100644
index 0000000000..5fcb889bc2
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/SConstruct
@@ -0,0 +1,60 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rt-thread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    CXX = rtconfig.CXX, CXXFLAGS = rtconfig.CXXFLAGS,
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+stm32_library = 'STM32L0xx_HAL'
+rtconfig.BSP_LIBRARY_TYPE = stm32_library
+
+# include libraries
+objs.extend(SConscript(os.path.join(libraries_path_prefix, stm32_library, 'SConscript')))
+
+# include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'HAL_Drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/stm32/stm32l010-st-nucleo/applications/SConscript b/bsp/stm32/stm32l010-st-nucleo/applications/SConscript
new file mode 100644
index 0000000000..01eb940dfb
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/applications/SConscript
@@ -0,0 +1,11 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd     = os.path.join(str(Dir('#')), 'applications')
+src	= Glob('*.c')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/stm32/stm32l010-st-nucleo/applications/main.c b/bsp/stm32/stm32l010-st-nucleo/applications/main.c
new file mode 100644
index 0000000000..8541bd3b9f
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/applications/main.c
@@ -0,0 +1,33 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2018-11-06     SummerGift   change to new framework
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <board.h>
+
+/* defined the LED pin: PA5 */
+#define LED0_PIN     GET_PIN(A, 5)
+
+int main(void)
+{
+    int count = 1;
+    /* set LED0 pin mode to output */
+    rt_pin_mode(LED0_PIN, PIN_MODE_OUTPUT);
+
+    while (count++)
+    {
+        rt_pin_write(LED0_PIN, PIN_HIGH);
+        rt_thread_mdelay(500);
+        rt_pin_write(LED0_PIN, PIN_LOW);
+        rt_thread_mdelay(500);
+    }
+
+    return RT_EOK;
+}
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/.mxproject b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/.mxproject
new file mode 100644
index 0000000000..8450d50e58
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/.mxproject
@@ -0,0 +1,14 @@
+[PreviousGenFiles]
+HeaderPath=D:/GitHub/rt-thread/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc
+HeaderFiles=stm32l0xx_it.h;stm32l0xx_hal_conf.h;main.h;
+SourcePath=D:/GitHub/rt-thread/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src
+SourceFiles=stm32l0xx_it.c;stm32l0xx_hal_msp.c;main.c;
+
+[PreviousLibFiles]
+LibFiles=Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h;Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ramfunc.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c;Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h;Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ramfunc.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_flash_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_pwr_ex.h;Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h;Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l010xb.h;Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h;Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h;Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c;Drivers/CMSIS/Include/arm_common_tables.h;Drivers/CMSIS/Include/arm_const_structs.h;Drivers/CMSIS/Include/arm_math.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armcc_V6.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_cmFunc.h;Drivers/CMSIS/Include/core_cmInstr.h;Drivers/CMSIS/Include/core_cmSimd.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;
+
+[PreviousUsedKeilFiles]
+SourceFiles=..\Src\main.c;..\Src\stm32l0xx_it.c;..\Src\stm32l0xx_hal_msp.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c;../\Src/system_stm32l0xx.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c;../Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c;../\Src/system_stm32l0xx.c;../Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c;null;
+HeaderPath=..\Drivers\STM32L0xx_HAL_Driver\Inc;..\Drivers\STM32L0xx_HAL_Driver\Inc\Legacy;..\Drivers\CMSIS\Device\ST\STM32L0xx\Include;..\Drivers\CMSIS\Include;..\Inc;
+CDefines=USE_HAL_DRIVER;STM32L010xB;USE_HAL_DRIVER;STM32L010xB;
+
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
new file mode 100644
index 0000000000..fd1de238ea
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
@@ -0,0 +1,114 @@
+#MicroXplorer Configuration settings - do not modify
+File.Version=6
+KeepUserPlacement=false
+Mcu.Family=STM32L0
+Mcu.IP0=NVIC
+Mcu.IP1=RCC
+Mcu.IP2=SYS
+Mcu.IP3=USART2
+Mcu.IPNb=4
+Mcu.Name=STM32L010RBTx
+Mcu.Package=LQFP64
+Mcu.Pin0=PC14-OSC32_IN
+Mcu.Pin1=PC15-OSC32_OUT
+Mcu.Pin2=PH0-OSC_IN
+Mcu.Pin3=PH1-OSC_OUT
+Mcu.Pin4=PA2
+Mcu.Pin5=PA3
+Mcu.Pin6=VP_SYS_VS_Systick
+Mcu.PinsNb=7
+Mcu.ThirdPartyNb=0
+Mcu.UserConstants=
+Mcu.UserName=STM32L010RBTx
+MxCube.Version=5.3.0
+MxDb.Version=DB.5.0.30
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.SVC_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true
+PA2.Mode=Asynchronous
+PA2.Signal=USART2_TX
+PA3.Mode=Asynchronous
+PA3.Signal=USART2_RX
+PC14-OSC32_IN.Mode=LSE-External-Oscillator
+PC14-OSC32_IN.Signal=RCC_OSC32_IN
+PC15-OSC32_OUT.Mode=LSE-External-Oscillator
+PC15-OSC32_OUT.Signal=RCC_OSC32_OUT
+PCC.Checker=true
+PCC.Line=STM32L0x0 Value Line
+PCC.MCU=STM32L010RBTx
+PCC.PartNumber=STM32L010RBTx
+PCC.Seq0=0
+PCC.Series=STM32L0
+PCC.Temperature=25
+PCC.Vdd=3.0
+PH0-OSC_IN.Mode=HSE-External-Oscillator
+PH0-OSC_IN.Signal=RCC_OSC_IN
+PH1-OSC_OUT.Mode=HSE-External-Oscillator
+PH1-OSC_OUT.Signal=RCC_OSC_OUT
+PinOutPanel.RotationAngle=0
+ProjectManager.AskForMigrate=true
+ProjectManager.BackupPrevious=false
+ProjectManager.CompilerOptimize=6
+ProjectManager.ComputerToolchain=false
+ProjectManager.CoupleFile=false
+ProjectManager.CustomerFirmwarePackage=
+ProjectManager.DefaultFWLocation=true
+ProjectManager.DeletePrevious=true
+ProjectManager.DeviceId=STM32L010RBTx
+ProjectManager.FirmwarePackage=STM32Cube FW_L0 V1.11.2
+ProjectManager.FreePins=false
+ProjectManager.HalAssertFull=false
+ProjectManager.HeapSize=0x200
+ProjectManager.KeepUserCode=true
+ProjectManager.LastFirmware=true
+ProjectManager.LibraryCopy=0
+ProjectManager.MainLocation=Src
+ProjectManager.NoMain=false
+ProjectManager.PreviousToolchain=
+ProjectManager.ProjectBuild=false
+ProjectManager.ProjectFileName=STM32L010RB_Test.ioc
+ProjectManager.ProjectName=STM32L010RB_Test
+ProjectManager.StackSize=0x400
+ProjectManager.TargetToolchain=MDK-ARM V5
+ProjectManager.ToolChainLocation=
+ProjectManager.UnderRoot=false
+ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_USART2_Init-USART2-false-HAL-true
+RCC.AHBFreq_Value=32000000
+RCC.APB1Freq_Value=32000000
+RCC.APB1TimFreq_Value=32000000
+RCC.APB2Freq_Value=32000000
+RCC.APB2TimFreq_Value=32000000
+RCC.FCLKCortexFreq_Value=32000000
+RCC.FamilyName=M
+RCC.HCLKFreq_Value=32000000
+RCC.HSE_VALUE=8000000
+RCC.HSI16_VALUE=16000000
+RCC.HSI_VALUE=16000000
+RCC.I2C1Freq_Value=32000000
+RCC.IPParameters=AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI16_VALUE,HSI_VALUE,I2C1Freq_Value,LPTIMFreq_Value,LPUARTFreq_Value,LSI_VALUE,MCOPinFreq_Value,MSI_VALUE,PLLCLKFreq_Value,PLLMUL,PLLSourceVirtual,PWRFreq_Value,RTCFreq_Value,RTCHSEDivFreq_Value,SYSCLKFreq_VALUE,SYSCLKSource,TIMFreq_Value,TimerFreq_Value,USART2Freq_Value,VCOInputFreq_Value,VCOOutputFreq_Value,WatchDogFreq_Value
+RCC.LPTIMFreq_Value=32000000
+RCC.LPUARTFreq_Value=32000000
+RCC.LSI_VALUE=37000
+RCC.MCOPinFreq_Value=32000000
+RCC.MSI_VALUE=2097000
+RCC.PLLCLKFreq_Value=32000000
+RCC.PLLMUL=RCC_PLLMUL_8
+RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE
+RCC.PWRFreq_Value=32000000
+RCC.RTCFreq_Value=37000
+RCC.RTCHSEDivFreq_Value=4000000
+RCC.SYSCLKFreq_VALUE=32000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
+RCC.TIMFreq_Value=32000000
+RCC.TimerFreq_Value=32000000
+RCC.USART2Freq_Value=32000000
+RCC.VCOInputFreq_Value=8000000
+RCC.VCOOutputFreq_Value=64000000
+RCC.WatchDogFreq_Value=37000
+USART2.IPParameters=VirtualMode-Asynchronous
+USART2.VirtualMode-Asynchronous=VM_ASYNC
+VP_SYS_VS_Systick.Mode=SysTick
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+board=custom
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/main.h b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/main.h
new file mode 100644
index 0000000000..dd129ce7c3
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/main.h
@@ -0,0 +1,71 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.h
+  * @brief          : Header for main.c file.
+  *                   This file contains the common defines of the application.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32l0xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_hal_conf.h b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_hal_conf.h
new file mode 100644
index 0000000000..224365aeb3
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_hal_conf.h
@@ -0,0 +1,302 @@
+/**
+  ******************************************************************************
+  * @file    stm32l0xx_hal_conf.h
+  * @author  MCD Application Team
+  * @brief   HAL configuration template file. 
+  *          This file should be copied to the application folder and renamed
+  *          to stm32l0xx_hal_conf.h.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics. 
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the 
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L0xx_HAL_CONF_H
+#define __STM32L0xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+  * @brief This is the list of modules to be used in the HAL driver 
+  */
+
+#define HAL_MODULE_ENABLED  
+  /*#define HAL_ADC_MODULE_ENABLED   */
+/*#define HAL_CRYP_MODULE_ENABLED   */
+/*#define HAL_COMP_MODULE_ENABLED   */
+/*#define HAL_CRC_MODULE_ENABLED   */
+/*#define HAL_CRYP_MODULE_ENABLED   */
+/*#define HAL_DAC_MODULE_ENABLED   */
+/*#define HAL_FIREWALL_MODULE_ENABLED   */
+/*#define HAL_I2S_MODULE_ENABLED   */
+/*#define HAL_IWDG_MODULE_ENABLED   */
+/*#define HAL_LCD_MODULE_ENABLED   */
+/*#define HAL_LPTIM_MODULE_ENABLED   */
+/*#define HAL_RNG_MODULE_ENABLED   */
+/*#define HAL_RTC_MODULE_ENABLED   */
+/*#define HAL_SPI_MODULE_ENABLED   */
+/*#define HAL_TIM_MODULE_ENABLED   */
+/*#define HAL_TSC_MODULE_ENABLED   */
+#define HAL_UART_MODULE_ENABLED
+/*#define HAL_USART_MODULE_ENABLED   */
+/*#define HAL_IRDA_MODULE_ENABLED   */
+/*#define HAL_SMARTCARD_MODULE_ENABLED   */
+/*#define HAL_SMBUS_MODULE_ENABLED   */
+/*#define HAL_WWDG_MODULE_ENABLED   */
+/*#define HAL_PCD_MODULE_ENABLED   */
+/*#define HAL_EXTI_MODULE_ENABLED   */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_I2C_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSE is used as system clock source, directly or through the PLL).  
+  */
+#if !defined  (HSE_VALUE) 
+  #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSE_STARTUP_TIMEOUT)
+  #define HSE_STARTUP_TIMEOUT    ((uint32_t)100U)   /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief Internal Multiple Speed oscillator (MSI) default value.
+  *        This value is the default MSI range value after Reset.
+  */
+#if !defined  (MSI_VALUE)
+  #define MSI_VALUE    ((uint32_t)2097000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+   
+/**
+  * @brief Internal High Speed oscillator (HSI) value.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSI is used as system clock source, directly or through the PLL). 
+  */
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @brief Internal High Speed oscillator for USB (HSI48) value.
+  */
+#if !defined  (HSI48_VALUE) 
+#define HSI48_VALUE ((uint32_t)48000000U) /*!< Value of the Internal High Speed oscillator for USB in Hz.
+                                             The real value may vary depending on the variations
+                                             in voltage and temperature.  */
+#endif /* HSI48_VALUE */
+
+/**
+  * @brief Internal Low Speed oscillator (LSI) value.
+  */
+#if !defined  (LSI_VALUE) 
+ #define LSI_VALUE  ((uint32_t)37000U)       /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */                      /*!< Value of the Internal Low Speed oscillator in Hz
+                                             The real value may vary depending on the variations
+                                             in voltage and temperature.*/   
+/**
+  * @brief External Low Speed oscillator (LSE) value.
+  *        This value is used by the UART, RTC HAL module to compute the system frequency
+  */
+#if !defined  (LSE_VALUE)
+  #define LSE_VALUE    ((uint32_t)32768U) /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined  (LSE_STARTUP_TIMEOUT)
+  #define LSE_STARTUP_TIMEOUT  ((uint32_t)5000U)   /*!< Time out for LSE start up, in ms */
+#endif /* LSE_STARTUP_TIMEOUT */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+   ===  you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+  * @brief This is the HAL system configuration section
+  */     
+#define  VDD_VALUE                    ((uint32_t)3300U) /*!< Value of VDD in mv */           
+#define  TICK_INT_PRIORITY            ((uint32_t)0U)    /*!< tick interrupt priority */            
+#define  USE_RTOS                     0U     
+#define  PREFETCH_ENABLE              0U              
+#define  PREREAD_ENABLE               1U
+#define  BUFFER_CACHE_DISABLE         0U
+
+/* ########################## Assert Selection ############################## */
+/**
+  * @brief Uncomment the line below to expanse the "assert_param" macro in the 
+  *        HAL drivers code
+  */
+/* #define USE_FULL_ASSERT    1U */
+
+/* Includes ------------------------------------------------------------------*/
+/**
+  * @brief Include module's header file 
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+  #include "stm32l0xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+  #include "stm32l0xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+  #include "stm32l0xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+  #include "stm32l0xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+   
+#ifdef HAL_CORTEX_MODULE_ENABLED
+  #include "stm32l0xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+  #include "stm32l0xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+  #include "stm32l0xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+   
+#ifdef HAL_CRC_MODULE_ENABLED
+  #include "stm32l0xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+  #include "stm32l0xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+  #include "stm32l0xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_FIREWALL_MODULE_ENABLED
+  #include "stm32l0xx_hal_firewall.h"
+#endif /* HAL_FIREWALL_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+  #include "stm32l0xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+ 
+#ifdef HAL_I2C_MODULE_ENABLED
+ #include "stm32l0xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+ #include "stm32l0xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+ #include "stm32l0xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LCD_MODULE_ENABLED
+ #include "stm32l0xx_hal_lcd.h"
+#endif /* HAL_LCD_MODULE_ENABLED */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+#include "stm32l0xx_hal_lptim.h"
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+   
+#ifdef HAL_PWR_MODULE_ENABLED
+ #include "stm32l0xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+ #include "stm32l0xx_hal_rng.h"
+#endif /* HAL_RNG_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+ #include "stm32l0xx_hal_rtc.h"
+
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+ #include "stm32l0xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+ #include "stm32l0xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_TSC_MODULE_ENABLED
+ #include "stm32l0xx_hal_tsc.h"
+#endif /* HAL_TSC_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+ #include "stm32l0xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+ #include "stm32l0xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+ #include "stm32l0xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+ #include "stm32l0xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+ #include "stm32l0xx_hal_smbus.h"
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+ #include "stm32l0xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+ #include "stm32l0xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for function's parameters check.
+  * @param  expr: If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed. 
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+  void assert_failed(uint8_t* file, uint32_t line);
+#else
+  #define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L0xx_HAL_CONF_H */
+ 
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_it.h b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_it.h
new file mode 100644
index 0000000000..e75e56bd0b
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Inc/stm32l0xx_it.h
@@ -0,0 +1,65 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32l0xx_it.h
+  * @brief   This file contains the headers of the interrupt handlers.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+ ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L0xx_IT_H
+#define __STM32L0xx_IT_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif 
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void SVC_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L0xx_IT_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/main.c b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/main.c
new file mode 100644
index 0000000000..0cb4860658
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/main.c
@@ -0,0 +1,238 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.c
+  * @brief          : Main program body
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+UART_HandleTypeDef huart2;
+
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_USART2_UART_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/**
+  * @brief  The application entry point.
+  * @retval int
+  */
+int main(void)
+{
+  /* USER CODE BEGIN 1 */
+
+  /* USER CODE END 1 */
+  
+
+  /* MCU Configuration--------------------------------------------------------*/
+
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+  HAL_Init();
+
+  /* USER CODE BEGIN Init */
+
+  /* USER CODE END Init */
+
+  /* Configure the system clock */
+  SystemClock_Config();
+
+  /* USER CODE BEGIN SysInit */
+
+  /* USER CODE END SysInit */
+
+  /* Initialize all configured peripherals */
+  MX_GPIO_Init();
+  MX_USART2_UART_Init();
+  /* USER CODE BEGIN 2 */
+
+  /* USER CODE END 2 */
+
+  /* Infinite loop */
+  /* USER CODE BEGIN WHILE */
+  while (1)
+  {
+    /* USER CODE END WHILE */
+
+    /* USER CODE BEGIN 3 */
+  }
+  /* USER CODE END 3 */
+}
+
+/**
+  * @brief System Clock Configuration
+  * @retval None
+  */
+void SystemClock_Config(void)
+{
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
+
+  /** Configure the main internal regulator output voltage 
+  */
+  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+  /** Initializes the CPU, AHB and APB busses clocks 
+  */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
+  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Initializes the CPU, AHB and APB busses clocks 
+  */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
+  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
+  {
+    Error_Handler();
+  }
+}
+
+/**
+  * @brief USART2 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART2_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART2_Init 0 */
+
+  /* USER CODE END USART2_Init 0 */
+
+  /* USER CODE BEGIN USART2_Init 1 */
+
+  /* USER CODE END USART2_Init 1 */
+  huart2.Instance = USART2;
+  huart2.Init.BaudRate = 115200;
+  huart2.Init.WordLength = UART_WORDLENGTH_8B;
+  huart2.Init.StopBits = UART_STOPBITS_1;
+  huart2.Init.Parity = UART_PARITY_NONE;
+  huart2.Init.Mode = UART_MODE_TX_RX;
+  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
+  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
+  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
+  if (HAL_UART_Init(&huart2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART2_Init 2 */
+
+  /* USER CODE END USART2_Init 2 */
+
+}
+
+/**
+  * @brief GPIO Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_GPIO_Init(void)
+{
+
+  /* GPIO Ports Clock Enable */
+  __HAL_RCC_GPIOC_CLK_ENABLE();
+  __HAL_RCC_GPIOH_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
+
+}
+
+/* USER CODE BEGIN 4 */
+
+/* USER CODE END 4 */
+
+/**
+  * @brief  This function is executed in case of error occurrence.
+  * @retval None
+  */
+void Error_Handler(void)
+{
+  /* USER CODE BEGIN Error_Handler_Debug */
+  /* User can add his own implementation to report the HAL error return state */
+
+  /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  Reports the name of the source file and the source line number
+  *         where the assert_param error has occurred.
+  * @param  file: pointer to the source file name
+  * @param  line: assert_param error line source number
+  * @retval None
+  */
+void assert_failed(uint8_t *file, uint32_t line)
+{ 
+  /* USER CODE BEGIN 6 */
+  /* User can add his own implementation to report the file name and line number,
+     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+  /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_hal_msp.c b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_hal_msp.c
new file mode 100644
index 0000000000..3570c90a39
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_hal_msp.c
@@ -0,0 +1,149 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * File Name          : stm32l0xx_hal_msp.c
+  * Description        : This file provides code for the MSP Initialization 
+  *                      and de-Initialization codes.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+ 
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+  * Initializes the Global MSP.
+  */
+void HAL_MspInit(void)
+{
+  /* USER CODE BEGIN MspInit 0 */
+
+  /* USER CODE END MspInit 0 */
+
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+  __HAL_RCC_PWR_CLK_ENABLE();
+
+  /* System interrupt init*/
+
+  /* USER CODE BEGIN MspInit 1 */
+
+  /* USER CODE END MspInit 1 */
+}
+
+/**
+* @brief UART MSP Initialization
+* This function configures the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspInit(UART_HandleTypeDef* huart)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspInit 0 */
+
+  /* USER CODE END USART2_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART2_CLK_ENABLE();
+  
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+  /* USER CODE BEGIN USART2_MspInit 1 */
+
+  /* USER CODE END USART2_MspInit 1 */
+  }
+
+}
+
+/**
+* @brief UART MSP De-Initialization
+* This function freeze the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
+{
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+  /* USER CODE END USART2_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART2_CLK_DISABLE();
+  
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
+
+  /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+  /* USER CODE END USART2_MspDeInit 1 */
+  }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_it.c b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_it.c
new file mode 100644
index 0000000000..52e4aa9e44
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/stm32l0xx_it.c
@@ -0,0 +1,145 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32l0xx_it.c
+  * @brief   Interrupt Service Routines.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32l0xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+ 
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/*           Cortex-M0+ Processor Interruption and Exception Handlers          */ 
+/******************************************************************************/
+/**
+  * @brief This function handles Non maskable Interrupt.
+  */
+void NMI_Handler(void)
+{
+  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+  /* USER CODE END NonMaskableInt_IRQn 0 */
+  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+
+  /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Hard fault interrupt.
+  */
+void HardFault_Handler(void)
+{
+  /* USER CODE BEGIN HardFault_IRQn 0 */
+
+  /* USER CODE END HardFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+    /* USER CODE END W1_HardFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles System service call via SWI instruction.
+  */
+void SVC_Handler(void)
+{
+  /* USER CODE BEGIN SVC_IRQn 0 */
+
+  /* USER CODE END SVC_IRQn 0 */
+  /* USER CODE BEGIN SVC_IRQn 1 */
+
+  /* USER CODE END SVC_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Pendable request for system service.
+  */
+void PendSV_Handler(void)
+{
+  /* USER CODE BEGIN PendSV_IRQn 0 */
+
+  /* USER CODE END PendSV_IRQn 0 */
+  /* USER CODE BEGIN PendSV_IRQn 1 */
+
+  /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+  * @brief This function handles System tick timer.
+  */
+void SysTick_Handler(void)
+{
+  /* USER CODE BEGIN SysTick_IRQn 0 */
+
+  /* USER CODE END SysTick_IRQn 0 */
+  HAL_IncTick();
+  /* USER CODE BEGIN SysTick_IRQn 1 */
+
+  /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32L0xx Peripheral Interrupt Handlers                                    */
+/* Add here the Interrupt Handlers for the used peripherals.                  */
+/* For the available peripheral interrupt handler names,                      */
+/* please refer to the startup file (startup_stm32l0xx.s).                    */
+/******************************************************************************/
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/system_stm32l0xx.c b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/system_stm32l0xx.c
new file mode 100644
index 0000000000..814b0c752e
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/CubeMX_Config/Src/system_stm32l0xx.c
@@ -0,0 +1,279 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32l0xx.c
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File.
+  *
+  *   This file provides two functions and one global variable to be called from
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32l0xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick
+  *                                  timer or configure other parameters.
+  *
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32l0xx_system
+  * @{
+  */
+
+/** @addtogroup STM32L0xx_System_Private_Includes
+  * @{
+  */
+
+#include "stm32l0xx.h"
+
+#if !defined  (HSE_VALUE)
+  #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (MSI_VALUE)
+  #define MSI_VALUE    ((uint32_t)2097152U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_Defines
+  * @{
+  */
+/************************* Miscellaneous Configuration ************************/
+
+/*!< Uncomment the following line if you need to relocate your vector Table in
+     Internal SRAM. */
+/* #define VECT_TAB_SRAM */
+#define VECT_TAB_OFFSET  0x00U /*!< Vector Table base offset field.
+                                   This value must be a multiple of 0x100. */
+/******************************************************************************/
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_Variables
+  * @{
+  */
+  /* This variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+  uint32_t SystemCoreClock = 2097152U; /* 32.768 kHz * 2^6 */
+  const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
+  const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
+  const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L0xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system.
+  * @param  None
+  * @retval None
+  */
+void SystemInit (void)
+{
+/*!< Set MSION bit */
+  RCC->CR |= (uint32_t)0x00000100U;
+
+  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
+  RCC->CFGR &= (uint32_t) 0x88FF400CU;
+
+  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
+  RCC->CR &= (uint32_t)0xFEF6FFF6U;
+
+  /*!< Reset HSI48ON  bit */
+  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
+
+  /*!< Reset HSEBYP bit */
+  RCC->CR &= (uint32_t)0xFFFBFFFFU;
+
+  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
+  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
+
+  /*!< Disable all interrupts */
+  RCC->CIER = 0x00000000U;
+
+  /* Configure the Vector Table location add offset address ------------------*/
+#ifdef VECT_TAB_SRAM
+  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
+#else
+  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
+#endif
+}
+
+/**
+  * @brief  Update SystemCoreClock according to Clock Register Values
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.
+  *
+  * @note   - The system frequency computed by this function is not the real
+  *           frequency in the chip. It is calculated based on the predefined
+  *           constant and the selected clock source:
+  *
+  *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI
+  *             value as defined by the MSI range.
+  *
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+  *
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+  *
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
+  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  *
+  *         (*) HSI_VALUE is a constant defined in stm32l0xx_hal.h file (default value
+  *             16 MHz) but the real value may vary depending on the variations
+  *             in voltage and temperature.
+  *
+  *         (**) HSE_VALUE is a constant defined in stm32l0xx_hal.h file (default value
+  *              8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *              frequency of the crystal used. Otherwise, this function may
+  *              have wrong result.
+  *
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate (void)
+{
+  uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+  switch (tmp)
+  {
+    case 0x00U:  /* MSI used as system clock */
+      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> RCC_ICSCR_MSIRANGE_Pos;
+      SystemCoreClock = (32768U * (1U << (msirange + 1U)));
+      break;
+    case 0x04U:  /* HSI used as system clock */
+      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
+      {
+        SystemCoreClock = HSI_VALUE / 4U;
+      }
+      else
+      {
+        SystemCoreClock = HSI_VALUE;
+      }
+      break;
+    case 0x08U:  /* HSE used as system clock */
+      SystemCoreClock = HSE_VALUE;
+      break;
+    default:  /* PLL used as system clock */
+      /* Get PLL clock source and multiplication factor ----------------------*/
+      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
+      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
+      pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
+      plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
+
+      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
+
+      if (pllsource == 0x00U)
+      {
+        /* HSI oscillator clock selected as PLL clock entry */
+        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
+        {
+          SystemCoreClock = (((HSI_VALUE / 4U) * pllmul) / plldiv);
+        }
+        else
+        {
+          SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
+        }
+      }
+      else
+      {
+        /* HSE selected as PLL clock entry */
+        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
+      }
+      break;
+  }
+  /* Compute HCLK clock frequency --------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
+  /* HCLK clock frequency */
+  SystemCoreClock >>= tmp;
+}
+
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/Kconfig b/bsp/stm32/stm32l010-st-nucleo/board/Kconfig
new file mode 100644
index 0000000000..13ef4ec408
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/Kconfig
@@ -0,0 +1,48 @@
+menu "Hardware Drivers Config"
+
+config SOC_STM32L010RB
+    bool
+    select SOC_SERIES_STM32L0
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+
+    config BSP_USING_USB_TO_USART
+        bool "Enable USB TO USART (uart2)"
+        select BSP_USING_UART2
+        default y
+
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    config BSP_USING_GPIO
+        bool "Enable GPIO"
+        select RT_USING_PIN
+        default y
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+        if BSP_USING_UART
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default y
+				
+            config BSP_UART2_RX_USING_DMA
+                bool "Enable UART2 RX DMA"
+                depends on BSP_USING_UART2 && RT_SERIAL_USING_DMA
+                default n
+        endif
+    source "../libraries/HAL_Drivers/Kconfig"
+    
+endmenu
+
+menu "Board extended module Drivers"
+
+endmenu
+
+endmenu
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/SConscript b/bsp/stm32/stm32l010-st-nucleo/board/SConscript
new file mode 100644
index 0000000000..74f501ff9b
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/SConscript
@@ -0,0 +1,34 @@
+import os
+import rtconfig
+from building import *
+
+Import('SDK_LIB')
+
+cwd = GetCurrentDir()
+
+# add general drivers
+src = Split('''
+board.c
+CubeMX_Config/Src/stm32l0xx_hal_msp.c
+''')
+
+path =  [cwd]
+path += [cwd + '/CubeMX_Config/Inc']
+
+startup_path_prefix = SDK_LIB
+
+if rtconfig.CROSS_TOOL == 'gcc':
+    src += [startup_path_prefix + '/STM32L0xx_HAL/CMSIS/Device/ST/STM32L0xx/Source/Templates/gcc/startup_stm32l053xx.s']
+elif rtconfig.CROSS_TOOL == 'keil':
+    src += [startup_path_prefix + '/STM32L0xx_HAL/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l053xx.s']
+elif rtconfig.CROSS_TOOL == 'iar':
+    src += [startup_path_prefix + '/STM32L0xx_HAL/CMSIS/Device/ST/STM32L0xx/Source/Templates/iar/startup_stm32l053xx.s']
+
+# STM32L052xx || STM32L053xx || STM32L062xx
+# STM32L063xx || STM32L072xx || STM32L073xx
+# STM32L082xx ||  STM32L083xx
+# You can select chips from the list above	
+CPPDEFINES = ['STM32L053xx']
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path, CPPDEFINES = CPPDEFINES)
+
+Return('group')
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/board.c b/bsp/stm32/stm32l010-st-nucleo/board/board.c
new file mode 100644
index 0000000000..858d59660f
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/board.c
@@ -0,0 +1,69 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2018-11-06     SummerGift   first version
+ */
+
+#include "board.h"
+
+void SystemClock_Config(void)
+{
+
+  RCC_OscInitTypeDef RCC_OscInitStruct;
+  RCC_ClkInitTypeDef RCC_ClkInitStruct;
+  RCC_PeriphCLKInitTypeDef PeriphClkInit;
+
+    /**Configure the main internal regulator output voltage 
+    */
+  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+
+    /**Initializes the CPU, AHB and APB busses clocks 
+    */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
+  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
+  RCC_OscInitStruct.HSICalibrationValue = 16;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
+  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
+  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+    /**Initializes the CPU, AHB and APB busses clocks 
+    */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
+  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+    /**Configure the Systick interrupt time 
+    */
+  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
+
+    /**Configure the Systick 
+    */
+  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
+
+  /* SysTick_IRQn interrupt configuration */
+  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
+}
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/board.h b/bsp/stm32/stm32l010-st-nucleo/board/board.h
new file mode 100644
index 0000000000..9ca68af470
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/board.h
@@ -0,0 +1,50 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2018-11-06     SummerGift   first version
+ */
+
+#ifndef __BOARD_H__
+#define __BOARD_H__
+
+#include <rtthread.h>
+#include <stm32l0xx.h>
+#include "drv_common.h"
+#include "drv_gpio.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define STM32_FLASH_START_ADRESS     ((uint32_t)0x08000000)
+#define STM32_FLASH_SIZE             (128 * 1024)
+#define STM32_FLASH_END_ADDRESS      ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
+
+/* Internal SRAM memory size[Kbytes] <8-64>, Default: 36 */
+#define STM32_SRAM_SIZE      20
+#define STM32_SRAM_END       (0x20000000 + STM32_SRAM_SIZE * 1024)
+
+#if defined(__CC_ARM) || defined(__CLANG_ARM)
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define HEAP_BEGIN      ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="CSTACK"
+#define HEAP_BEGIN      (__segment_end("CSTACK"))
+#else
+extern int __bss_end;
+#define HEAP_BEGIN      ((void *)&__bss_end)
+#endif
+
+#define HEAP_END        STM32_SRAM_END
+
+void SystemClock_Config(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __BOARD_H__ */
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
new file mode 100644
index 0000000000..24d6f5275c
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
@@ -0,0 +1,29 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__    = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__      = 0x0801FFFF;
+define symbol __ICFEDIT_region_RAM_start__    = 0x20000000;
+define symbol __ICFEDIT_region_RAM_end__      = 0x20004FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x0400;
+define symbol __ICFEDIT_size_heap__   = 0x0000;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM_region      = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM_region   { readwrite, last block CSTACK};
\ No newline at end of file
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.lds b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.lds
new file mode 100644
index 0000000000..2280d5e461
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.lds
@@ -0,0 +1,157 @@
+/*
+ * linker script for STM32L4XX with GNU ld
+ */
+
+/* Program Entry, set to mark it as "used" and avoid gc */
+MEMORY
+{
+    ROM (rx) : ORIGIN = 0x08000000, LENGTH = 128k /* 128KB flash */
+    RAM (rw) : ORIGIN = 0x20000000, LENGTH =  20k  /* 20KB sram */
+}
+ENTRY(Reset_Handler)
+_system_stack_size = 0x200;
+
+SECTIONS
+{
+    .text :
+    {
+        . = ALIGN(4);
+        _stext = .;
+        KEEP(*(.isr_vector))            /* Startup code */
+
+        . = ALIGN(4);
+        *(.text)                        /* remaining code */
+        *(.text.*)                      /* remaining code */
+        *(.rodata)                      /* read-only data (constants) */
+        *(.rodata*)
+        *(.glue_7)
+        *(.glue_7t)
+        *(.gnu.linkonce.t*)
+
+        /* section information for finsh shell */
+        . = ALIGN(4);
+        __fsymtab_start = .;
+        KEEP(*(FSymTab))
+        __fsymtab_end = .;
+
+        . = ALIGN(4);
+        __vsymtab_start = .;
+        KEEP(*(VSymTab))
+        __vsymtab_end = .;
+
+        /* section information for initial. */
+        . = ALIGN(4);
+        __rt_init_start = .;
+        KEEP(*(SORT(.rti_fn*)))
+        __rt_init_end = .;
+
+        . = ALIGN(4);
+
+        PROVIDE(__ctors_start__ = .);
+        KEEP (*(SORT(.init_array.*)))
+        KEEP (*(.init_array))
+        PROVIDE(__ctors_end__ = .);
+
+        . = ALIGN(4);
+
+        _etext = .;
+    } > ROM = 0
+
+    /* .ARM.exidx is sorted, so has to go in its own output section.  */
+    __exidx_start = .;
+    .ARM.exidx :
+    {
+        *(.ARM.exidx* .gnu.linkonce.armexidx.*)
+
+        /* This is used by the startup in order to initialize the .data secion */
+        _sidata = .;
+    } > ROM
+    __exidx_end = .;
+
+    /* .data section which is used for initialized data */
+
+    .data : AT (_sidata)
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _sdata = . ;
+
+        *(.data)
+        *(.data.*)
+        *(.gnu.linkonce.d*)
+
+
+        PROVIDE(__dtors_start__ = .);
+        KEEP(*(SORT(.dtors.*)))
+        KEEP(*(.dtors))
+        PROVIDE(__dtors_end__ = .);
+
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _edata = . ;
+    } > RAM
+
+    .stack : 
+    {
+        . = ALIGN(4);
+        _sstack = .;
+        . = . + _system_stack_size;
+        . = ALIGN(4);
+        _estack = .;
+    } > RAM
+
+    __bss_start = .;
+    .bss :
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _sbss = .;
+
+        *(.bss)
+        *(.bss.*)
+        *(COMMON)
+
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _ebss = . ;
+        
+        *(.bss.init)
+    } > RAM
+    __bss_end = .;
+
+    _end = .;
+
+    /* Stabs debugging sections.  */
+    .stab          0 : { *(.stab) }
+    .stabstr       0 : { *(.stabstr) }
+    .stab.excl     0 : { *(.stab.excl) }
+    .stab.exclstr  0 : { *(.stab.exclstr) }
+    .stab.index    0 : { *(.stab.index) }
+    .stab.indexstr 0 : { *(.stab.indexstr) }
+    .comment       0 : { *(.comment) }
+    /* DWARF debug sections.
+     * Symbols in the DWARF debugging sections are relative to the beginning
+     * of the section so we begin them at 0.  */
+    /* DWARF 1 */
+    .debug          0 : { *(.debug) }
+    .line           0 : { *(.line) }
+    /* GNU DWARF 1 extensions */
+    .debug_srcinfo  0 : { *(.debug_srcinfo) }
+    .debug_sfnames  0 : { *(.debug_sfnames) }
+    /* DWARF 1.1 and DWARF 2 */
+    .debug_aranges  0 : { *(.debug_aranges) }
+    .debug_pubnames 0 : { *(.debug_pubnames) }
+    /* DWARF 2 */
+    .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
+    .debug_abbrev   0 : { *(.debug_abbrev) }
+    .debug_line     0 : { *(.debug_line) }
+    .debug_frame    0 : { *(.debug_frame) }
+    .debug_str      0 : { *(.debug_str) }
+    .debug_loc      0 : { *(.debug_loc) }
+    .debug_macinfo  0 : { *(.debug_macinfo) }
+    /* SGI/MIPS DWARF 2 extensions */
+    .debug_weaknames 0 : { *(.debug_weaknames) }
+    .debug_funcnames 0 : { *(.debug_funcnames) }
+    .debug_typenames 0 : { *(.debug_typenames) }
+    .debug_varnames  0 : { *(.debug_varnames) }
+}
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.sct b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..418dc4b9fe
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.sct
@@ -0,0 +1,16 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x08000000 0x00020000  {    ; load region size_region
+  ER_IROM1 0x08000000 0x00020000  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+   .ANY (+XO)
+  }
+  RW_IRAM1 0x20000000 0x00005000  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
diff --git a/bsp/stm32/stm32l010-st-nucleo/figures/board.jpg b/bsp/stm32/stm32l010-st-nucleo/figures/board.jpg
new file mode 100644
index 0000000000000000000000000000000000000000..f5322e602d4a8945c4856c2077570de872ed59ac
GIT binary patch
literal 161179
zcmeFa2UJu`(<r(D1yq6w6(mVeL2}MW21$}L2*Z$Ph8zWqC|N+VfaDC4GZ;vM<eWru
z&Pj$D=Iz07&iTIY-utij*1c=J|GHUwcXw5Fb#--j?a)OHW*9R?`AEjy+5!L+6qo@*
z004*p00$4i0du?H1?OiT0p@YRJRS&71W){*a9l8d@n;@ehwNt_OGklo`h-s!n7{rr
zp9kh||E(@34lY0k!b-uD3(Q{z(?RgGesSug?kbpP02vdW{5?XQ1<v0BfM2PEIl>G|
zd*2G-jBv6-*wac$(Q<Kc^3&edv4)!?+?<#IY*C0qP>7S87R+$+32|_P98UqjD+25l
z;Naro#CiLpzZeYI$G1P)#r7TVXCB-49|t~w_fvL!5b&#ijv)S5|2)C`-}{Gy`-9&T
z5RUsZzfbXln>?6cS^r8g!<aRI=%i03Qpx}>W*s0oDFNn>u%wtV;2A(fNJw~wkm$@A
zq6_EFp1VLsN<>6TcJ0z7vP+k)T_8F+ekMN(|9ZtCK6j3og!nuO$@$A9BqW!y7m~|A
zs$BT5Fu=SAE)W7PKoTAf9e{fQ2k!z7W&+gZSxh62I4I?5oRb3-7<+)4#XWTzpMdbp
z*>gDmio^kM@qQuC130H}@NiGzo+iL2JdH=h4I(e#ow{+6^R$GT=_NXc$6WZA!;*_6
z=^4n>KbUdzI6mo-B47;H*qqveIPqRdDSmoWIzrQ2=3}Ze-_>5NY3O#zvrm04Gdr@k
zUZ*`Tjcn|n-AylR8kpPDws7@}$|!FhoZsh{)3J1W5uI7lGPH1T0URMv+EXVo5#XQZ
zJrUss=fzW?1P*kUPIEmDyNs3KgL=;<H-p)f<CAbH4Kj!m&lV#-Rse#VydQf(AyTiJ
z%V_aAL#Ka>@IRK|)?XrEMgbzclQu5^;=rC}xB?>+L%6~{1%`0-a0Q0fX@3X2a&#=(
zV&*s3y_08ss|r0BnzrDprLvNn5<Ou(W&~sN*aQ>|VWG=ZZUR+7<N9X`icQP7J0|Nf
zKo=SVd@pAn@8Vv=xz-ZOa4hdLP!b8tW}6V#HHm-C>FLAiL0dWERL;ZWhz^1kuKOc2
zmjy=pO(z14UNAIi>zLxHF7WfNVgUR}&$f@v9ZP!o`H{uP$*(?=-*+GzGJGMnk~enP
zX;~D60a`g}1SiykR_$ubhu})pwUqZ1%h&A#Vdd?3K7qc2`BBVUUGZa8ZDwYWKtIlJ
z&)E2Bq8Fwx0I}tTeE3F5PwRP7pGyU{S(5{+JZ1}nUn~tEDr{P(UbXuL+3vaZPA*}9
zC9NuxHM}P>iSbV50=Q>*H=Y(@0GYz!jr3iuTD@k4dvsis;<W-k&)6>(%ZOvT|EbuB
zivU9mp87qPb~FUp=O1VgH^kYGS3V?oq%T$1pty4!U9p>#h5-n}-=G@uMK!&Ba&cbs
zg+zw*$Q+WN;t&}h95Kjp+7~SJK8`ew5Jk+RRhM19EMIG(Uo98zZS^M;WAGp4t4jZJ
z;4{CW=Kd9*%2&5IZZ+5NYrMRxqNlAL?)YO?7|FuOviLwDJL4C$Dl{n*EvlH=_IcTv
zpPs*f;CzeNl)?kz{6|N&1)|5nCJk=rQx9;e@%{S_UVDmKSPpi^2JeNEE{`eHh_gF*
z>77y^EE?h-IyUOCEN&P_-@yPMJZo$}H8icWYc{OliIvQXuMtpnvh(Yo4&Bp7*%q5D
zUo~31KgNfwPe?4#N%lXE8%M|>+mAUsO(fyuWzi84R^#2RZYe$0?Xk-~A%k$IJLv1Z
zoV2*I&+i5&7BL!RLQ8}*r{@QyVk4B@c;8=n!eVPjLgb58U*zk{Gid9wFH28~ng+{4
zz7r2(fW`F3y`Jd_d<(VQ0|ni9BOKl(MIEjUwQ~)78JXf4=Lo)E*FShjvfQw1Gq3j|
ze4lsC*0rv{OEIyz-Jr&4e|WzJQQUO|gY5Kvrnb6wwdvYZ3QB#uPvPHJU0qt#TRWC{
z_ehcyTy_VROkQr|xIo7$1}qo6j*}LKkm5brvkMkMC_B`uC1gl;-fX(`#TYD#zmKzA
zG#`N+S!OoknA@%0FkW@k!;gM6505^(fu?Erims2YzyPxJdtzk`S<~iP3M2ki??wE5
zFhGyq^>d>W@syL_`(-uO$j#p*i#y)b{o*YmsfM;BC0#_JC{2V46&ap--CFk08$>73
zb6=jCnjRf{=@fUwQq<6)WpK^A_SpA0P__yAWi{RoF;dQ#V^_2EnK51-(E}ey7(`AO
z$>uC(R1^idWi99dtt7VkgGF8FU6N3ZL?;-HY@VWo7=ro(26$X2B+^*Fcg-yJjRmBI
zj-a67!=YILeaqd6229V7X)ieztKlYG<yUHB=<AZNa!?lJG;W%IDq{A0R{kvVfUxW%
z#pE~wDZb*Hjsf~z($ZzMs-w?RxD(@a9oCKIAog7KFu=8l9OCOqPK~b^Dv1?Fd)^~e
zWEpT6Jwk^z3W;ikGn`k>W!aCtntx;fp`=>YY)M)mccHG+#sJ)5FA@U56)W&8T>*Cl
zZ4GkTXl}#Hc!hfS055TgI@xuqyrKd=F)$QqlvpSJwxg*Kb#<p^#0W3b8@jkw+(z{X
zRc%v37tm@OU(1C7O1`%E`SNU_*v+<mf)1!F`s}LeYwCxTN-KP(?GV|kZaeW4^=p9x
z+r^&sycPQ6?)hoa`aM-GddE%^kcJ3-ftkCpRI0;Iym;yh(2`AydgLDE<LnNQ*nkzr
zvYA0cSWY>@rNC`T{7r=mKer`HG$3i9c3iAzutSb@Bk#$IYzzMy&4D53SRExnQB7it
zuV~5ca+JyU#u~m{M<Jj6`WHpzy`xg&qm+i@fy<D@A^nMb<drd#ouqGrh<>?lp~!2)
zeBwOF>Gq_>r-}}G1}okp!WDB`Zu!2cLCr!Lo=JHo`vKl$mNaFnbJI5k>1geT+Uc2&
z%V&-|tm|(Kqb7@1>&wwri&S^;SA%LVgh8KI4wnk1l-L*8?U6&`mrJf+A4Fe~BHvv_
z6YK=MkYBF5w9<LECI3UmC`<d2pbK7kIjAT9NF{zK!s~W+JUBMWP~()6y|GKn73zys
zR64opM<#uvclNdnMYW?v%RK2?d_qTHM|G4LI+hDa<`?~j)M0^p>Zs#jSy{NOi(erB
zW10LX6!Uz`<KWuRZaIRbAFWOvM)`zP@;0!FI4dGn*atOwWkiKZ#;RRdCsZaLmjXSD
z+*fICj@Bi{^Npd_#F7?QGy5|}!|F5lP@m#DlcK$&AW`_5)V<qdhUb>jhmv~BHd5l(
zVDLR(8J%n-`(|(gLbcfgF6+Y^<67PA>7!@0XN<Q$)92lp9h6+oy*glExm=%whUy|K
zQSg9Kq{)3->$WdkoG~o}ckTCK=@sxjwj*JyJ(FcmlSK^hsg7ehtnF4)Z>3y2s$rp!
z9C#c``d!rsrZu6sR0=O>juN5%_VP~1GTFTI^!PdbJ`I^C@o$gA%6WI|CKVwtTQ>B~
zX70(Q5zAa8Z$VdHX>ok9)18XTX6@|FUN^q^yCPw1yCrwVN|2&STZwU*d$ubi;zL(m
z2+)x&>FTxxFGkWDc0)?WD#pBQUHC*-D|UU#crn07Jp%rAuebJz<iX(D6!x=o3_ZW9
zJ1UeRD<;~foIF*S|Mtq2c>Li63=qG<m05yfR0T~|PD6&p1Utlb{G%-|=QM@xwbRPu
z3;g}y=qPq$fTsrhXp`c?#X8C5Yo@{Zy<1sCw%5xBY8H8ejz3zU4Lcps{2K2{gVT7<
zD>`3y6KgqM@#R%Zx)UXv9^$w)^W4{~zxja|P1%B7b6s>0tUkRkI5=;eWSpPB&vE%(
zwbYi7%=eDb)jU6OugdG=6G0XmyDn%Nq|Mh`%FT^l`S2AkYPv6hDo2ze{7EU3v)se^
zxgwbi9Ic)Dt*D0nQ1te9$ueI|?}_cAt=Wy%QDvn`EBV%kyomv9x_r^rWE-{=#@iHw
zPYh??0*(q&DU?SreCQa?wq<F>@x-1E>E6mp*YN0iQtuk^XBJX&BHE~nX3<V-zN2?s
z*|e^f?7GZqxuMQpj6C(&O02=#{c?3@#1nJ@fra9s{gX-cY7F4IAv?-l#I@wMSSPM}
zhymswHdgHm)OQ%q+$3PT<y809$EDM21p@>tLq<%a`Izu!JYQNlt=ft<bs|!i>&wM`
zyN!|tXmX-B2lm904I|b+=6}3P6YG+18w>MLwVrrUau~Y6qDXm$&kglj)dIA-UAb4j
zRTrd&_j0q__3nouYvhIF#NQOOuOcd#qPTZyI@l_5&4>b+gx9lohiQyn`vYN1$59P$
z*N)1y8c?^;4yqIpnpGR@Wk|)K#mNrDh7Y>j_gN7HZCaAbEtFHROtds%Kv(x#tetYu
zZs>608DC*4lHCOAley!YrY<iXauLU$l7R{$#vY?!Rg^Wk?O0#8+gak@$0Ev(H|X8P
zXR$Cii0r_txz@cBGpQVeC>X*38Q^5v-K>ARXKTH5m>`}$1SzqzYGB@C<D@GeQr4=9
zs_BJK&LPVu!N<nxcAv~K2n*a;<v_m|tSj(M;yQnYckt*!$x>B7v<e2eI$3l*EV_?t
zt%7ebV0k~FNtw>h_1i)9q&wo+5;cuDP1r&u_ri}>CxbI|u?0mF$zLTj)`5n0wWen3
z^}(y#inwk&O=x-X#g91A7>lP`wBN~y79QC5H0jhkiode)y{OA7W1P~mp}V=+a+G3w
z<r*r`#ATmCznyB4?~QM_PrlsJBvKJ=q7vD)w;quc8z1~4Rw}Q$c|-KBRYw6*M{Ith
z+35}pQFCL^(>50w+-Hj{>2p*u))pR#_A&`|t4q0q-_VD6;6kH3*{X8krb$ULyPR9j
z?pBn{msC;~VcYD?8&BFkt@vR8Q3KZEu1POZagDx=T2E#)n@nKXvbeqwfz+~|=pFWR
z^mMf=BqsOUsyfO)*nW!p;@Uqyq_qoC-;fz&KXw{~8lc(LKcV5siHP_l|L*z%<7MNc
z6>@Sd#}(r#qid^9j8Ox|8#?T0_8pUNc}5Zy$u1=C94MIDzARO6LtudfIpomw;>t-l
zfBIs>ZbMq(8coXZvkaV7SM(h4f<AqZy}0B`Eu>#aF&L3b>b1q1sXekZ@0nOJ7PoPv
zwTw&xM;=FViPHgzxR+e%u37A-_~wfZ1%3h7!r2j2;bsV$!Y4`DWzfJ#B|W(@N?<*j
zCT)MDx?@e-HYevXSt*xN%!OM`pGUYH2m|n5RDj$*9I9O#Say*!auuCk*>yjLzcc5c
zLFO7AVSqhwL4NeiRA8i-1K*68FnxQPjgJ^MFC{}&NAjQOy9yD`Uh82L*%)FgjPE_p
zzdAJ_=t1mfaH_Z>ro_XZbqv0-IEGHF*a2@bTS`HJj)leTPsbo{7DmU;1vW*&TosL$
zuL^!CpIY%6>RB(S(6;fC%B8oBnW8OyIr<GWCP^sc-Jqa14+r(2my5<&nypShFNj{-
zqe9+W*}IMbQdWi|aS=KB)Ac!MBe(=YYnhnnQ|@F)`;B}L8ad`kqxz?txn8blc3+g1
zZ7;|0U~da<uQ8s#DWjinPqbH^__$%xpjco;(vvBfuwc!rGu^#C2JxdPDt^rc;`QN4
zOEe5`+3%JKRQuc9@Wu!q@#}Yb1orVp7F1(KP@aJ$pSTxZY<r^OB^W>`O~{HMR;q5O
zx@ysRvL8;;TK4vhlGUTN8qvu&gKELcTtii%dtBc8dM25YTLsBUk^N5a&UTODqjAFn
z8X8oSm)yu2$*!aA)pN=DPHFv9hc!=Cmj{>DKU?mj$=dhCvyATK7_WF5D>_Wp77bKA
z^J-y**>_-o+7_P|$F<KM3){Q}pY_Sm8Y`@alO;K&6TM831Q$2rjsm$wKi(G;Qj-sk
zVTHSO;`);cp4$BP8|zn?vTBAOh<32%qX<0tYQ`*Dgdw9v)vBtCNje;y)$~c_<IPEG
zjpvW3Xwtl!>o9<2{$vNY7g~H%ETvC?;p<Se;vFj}-d$@eib}Zch*JeWicXEHU)Q`M
z10psajm#s0#GzaT{EVqG=8HCV9VZNZTYA7pp256to*2Nu%NCMLZ2Nw<=#Di<bE)jc
zWUl1`*C1<BzNmWUh>M+{Dfe!4rOnW=XibvD*ao`Y>Y(5jRg}xa0~2Q?%f-zz4zRmN
zOtxiSXw|M`xqKV$SNX>SKy>Egz9ORmmT02~EY0xb&OOnP5~mv-J{oRAG7XDplighK
zUVe3g6nxPOs))_ZXy|XR#@Q<gq%wIs#5<^o6oR>ql#haw-ghcs|A9IeGE=PuPDB)x
z-@p5Q($>~W*by0FJSnr9N?l!;69BVBnd~TziWTnK8T<DZA$>Rk79UvMl2q;W4#fb^
zsxUx$399LoxB9d&F+Hjw8r8HQp%SQ1(cSZ2C0t<z{NlinezLCm_wKM3WNZ|D$bZFf
zz_4a3x19*yXme+0Ir|0k6TXgE+deIi<}Gxxb#iN1@-b^hP7OF9#Ycn^q3mrfEqlbe
ztNm|Mm(bxYpNHFW3fD|BeRpWK>f>_zeBPPtC1vWo8ui8>T^L-|uB@i~sJk&J#W}fd
zigfYxy1*Ho7En+gII-xds#%ybUBecamyry6{myVAR4i~J)HXqNC(<XbMsI1Nc+zsm
zX3EN*)jleLQ0U3ok4w5r$a<fysumiijj|1|2}tmU>k&)Ye)z^i&~$L4ZXtE@tL^yu
z$Iely*+&?B6KweG+PjYddgVh>p$5?j-5>00h*pcL%ieyV*@A<QudZI=)6wES^x2Tb
z{HIr1M05{0Gs*>L7CrM#CxeeBQ_)m`6?fY{wzR{?4D#-}Bc(6^=dohg#r!>Gk#v<W
zK7w#5sfvruHAZ8qWfgUiiZts7B^F(q)-FOwnAW-C!a`Dq;r6^6`CgAF)(gj$z3Mi+
zeWeZt#uMWs9<6<$o$0EPDpf@@Q-N=GEbA5B+?<6a*``8Wqk5Xc<ne5ygNnIcj@O}0
z1<i1=uHK>GhBYEI&D->5NTaABEe2rMS<jCg99%4qQ+9#lPP`SWQ4;tt<n0>z#ci9a
z2<rV{xuIlh#6O^W3?4%uyCzf><U4P06hA;jIkv?ayxZZdO^|P!vunT2n$#P_a?Z$D
zg|~iVDdtN{Q}xEe=2g}qWVw`Ezug{}<4vkh@g}}%MHRkC{xYJlZ(*mlZePEuxv-aa
zVDXjnwzapG5Z~kV;=Z+!&qxwg+uJ#QyYnM8R3)yiQm$x1@KID@?W(8VRqp<#mV$m3
zA)ofZ{e^dRgFb;|aluWKDd4M&?BMv?WXi-b!9WoVt%j^Wt{G_OBFGI4g>VTyeZy08
zyTV&n)i%M_M3!V_%ne120d`+A_uZ6x=B*RV3oh<0*q+1gOk!Dr@t3@E-ZD++-J*B`
z8XD#N3Ha!CAqL3z@y)AgI-3L23K)C8G3`~QEDj@(W^xoa5%P1T-;50mvk*3Bbwb~|
z5^k{M*B-l$I$*1E5TCgsYImmFu4cP8a}E$pAp~vGVwo7N{9J|vEz<RPC&5eX9b_nc
zVb2l%G0z|(Xgppyj{s4zh}0IX0eihPR$QvcS^rKa+Vy(%(2_%r_aUeETv>6ELBg_d
zA5sN6Ru`;QBIKtLpJX)5s}l<YT!_LdMc&1^>ff1M99l-C_V30b5epX(CAr7F%j8!E
zLbYNm_cdNAf4N-rY~Z=GF>H6t+pWBMLSqs&1HKmMSnYkI@YV2DJ$^QiWLI_64?K42
z74_Yz<IvXdc?W@v_^!DbGQ(W!BF*&;nJZUY>Z!@siY8-GGgp=SxVhGmQK($FS24br
zw2|1MX;oy6J8Hiy_@F?J?l^h>x*;-W7t!3DJ{L;jWt0AC^`JVVZjiI0s-aV?LBWNJ
z1_PXT^__ayfXwX|=|<nb<@f!4<<NS$;3YKe<3^ljWz|3*QMAc`FJ@r5p_yPHsJ^Z*
z+vk)p|C#mT>h`BH!Cv0N*<TlJS=>tc_Qd6mNl|ojNIByUWa{(K=YvQe71lhy8sb&5
zh5=KbqgaTj#j1;|(Qd_YSYq5BuT<_Xb=Y7IR8)g3Rw;WdcY?MwDZRL@odv$pb#Uv9
zwcPzDln?Em4&5%yf`|_^w!UirR`!U1B5Ab*7QDM^8?)EPgI~&Hf9i&s3Y#c#V+({_
znS}^O1mKt72pT!eA1z84%Fm^p(R{!8(bm+d${7j6$D3Tzv0PlOIqcd@4ED!iTEb~E
z3S*L`;mmdGmH6}-Zp<jidOBsE_ehmadQE&lR@tx!cq#O>Rg0$g-5W#KSBA7wp%urh
zC1p9&3QXUQE1bpN4WZLB*L0QeU7t+%P@prC(&l|XX`rizYwI&AxY=*fGj<-ak~kGU
zj6m`wM5=!}>O#_N*)BG<qb-sCeaHbm;cG!kfg}fhp*{K=>BuG+>OioeYY3@2xffO+
z@Gyv|_6xGUt-0pr5moTxcRc;yPFD`i)i?B3N6qvtiY8T+3>f$9$-RZ_szj*p>c1Lc
z7pd!fVc?ayQ%uc|0q6>43pZ`wAR~|2Rb@IV=sDu;9u0<zmX#jmXGC8@s)8SmR63Hr
z9EYN~Hu@kG^=W$weBdYT%S_-pBEs_lM6Qg{KD0I}p2h&pXIMTj4NBZd`6Sf%LVc~K
z{$2|cYS*V>S3l`I25?eE(I6chN{|H-J~D#W3R-;bR+X1+55-L``*an&->(>Zw31YU
zW^429)(o{Ybg5#iDxK9v6fE!!3O>Pp8)aQf?#RwN;u9`nM=XgdiYta8Wz^6*#6!9V
zW@T&TEhAN5vP9FH8&vqTmKwUp+=?bsK6^LhWeev`MU@gM5ZUJ1sx%W9?uqIkQgT);
z^H)Tp?spB;Z4?*w=8jX44y;Yjd5yO3ee_39qEDYI(M3`%_E{Ei`iYib#cl4VoY?0p
zFL6EcmF?=)D{eSK^sQ8jAJc;0(?1^i?&%b0+{!T>(U!X1bh&z}!b$%Fy$ky|I&adr
zOUg1+3Vlb^M7^umS8!nWk-;8G$NSKM;*e@9<ykUPK5=!Psl8B|9y^rCB!{=5OVBa_
z;o&FD;GSl5TQ)=HauR%|dGXQ=#m9N%%cU1wlO@&jvm4>IR!*WOoiO9vT+7jf<1_om
zSznSCV$BYh7;n<_9+qQ(TNuE(C3@G#2>dvNj35Q&G*4Y^=t1*&ilB*8`;g#A(Bz}V
z_BqYhcA*0b?2+mUs{i!_GlE%T)ck7)kDHAH5Rg<*K84+!0{{X_aDx%M$9Mu`Jb|5G
z+%nu@|8Oli#mh3k$$X&t1SfQY+W@cU!4tc!1_0;m9j)QcsxHp<F3w=_G!}N>$yvh;
zfv`KFP=Gr_p>P)%7J<!UQz<(~Y?<_=u7<TcmO|3n8CwU7{=pOKsA39(YRc$pf}kIb
z{itx?5rMGKfI7R_tD4zBK;#8L7C-=w01Pk%oB>+E9JmE60rnsS3T~pgf>-Qu*8X=r
zuyn#u(#{$FQ#K+q7i&9bYxoIs5P#-`T1r_@@rPc7u`F;|!OLHLzxcPltJ*tTBj8RT
z{wkJI%HA3Nt2<zK%^ZIh)GeKqe;1@2;ZlDU;Ld*)l+5g$eq&TDon3zyWMFpEzYCy7
z|6(l(v9<iEk{|j4)a4|lKxwc$#eljwEv-4i#q2KP8@70I$T`CQ4JK*#?{t!m=9*e?
zXIXl6JM1X`J|ykTY5x;k-O0}R1b*M$?ymZ8^0Tf`h%>@b+SJ(;+k+D!?_1t?`ZYhW
zc`PxQV#NlOpcX&a{7bW%;6C(!YE}bc_XB?45pq`#%i-iW4{=1;>sUd-!3F24HQe%-
z`be+{bx<ZrgtIdOW`}@V{;Wdu3xgHmZ*byYaCK`-tG^@8{X&4U{iesR8oae1GW^_v
z#{HF^tf-qOIFg@@f{FN}pX-qL1cqIq)F+hW|19I}oRrU;T)_*@$t=BvotxlH|G8Yi
z340>J-U(D5V7IUUF?Qe;yS0w3^aGL{8}}Q+bpqE1ufJ$`PaxQt{}Xb;^E+4uz%>S7
z{^NnSh(-TL6z2a6?nD<@)>xB;cT&QdF0Avy&*KEfaZ)&i-6cOMW2FZGl9PpirN=Ia
zQzw`o^?t5t+`AxK@ccOj)Y#mK3&Rf^aN<*dCkMiQXyOEog8&t|3uey%aM0R706Wm$
zAOKb{bqAq87vc%&ugl+H*qT@l|2+Oi@Eh?{L~I%EVu!Vp*pA?vAza|*PXDs%A<mp2
z?!>%fm&)(?2m=3QJ_C}!=lu^c)PGOwlTP6~*;zxNPTF=#*oBGnk9JO<;6U(2@FX}X
zC`kXUEdonNgp2(@K==qpYfJ0jHdjUi%U$&Z2J#>_b#X?>LE%tGQ)j3-2mmxa?0?-n
z&i)|ALa-PGm?bTk{O|5Ro{OX1KW;%M%Ks-s*~#*sw<&y6J7-N(%YRUjK%jPZnoxIV
z1t)n;Wu;%{kMI}xAH-*@5RRS_cGi}^G)4NO^YXvIV9yE6p%$htC+7H!E7Z~XKagwx
z0{@fzoSCH*!Vcm1H|1XV!CzADHv+5zs3722U7vAA*n>BCC+Oep-B~-(F#a2q$n3<B
z{u}%pIK)=}N`A8bZett5Iz$1u;+rS=A8YNxNgn5iT|0I8q=cQ&KUOW49=ML3ci5$p
z1fDKn_8S0<Jpg@%_JM1lC(j>GpFf^He>{Euc>4VD^!elI^T*TYkEhQcPoF=YK7TxY
z{&@QQ@$~uQ>GQ|a=Z~k)A5Wh@o<4s(eg1g*{PFbp<LUFq)8~(;&mT{pKb}7SzxVVx
z*;Bg#?uP+@5qN_8XP}!6AOX6>AOJIPW11GY4_JYDXYh17$=QPxSN|6jw15=&M+<NP
z8~`W4k7fL0m+mf@1%PSr{P*o?Y||&Zr9U^1aS>)Vv>*sq1`cxs(-S=C>tX6_1(trL
zKV3wWO`UAvp!?5XbV?qMv|xz{PzSpK0Xtv{?zdZ>?6zYC1O7L12RGAC^!j7hpWwvT
z0MsmIig?7z+1Xx*ogMDPW{QoIzy?9U*xgO-**V!b*Z~o7cY9NaE!3IT3<~agi_&e>
zG|<snn~T!v@G5gC+e<;MtmQo&p&Fhlnh;N0h@d&0xEQU7yO2A~9tL$brFDnd!JUNM
zMd?nM3xRnon4OOHgv8laluqI#I)kqAeOf7mBb1hxjgJ+=$t^(3FUZEpD=5Il!-9?0
zz{k!Z$j-^b%E5_^)4;(=`}3d!TXQtG5K@<x{n-{+5~cguDK|GaHaBiIgrg-pr=Xx9
zI|mm#7Z)o?!Rq7zcQ$org*(yz;vfxmf;d{A_(0KOIfDK@F3zHKprk*#0JB$C{>}J5
zY6}L#_UnY&$ypuxml*$%+6lXP&8`l0Lby0WpddN@UzKHC!IuAL1M|<yGOkd#^Y7}Q
z>i_4Jf3;%{`AugJItiSp$sEECwS&Syeoo*F;QZYo`(M#BepmTNr+%YPrVX|MP+LMj
z+#*cvq!ADoEK3DxQ92oE4naX~ZVny^P98o1K|x7rK4~5vE&&NaUVaHl0iIuV|6T{=
z#%6A9F2v6v#myxkC@H|n&&SCr!wY64rMbEJr37Rp`FUgne$`cgJ2{)eAy904*t*tW
zT_`7?AU_`;l+~OM!p{of<>6x$;N#+Dg_xOhahY**@<2E^PwERvIYLcA7cWiFz3bQP
z{LAxDN`sg7XV{RxQA0t0FsLXUHjD@>haf8_w<b1>2(J(~#~ltXAr6ioq{;|$YYUJ6
zNQ#X(@()sQk(h%%X8%iKbBK@y!VzW)&KGN#sU?)%#vW=3{s-`{;SxG=hX7j!#pC`v
zTtP|-bQH9(wgVB^CGca!q@j-1u26GXM+A)aWDW~i{|8-i@Jb7Camw(^Nb?GU<G?K-
z%PA$xFDbw)%O}Od#lcJWv#$By#{JhA{;VtTKdj6CTNrt3CvY4*ey(s0sKd{koi)fG
zTp~iI5Uj_dD4mljC^NQEEbu=G{9haVANAcpFS~ym%D<1#4>Bi&g|nNfBUHi?oY?<i
zp8RW!nP1{TtW4pSP|$#~(_wqcjx{wuy2k!v2>$Bz3GQ!Z=@&U@>#*71Mpo>XG5nMM
z(ZC-K{L#Q44gAr-9}WCpq=CO))1Ywh(ZUUU3Hw`ExVzX_(37xmKZ36Pm#(;f9eBTw
zztzMBLBsux_^)P8!ouMoaCY%<z&L7ug@qFb!@{M2V&db1q0N3D1cdmfPo2R#i;Dw*
zVc`ILJh1)WNDzfbfJ=yT1~_}}JT~ee7#I!@D-kaK85bNdWZZ?*7x8ZpT%rRAIWJ3a
z(UYA~le}Wez<pKS;qf)IFh;55qRpE;j%Ud~^zh!A(%^ft6`mrk=_Dh|F9*4;rL99z
z{IPd>+x)3>#4~7W$)~;<CIO2b7iK{rd4+qrdis`D);6wg?jD}c{a(EE4|p9J6&({B
zmzJK9nU$SWT2@|BSykQG)ZEhgxvhU-aA<gBbarljVR31BcW?jT`ymqSJ~oiuDZJCC
zPMyNXKMey#z5oWYJI#p?&|Q*HBj7T<>_8~_m_Ce5J=yFE_n9Jw4?R+jn^&iv@PP5`
zu0f=?Qi^Z#l56tGnBO|<^fW@&87r?A)J2>B+4B>DcbF(%r<GzO+C}~dX?I&r$3ozD
zRJ*@I+R5u$xxb9bs%#xz{4S`VXYJu1n_cyJWa*Gu=$^ifXFyy|b=&AN@}H6CCTAwA
z4~!4i>xSx%3SBmQRwlgu?*(AG|68h~-+Cc4%}+lrHYFqD34fHQ|E#>JpFndqW1QaE
zG>4S&C<Z{ZjHTxTWq1d38uJ;JM(|6Tf&kzVG3bAmx%rXveXlzUFPaNVqdb{|H~IaH
z6A~C2SD7^`N1#DVR+H?Mug6>{#ZN24-%3;-;5qqzH5sM8?~y+{uUgn}?<raM_d{yg
z``UnQfO{Er0>Or0sznKl-%8^v5846LG0j2`-vmuZc=VTUJ9vCfj<z?)z`A!26-$?E
zF<!u@=@oBS3vS*{Q&%N{$I<4eX?MelwWI0?zskz9s+mhN*B53PMF}z&n(|p)w|(sT
zkMGiK?lycvMI1jkDxrv-DA{td`QV=wY?*#6N&>lVz(azU7N%~&-~6>8fkF1Pp7ndv
z)`lX{7d1(qu<b8!Ve#U9Mf3LTho&rWiPjs8wU1lrX`dx;FKK$U@OCD$2s0CQ5o;0b
zU)4ZWpLV;t!+1zPq&LEc0ie54UGJf9wZfIOT>0JCMu#33oR$%u<<`5skP+7+U6k8A
z`NX>=zVPe9M5o61n9Twy+>RCTTC;g;;_j^P#ptNJZ4YB5G-g$0cAP>stl6J?Rmg^u
z(ow1I+@cYCMwN;h-Y-*>Avs!BTEC%qI<CfM{Ve5n;HLRCR6aFM<kfAlsgC++5ic@3
z6CbK@ZRvSqnX1RO(d7v@QM>Z*F6`UhO4mjm;+<#9qms*chnSVb055V+Et!Og>TTot
zRo4`7jZhqXdMO@sfA*b+p_U5ka^aL;icJn;D&otO>gByl_H6D&2d@*qdKG;(Uecd1
zbPPrnmr^{`3@4|z+OsFpd&s3MKwnYVm25mwGrXR)W_d%%`o89qJNp4XA3dq+J{ytm
z{YTs4i|P4qx8$TXW*a)cmMmHpjDDA(dElyvGZg`!VeS>tp3J^2na~p>!Q7{K{gpE1
zIYu?4_%jY)_n~zR@YNs!UCb}cH;%v5v2y=G@S_0yOqBd<9R-?=G~!zk?hpJHxodYs
z6NhrHWwS1#Xs3MpXts%veW99e;|;gHQtNUSU^_Lr_!rVxl}qjOZ_?YS738K6X<iI_
z70$lep}Thp1C))0KKyn-@D*WS*On;tC4M)l#y@BDlWu-=x4Vs3>$bI0D4H!*w8eA0
z0-V$2m0~pEM7L43$9)<*i@*Vyv+6(v24FFMG&Yuz>2Tn)+@dkpP<<G)KlnK%@3}>4
zT4$4ta(LUqD7lmzBU~)8I!;KI_GO|1B`IBVd%~oXukC*RGHh%dwmfhPdFL_0Dg;L>
zhVC;<zW`gnR-W8ul<W5==f!91as-3MUaw>&_dePrz87_Lmo72#R<IBlM8TV4S#hxv
zm9VH>GdW?9IHpH&7E-myxmU#+`erk8a_WFgRJdJ%(gpDF6J}zuJ#EO(#Gst>RXRB8
z=0U_5Rptb>()fO0jX8SfvMS@7ev0V?%}AWe?~dm$YJF?7Rlb*Y8DXF)od5b=btomS
zTJ0wfAGycWNgP50eZ<f5I~KMK93!1)9S=Pz8Mzc3Y{sA4X>z2F^|Ok+rFm%jZVb*(
z)!AbG*xF5G>FiS!d<qa>3%&o^p|-dQ7iIU}$Gk7UR46`=uSI2*xMpbVUI??D1-{?y
zj4a(SX0AiNU=>CFS1woMZ@kVSW(ZQ~vkx@aQX5Z{o1I8{<zZko2Md`{?;NE)2jD5*
zz-x>}8_VW$ig2U^0GFDczrOC0#}~CCt#+guPZKM8MyzRqW%+Vhspj70*G>a{QaZ+c
zti&v37i827`?tKCBzr%u7i*TD$6Y_q_xdUybzj|=3yMS+l>$Z57S-=s_A-x3@WSYC
zM!x;rqR;X+CkjZU5%P559}TJa$3ub%ruV<q+SSnM2u<9(>>>zHUVKyKmlC_oIo4jp
z+542iiOI@l(?BwV%UML4OVj-Rgf3YoZ76@eFM8T%r_Z3>yVYmZWXYM8Y64|R8^ptx
zCvYK*VTN|Vj4tt(+5(r8!s&f<u~Lx8)59E^&5G5%<ybKAPFlEing=v;Q~??mn-(r>
z*1-_eSW;8O5Dssd6sP*C!zHiCeNo|NT0~>SylU*SkOhm4=iFLB?#UPw5p1_K_uofZ
zgycZ)P+Pv^x48E@?7{Aq)XPS0CYr3Xd73F;aJdT`xsy)03b48ay|jCb%}Y*nsD45a
z5i0v>d)aul@lLUy2!%HNA?fDRffrtF1<w-*sEUTaQ>U%ejSLHi7cd+8j5Q8u%Z69y
z4$VHa5YfIFX@FWYR<BEa!bqd-6%WXt*=gWgdlTGNv%s_7$E-hkw-ZOugGqkIL?^5*
zB~;^$=5F}$_MLNzfmLxY15`&JK01teJXnCf6qrAeurqKC={%$pxr$EZdBXYNB|jrE
z%<fa~pghxz8^b2<&PGt;sJ<b>XMS5WPeCv9D@-Bt)mG0i`muyKt<bamQtJanGMY;&
zNn77k4J?n=#WfnR&#?oxzTD5puN9=OtZkJ$k`t+DK=%{b$|=j)GHiraAvzCAN;kDX
zXsCQ<ASrWbeEgWEpk)Q}()XcSwVvaxJ5JPHZVdc2K6}^wA!dctl@?kq(BxABYWjzL
zU2oll&V+yLoxj4o)k!Q%m{V@M-&asi_HZ_J-D(lpRmyBtl#r>4A0(?un6)*AyhhJ*
zd|Q*@vT)+H?$XlFR?C{?H_lo3iyn9!wHh2fdFS{-u!B-$F;_nQV~Z!yfltN;kXbcd
zk<bo0%f(*h6dUbu4(j;<@#w=h8dS%!$oEi{yxgzG&YUY>(L>b-4KC{qn7;ou>rboU
zi}+mHgl|B6n$X70-J?GHZkG5VZW+#d!9^9e(_)k|EIl0V+#X1`{#8Ox&znT`*)z@`
zlj=<Bxg6_WCyqO&PpO#J1XMUCry9JUxxhrOmuVQ$M8``WrYAu;*5J+HTf<5n%_iK6
zVt)8yH~x^c^n$d{VSK;dZ;Qq*)RpI!35Ty5e;%&1397fe#dU}4PCg0StKxt+<;L&u
z1E~U%gQBCX2?1he^0sU;N8ejcq+*D{H#O}BUR{++?<w$7cnY118wh74q9FTci-5f1
z;;M$qkgvU5y_~2=d$(Fixd)mxA5JV52Gr2o?MCa(Y#UXC4GSc{Xr0^QeLZZHtMP_p
zPcNsbQ;|gW-jXAEPV9njSw>ufOQc?K-NI^v`y|Z!_1r|#SiNd_w0F%I?FEq{u1|J-
z&~(JL7i`AbZeo=1C#4rDT<G|@VewR@!mzm5uZ+F&DftgOob=<~;EH+UktKCRyi1rB
zI8GZWEqc|=kk@Ikl5nOzg5jN9sGg*QJsCS%u5y27<5P#y7nsLYgv|C3Pp91I-H?WN
zK1Nsg#f&0GOs^g3g&tNjh^}pWl^@IK^zt3GzmKtdxF$wp{eWq<Wv%V3Kc3vd9oYdg
zUaf(7!Fy+x(-XC{nV)L~ym35W|0?ErU_3v*!@C_^e=|?}9h3ZpVA;2k7H-M3B0;M-
zH{?%+JoU=h^Q|dHYd-x%Kv=1^lNoy$t}1IgbF=$B>On~S>_+Q7B|oBkYRSM%S3LEs
zuLdRT2D05c@Y_XXFqL7H3<+0uN`PnT#Vgqt$MtbUnpW38m3#5rIEa{#hn9<7&lrHF
zc^mZ?#2GtWBHNsnAI_<blQADsLmJ;0>_A*;yW~0Xs({c>$gPT=Rq8!pbtaPnsbyU&
z9yesIGoVs)sgO^5yv5d3#f_-SyCY%?_XD-U?G?Vgi}D{Ev!1_48lt^lf-!RHhlC6}
z=(Z=B*9N1?gp}qD{F&y|3vuz5c_{3&XL{p9JnAe=Z7nHo?dG%`lF_uMY2Dh9J-mKu
ziB*L@FE{y=ZAJua{;ixz>&3ox_c^I!e(@DA(hmon2WCuK^F<?Rp&iP#9~<Jv@p`ou
zV3YUr?8BD8*yY_uB+e#+p6zoat>aWwUn>cbZQd)=F{|49Ed%8`Hjt7nO)0%6pUrRN
zg%J6XFpD(tsOEiE!=t^!5_W@yA<(xr`j%Hmdwgd3@!T53GQuJBQ^+>o7A*A*hn2bg
zdyyMZEnZf-^Mr0P47*mf?T|VH<#PC|?>8mxejAW-P`8at&dl1Qb<wSh97u@mHW;u!
zDj^Rai_J4~)Oo;v`dnuWD!f;z<i2Hjvm*|r%Y6dra6x)g7S;#L;Y?~TC?`J~POXJ<
zpz#kac{8Sn9#18lI~Adjqm1BqYkHqtPaZ1pAde8JX}>d(vGA!fIQ*_no&beC6d}GD
zDnwm4Gey&;>my~y-vn2f3M}PQ7Uktzc;-HRya|cx?p_}ixOy*Vp!j?41^gJBDjfPa
z#)E#+nxwi5N4f2+kecd3!L_zrdkzujZ_&3?zlYkrHD%}^GneSkZujb*$QKce@wR(_
zfBb6ObpH@Z6GlZ%<8i$^qR{KWcm>n{-@y=fOMUe&dbvcMH!%?wec=m-z``+EXt*kQ
z`@+gKbyH4xxq^Y%Gxz1&&V-!buw~jmb#N;Yd`o~=vHQ%gAUVndce~@<OT_KeLd6#7
z)yOsb$1m?bb!rHO6;;+oJP9Jz7QovPZ_CWr;MZR4M8Mh;CdT6G4HJDGW>>flZI=95
zMPYVpJn1rPmv0*=Ipl{63~1fGPf*XWVK6xN#h`hv9&uHfZ^@0j{Z1mwx{c3!0p=j)
zM=6g;-hN()TDDAt<mi|w945v9{O@KHfh+wTh=T^Gp3}~fICa6L8N_yX%D92;)jHwH
zTk$OlvFR^vgbeF4nYIk}^k~wC#~$#hxHD(?6}!g>re?~|K0413{W*uH%h#%YVgIPS
z$MTEVys@F=0U@>UZTaAyYg)>U&p3(RKQX(T7ej<BqigjNznRya-nm4N`!V_IDbgj%
zg;^$5?zx_}77W1F6~IGwp<nD%oB2bid}b?xb%0Tr>lK2*9-1BWD6Ews`#5nMcW6Cz
zHMlhQj^mf!zRkLU&n9130!`k{%ymEakTa9*hv}jV`oUi&SiF5$_j=TXTug|sZ3$iR
zd|0b4IYv33rv~mv<YN8)gPf?vRCZRuOYb$Pj0{JJe_G`1D>>c42X@|1e71&aXiDn)
zD%iHK^dZW|5&XEr@y-_-o}8~;?G&Dfb#BxP<cn1%<XO7PRaf6$>diNa+t^p0*dvt@
z2{C5q4NRgRP(Yb~U#Rj?*at>q;==siPcNmmA&5H|1+xOr`CHd=rt=EA4;He9$6Q-V
zW=RgHDLQjK>?w7pmvYTfO~;+0;f~!S^Ro=qmGt)mn7dEw2dlSwLG%N9ViImo0Io(U
z-qWieu3P)d7}XIRDs0mv;S4OVu|E>O%2$7r(nZdgZ8=v)LL+X1Jg5mSTdZ|ALnkD>
z{ONV20-0TjQwqn_NVOvL5ITA!4^kQ(=~HfxpABb>oON23td=d?l~&tcR(%@jDo;;1
z=tJ)j#Sn2sh_{WGTxj{wYjN$d2ANOSazg0S)<%gJw^S<@Z?%1VKh7g4)S6>E{Xq4!
zIrXga)6oXFpfR*+*y9$gyhg+S$|)|=VmYFjZFo@renRm;nZa;l;Yym${+qo*_Kt#{
z*8S+#&i7e~#R{8aQtUcKt`i)tHa1G|k?go9Ir3NbX&Os7`v<ta6<(93WKrfGH94gZ
z33(NDa4XpBfBfiLQlY<}=envEfB`xbq{A;Q<h%ivZ_X<&u~&Gd7-%{a$xuI5CSBtd
zPm-OP-q`*c=nV@}HFa~<;C<d=$&~#0fvXB}a&miDV0K`;f=Q*Lmgb)F-8*J3VN5q(
zs?akV>kh{ZI`3PqhtY7Y?u+!T^UgJurMI2AQR3&%6#QIkAuO`g_7sQzRbBOSLPfVp
zT~$=C-j{Q$l5f9$HiwN^B=C~HPPb)$2o(kE2I`$Bsi0qClEvWqMCcn`gVk**wxfW@
zIk>Mf8H3vV;!>{o=t`(5O?DrPei?5%;M@P?FqRe=y-+{qMq3x|p5Z*8<R11pifsDA
zjM$6z)SAS5qv^rVYZNZm%T~XbCp{!w4yyrwxFu9(1Jz=@VPiG(d8XEdhj-Ucu6coz
zjPdvrcVL`!@LWo+?y%l#5%tvOZ$ccD%LfFn4mMy_DMyhW0q5E2Qt9)RoTLYOSj->Y
z<0U<R_MQ0ya`_AOGZo`&(dwgyh3?<v@ChE%(4#^~<a7!*<y;}clQV4G2v=(EOSR_1
zdI24wI?7d?{Z&~xMWvTZwT^uBmbN+iKdvdh{494b)T~j%_@JTwHG0&oM%)pdP%`RK
z&`JEEy!}N9v{L3Zk5$&@#bSH{C3ThuTWJq%jnlsBB=9Ron$-lGZ^k6|<75G3GmFIH
zY(eYY-#2;<@SJ68_f-vH6PZ<XnR#hSA-EJlx<~r67X~y$i5aEc4{0McsfaIVL5Y9|
zgfaW<Hr_RJ-g6#LqdjDM+ubyw7w=Mt4PA!b&O85fQS;GVx@UMj<JV=!Yz3;yOQd6P
znJYicJPw`f9$1%JZ255$8~8tb6YG&Xl$adutX;+cufDIvS23BcQx|{VsXL0Md2vrK
zXW442(okEbsOn4@4=J&%N~BrkgZ9GvvtIZ+H!%Q=NO-@++I?%IXU%aupRDG-7G7?j
zO1dMbx{O4othTlzxBi64gE8^}V)@TAk^<cUyX?-g^Pdr7k;|~5xLmT4gr*?_arT(}
z`&zbKWt9}<#adQ*=Uy(~F`DoYi=s@*=9m+%3H}ttcWx~9+=PPV1y>QhU1BAl!E6j5
zuC#uEh5sOouIGw2;CVKVbfmj%Ri;<0ZezmhM3ukZ(EeWna-@!Jyek-e=0`-?gLA-O
zi|>1Uz1?`!YRIBFUtj9}#*}&g?nTI!g2;R7vqMZM(uea$D^8!r*T-wt_R=P&2Yb*)
z?+Nhrm|xv_I1?m{j=-Dihjm?@%P1RDtI@PYlur3R0DA!&kUjc9lDh7f6ddzV)@znP
zd1~kL<;u9@=FwM!65@veX@+$?VLe~2`vnx6>&B`QQBNj0ikG@xxt>`qHaQHp%4jwk
z9TtESiD=zW{rvK*Tnx|RkVS}Kg;Bkr+)`{*gGi8%H!N_YQdFf5yQiethZ=*%xAeR|
zK$No&Um~kW?M$_zD?5JPXugFO-8tImVu%y12pamBzjdgC()4|rwUeZ9t}K)tyzM0k
z8Tm3TIw%f`rmLNQ@qN5zhlWHtSj>0o6%1+l>5z4K6Wza8&EA~viaNT8ZoSy#!Joho
zRJd`e>TSgLT29=U-0gmg%r2dK9_QtDb<%xHw`6=e=#o0?^cQN!7hQ&=pP!C-u5~J0
z`4Qf-0umsoyLegi8%f<@){*wps|`NN4~q8kVkyPe*OAw3J{vg<&2S4(iOi^WryDU!
z5TLG4UgR^d6|*=1f9j};&Ik-!9@EVq<33kQ(Qs2+ydsMWs4)0qH4>s2W)j1GtTs5<
zmJ^VZL#BCJ>pq!e);le{M*xzvrG5;!d|FM0O2ymh0A4r1@5}c__J*~Pi3q(vcdsUb
zQtIB>ya54s`VZPKXRi`%scCCoOnS~se4P6gKp)z%NK=1Z_tb<#*Ha4PrBAWp?A)M?
z^SmlnC->%%($n>`HL}cMKco*8`rT98m#KK6;K)<~aqVl2_I*T}@PlDNnqV0%7vDV5
zMDLbdwB~}nZRWu<ap*%z3=nbXi~(+7fJ!$Eu%qeQ;#qFu(bT>3d!l0o{}0=ZL4T9Y
z6q9)$&ysgF<*Cy&j%#n~HOQs<lSq6N6w1Y)Tdr{SOYt@c)07F-N99yUrBWB0bHplH
z(1?rD-?L`Sil*$7&?8f_ZxSAetvw)JY<z59Gk5gT=@ZvkNa#i7ho#6jgshAgR=+ao
zzudUc5QYKxcNQhUklORUVkDD?dSjDxVj>S;jn{C6=6G&AFsr$g%<%caJ1<4?Vm?29
zhi;hNaZfuu$h`mBo94;J0@o)tI-lkAqWqN-ZICZ}5*VqaW)s%M3`)jmpG}PGF*peN
zD=;P*2hgt5zsq-z>I-;Bb$)#;KdjCJ`bxTZ*)*$L&3Q2Yy+h%M$&JC~O79Q;oqcjT
zK?P3=&M3VMm*C-+?UiA9rFv1BD7>$oRb;DLK4-OcS?dvPsLeVnoRvm;vp7uYyhLl(
z2O!`HVOA^ewdH`e>74h4S-jUiv>xtafVISbe%RG*d})+Qk|Cq%8g$<1qU3T&yVrBq
z;78(;nixO|Yvazt3Hik1^(T$t;`{`mUEsH<V(e?sf8FerNgWE-GprheZ3hqb@^ot>
zSnBY3+iht+yyK=Mxvu(+sTq>OM`@V!Q2HP+CMjODdm(tUJ%@?^j5;?4IQ#57r^Yd?
zxlST}pxt=AVrL6ql3=(l^$@4~`a0KQYPN1|g3ndPkS}J->2E(z+h%jQFAr1n_3F$l
z)90k-Jbxqv&CK#QQl0)fsQ1-y?I3DspPR?+m3*=6Oh7dU)O1H12#r}99!YTtqX<en
z?@ib$YWHHRVjcr%xyg<;sjYjr_zh1)sw$oqb3<6>W^Y~AV_xiLs3I;gF<{V)?APkd
zkWgYc%5l8MRh-j`M(l@fT>mUK1-s&U)Vu;K-|?i?dmB5*5cWRV%gvFjr^`O1o=!7c
z9dM1|^MMwPn+99Nn$_Y}>2_aQPW$$BsnM6qVex=u^0Pc$%YywtZ}??7nb#@VuPTrU
z94f2Ip}k)h+P%kYY7it{junyUi_(xI98p4b-8Vf9>ORucxjKiLtIS{|*ZZpzJ5nlp
zXWms9c0+?~eajl*)w)*7=4p;}O3h*+G~an<zS4Q`9$G9o&5D`K3tI)UjXabtMR6Kt
zDO=7m%15s`bPFf48XHxAozqTX;@&1=G8qL>$lOBzq?_AG6vDU<+tvCl%8h3;Gn+R=
zPKy+^Xs9WwGKAlUIt1Tg!DD|Bl_GVqRa?+3N<Q#r5uIshQT>+jk$A^N_|1uRLC>`-
z!j+dFeaTT!fE0-6`onHyk?VCw_LEBplWZRG_9>*5l>`W(YF{3Pvfr2A$!Z|Z-XWb)
zS#OkyNnR(850HJP$S3X$wcf8cezkOZI;(ksA|N@D&N=F(0=am4jBeta)kO4>ME!6}
zrNPep<k`q<MStzDT6@HlO%$n*?_{fn(Tm=@??lq!K=ZQZnQaJ>bJ!t;^F1F!48Rc_
zaizP{Wl|QJ<OpYNlGAwEhVaz2VcLxMx~_NiNv)|3Go7DZflW%BYzR||nyPAUYq3bc
zWk^?jl4ppa@(af~aTp?ae$DN=4CAz)?t|dxG#@O0&v%%Z3sNO@bX^}1NPs`45YPI&
zHY(mcZr(w1=E>9M#LVs>65c|swM`RK9mHfrf-U9c4OWuA&tl)dbY3oXb~do#)Kg%X
zJ$EXrBkrDqZ?2N)bj3tT6kIU=E1Q~p>dnz+h{qidW`p2+sz~cv1{!{<Q->A<1r@n>
zbH}dRiqlrnbUxi#v1n^srXXxA+k5?5?UE_0ku*<F#39an*cB88F!A<JoF5%=G3*S>
z%;iu!QlL`$()J|pJ!z6e$o_^((n_uLNXOLhks_H45sa<{WfM?%Lt9H>3sR)XtvOq)
zQI>b{T0-4ZkHGN)sX4_n{H#auEDy@H7)Z&fMibSVpQnY@%ct!IEI5y?(Oa{z(`z0{
z+*-v=JC@3K@i9h)C(TA%+;sH|&m=G2A7H6ejt<DXbKq;SbGYIpcscm%?P9^~0rDR5
zsM}@%qDuE`9G^~xx<L=z-duGo_n(>@6ZpaxR?+mf%vcY|x_Hk@{?v0V>1<}*#`xn+
zx4=m<&HQ5G+oTj85j*0ofJp8D7|)$8_!-)EtC+RD5~Ul<f9!RmPN{4=olfH$G3yoj
zGrZCf#d4Ry@3e!tV2JOOY;Dw07frPri}-CX8S0H1b%F^t<Mjf`=TGm+oH6SMxSGw?
z?X~YdMAB>rXP1mL_PNID);o+nYABDSq3_8kI3(`=K9csNrV3deWfiR%_PKt))fsOk
zizuuJZ&|E<J}}9}ySUUfWMP~&lFI$52SN?BKSIK=F<U9w@dpHGA@H&2?F*_M%e0DH
zh}D9m5%O66C{<Uj*=%OFD~uGPWqxs?WG1iDGkN#a8XflpnHHZh?Wf3Vwvwk;cHb>e
za!-Q0`8=HaDmmBje*J267hUNVF6%VYrPfpfoaxf%xTHj66gkFq>9|fe$9U28ldxMa
zw=eRNKD&RB%RS;Aghnicv}z&sxB)ZtfAIdV)v}X1>$5-Xe#VtR55jN3mdSaxrCJz4
zCdE9%mwzE4yacbJ*qW#j9v9~x%WTvA(czWiu`)-&UQZPfF(;7?Jwa$;>%&_AmKgl9
z%<Aur1>+M{@b;|5QRNSE&y}0T9AI*(1)T%EcK4J!)T#_@do79`o0+Zqt_O#wt>kUC
zZS_8R&zrwmetcc{*8juXTL-lnzHh$JLQ4fGS}4*Mg1Z;D;x0jg71uy<hZb5W6b%F|
z?(PJqE$$5tNuYR<K(Pb}(8KpPXU>_Oo!yz;ncY9%zcTZ_Gr6DVzCPD=b)a?{9-OQ^
zCycnyu2d!LqD2P?5xH;7m>aW|s^Ut&T6`#Ax%};3NUy9mEbUg#>b@k`+QZ=ke|@Z|
zf%VSN@GeXSvuu`FQ+e`Uqpej(_uWY<d|^Ep&lb~jIW)uix6<W{^E(&T;@W{2c$Okv
z{)4`(7f0W2inc?uPE@C_7>4Qm3-FZFpGo=iL;k92M>17$SCsYHrWDg@zz7lI5kI&2
zHFfak`Mvb!iab?7<djK<^UZ6PFsTFL$i<B6u!Xy6KKJu0X-g%C3t-vgU<Mr0^Sd(8
zD7J|Mf`ZO=#zsnIRO>lLQzRF-JidzZtM*TJ29%6+e+^u$bwEB8R;*oLQ>73LsCY45
zU_|AVC3qAmtpA8vmq1=V+3ub@wb>_EcfWQHN;?MpW+94*f#LVd#u0*0TZ^|jEQ;vk
zQ#Oj@;F?zLolB+kVv*o<scf%Ot*@VJs;d#}iC}kbi~(N<JLlHG6eJ;8bWcTi(dG5_
z@aFC=d&3DwtV^VH9YXK$IsYNT3f62@_Gy%Gyt0b5!Zx1yb5wruMR9qq_F`e6eWrHt
zTQTHtS9|NyiZ_EZ^B-0bKn+<&Qylq&xQqqfy)V&(3G+x)u)p7Wc~h`IpJICdX4oIy
zP0w=y;IH|t$0JT$Vbhh=PA-HzK716rQW8m_1I9S}!zFK#lJlwouPk4#d$hjn_T}PK
z`ZOU;zY1yB+T&Sa$(F1&L?REOqGg$ga6tw*rI~KB-rU}C<Mrs1xji>Fuj}RmaX;lb
z6x|GQeQS>_>8Fvynx%H{B^4o~Z>)<y`}9(3hrr(eLYs}g_-}n?lbrO=4fJPbgX?@x
zeqA80r*FYn|5M1Hqm=BrEmBuE?uFs0RB5gzSo<O(OBHh~S>#XZzV3&THDvg#m3oWT
zXuu3E59{dY#MZ_tFyyvhw|IAJE~^;N7q%EE>Z&BYDIcC9)7t_?E_C1?;a2}wj&d1d
z$_5vVi^#wlkoHT$^idblyAvhp&@2#n%l%YlOe}i})hUB+BjGpGV8i_s3Qs953n!s1
zzNKQrJU%aro6*n{ZlMqebj(sKwo&5))LJaAY^M3Kt=`{EE`g{qR350Y&88U4%ZQeW
zNa<JvyH@`HAW^LIt0WDAMnz5rHSRk-*YPS!`DxjWEqc>G9tt0Aqj~i!u|A=?TE2V(
z-n4s^o)g(X4$kb|cf}c(i4hBDSgh8=EZi=QLa1DtsS;s=zL0Kr#-3a@zQ=$nZ96?*
zqZuY`sn18f!Y9)sW7jjDyx8IAPSzcb?cQvEdR=J%UY2aSE+6<6<jNl;l;Q4@@%^1-
za(Cl!!Lbqob<P{b-y(OnZl6hF*iN=q0$-@}TplCDV-IpWP;ailKU)6?iob9Z-7V?g
z++D9Jj8OA>kWQRR_JcQ%Ei22WPeXx*Zsgk>R%`o78&7-oa?U96YU+`-DSBFsnhqMP
zMDihhhBEa*R?FZyr9dRSWR>0gjYdtOQr5&^3BiZ&^a;WbF_9;KV6!3omnvEuQQB#!
zacqO|ZhZCEbI!ZLQ8KJ`{|RhXq{jQ~AySDCb-MD!j;t33+lv1CWih;)EBX40RjR$4
zqW}RY+YJ96^sH6q<m6Jev+7lBuLIoeTkvp%TkYZG2FFH(D6_#`h3|l&y|-Xv0RUec
z-`YlHVX-PbY_I3UV}U*0yq6K>qFN0zP|hb6S{s~J_uMMl(wiQ0H(05qRWu_?nOhA1
zaCfud{ggYl(stJ@=ab2p@aN#CU9bnAQep-Aa3w1?`>0{i#S<8}giwewFs5eW400*Z
z6RvfDYL5B_f-xH;@3*-;I(@qrU^0l+M}gY`aF`Z6*>?yy$52zrpzx}4g;`+!d)s73
zfQARJ3U?7W+wNoC;(hMs;X$$o&g!$r8~fkWe`Ah(Lp~szX4cBZj$GW;9#5F*o@}0;
zOshzJ)-U5qt<3_NTQI9Gzikm5AhHE3A|Ez+{ljawM0-%Ew3;1CPVOJ89-?2Vf1_oE
zHY-1>5$RZX?FwfoNjvHp|4A5FOv^ov_tI7TF=>8{wiBr`9o2QGjLD|GNo5C)_LDNx
zIjzM}6Cg%Ks&TC;&?SNALLqdtK6G0806MEyzpP{>+WFxl=8ylI%lq(7FUzyC8={-U
z+o1~yfzI&X)QCSh71@V*DQ0;LZTx00J~$*=q90V^=+A>xlWqCixo?#p({9sh7XO+d
zdQ}#0QT(D5UQVm%imO92F1ux?x8?rz&_#he-7Lj^EvLbSA_(4(NLC6Q12`Bz$vtu#
zDb26@3bjVOPVriCAf;F6d0`Y6@{#qM79rmCF8uysVp3@0ig>##%+dy=)vLWGdN|mx
z#zOrIL9-~A5dAW)U%|GN6_P_Gb;6~?nhToOi(_01E}K}{JQTF>2##c(k4iG_R|g>m
z`D5r6zAonzyFF<Ube6l9oq!H(?{*A&D?>@6#3)BXbH4G5?NH=TT|w^#gWKXiyyToa
z;)`ZQdwKs#l<S;-6RRx5px-+^rDL=g{v8Lo`PP=UfXV~g$Cqp4?DA66$p-sQjhKrp
zpt0^a)6?UPmn|P;*Y;iS$g=J|-~In9_%CB%+~aEIKzuMyQJS10gOOCS=VA4-lCxzi
zVGs`k9Fa7n)6ua}hb?6zTcR|vH89m>?H{v>7NPVoR*N1`N~wsZ_s<1=8=Qq3LZi|+
zHgf&qG;}r%oLzWJqu4TSV>0fcEtpE7!cS){xq)hBc%U5MVxiDyZaDzHdRE}$B+h`x
zNnHIiHSV~b%S<f5!oIm9{N=Q`CqlYgR6X0{{2!k6kwx}24oBMRH;F~kSqZga2_$2q
zn=ohxPMGIGHI&7j%M)(JCQq!Fn+6I@oq%}aj9rIGd%P0`PoofguMU1irQJ?)eO>e&
z@u2?`+aS_)l}5YaleLslT*DYm&hdn<S6r=^C1D2Uh7~wkNKh~vhyP$rO)hd^`Bb6h
z*_g4ZSD^@0PX=kMF8#yX!p@uZb>LjLJO;;kFDB1OTs>{y<LXG8Nn~L{p^0sdQ|RtG
zRs~IW|A+Nhw5U+n_HpAt>gbpOflq^)w9xc$^Vwe;SX;=@hW9_bSBD7k7HzZDOG}L=
zN{!k_FRcBjf2(kEH>h_|oP8rDhPN<_mIgAvyK6%6!FAWnsC#hxlTnwVlL-DM#H;&s
zWaX|M-(#1{r>r`ux{M7;+|x<zj>*}}MXd(JZOK}kg*~jqmQn=nyuaiv7=j<vRCQvh
z`D~`A8~dV$wy~{d0tRMkL=m}_Zcu|+z+j;qoDcS`OU&YHvVXe=qhx$z@K4I8G8JX=
z5Ene7i3ed8kHx;OmUg1RdiZK-QVXA{bV!@SEJDe9p~k0Vt1kgEWY@kcIj5hHUVh4E
zC8F*+p%_3DI>3_-A=NDG;~SjGgosyedz!GXZ2qAH_c-XT)s_-))7((1cWB<z=|0wY
zxZBak-x*^vR5Je-@FKFpr(U0k1yoqBdhadZiE}$$cGZ}o%O4vX5ukdjr}~Qs`Er85
zXOB2%?Jl3w=R|)&QZ8x@$+y>=Rc2Ot)d#e02Rk;0`%}!V3DWt?ngNY16!rA&Yd=*^
z2$N}_t@?qoAjW>gOMbi6{=~KG8Wun2%A1|ZgFZOz1Kx4gQ^r>U)%4gtUqRT5(;T)~
zVV&_Tt*H(LAQ`4gV7w}8^_wJ;97lDCcKr=%Df@{?L}HCtZLpm&_<)tK4&%Mide}E&
z-I_4D9B_U3Yy*Q~^ZxDiGBB|unj?j>VJ^1AZgh@Uq405*U4h-R#Z%~y);4X&WiVD!
zoGmzWZo6G2*BK->$2{-~KSs61=`Z4^4k4qsW(!ZAgFL{|wIkS6UnD`Wf{v5v0VU9P
zn99XvRwT!b*2mX&(PM`hZXsSz;TO_30Y7t~j>fgbgd(hT5z(%jFlrZIvF20L7pm-D
zdWVlnPgIj0leQ$prn!_>LEcn?G8o!T-Hg4OJMDj~j>i$D(wxO&>hJf@<~I95N^{9S
zJfZs`z3Eit@2;^+tMH<1+_*Iwt=kin;C%Y%*8Syp_U6M=iA(#A;HI|5<QX?ND)(@g
zkg)w~Iz!_4g>GZToa(~DukKQHY{$sS&GNyUZExX&lg$$llz`Ik%ux8_Gk97S`=$~5
ztguKyzW7=BtJuqDAy@oVg^*%H<LZ|qW?<j6gWJ3R$FaK+kD%ML>|Wm4daiGGN1rTH
z;g-2;uYbCa`#IK#iWu?HNde!Cx(^=Ehl$-=@;7yUU&h2$nSyrS_FXXBM}z;@v=P!y
zYe0IHBriL0Y05hf_VrguZ|h)!8ZVh=iEL!PC0e@&sD!ES5N+K4Li@i9Eq%mseWezj
zO*eIUN5CA<%okc-$j{>ce{9!(V`*uaIzb}mvZL2A4-y)UQ_<4!4!=3cVKr-IsP2yQ
z`fQ;6N1=}AS4<x-u=7(L%BM2>2a`*L{h#CG(Gwjh*RMZ~$_!BG2H`zSH+arAZnyN>
z;5O=@7wQ{6g?ecfDE_PHzc%A~=o`o=CeiB<87p2jc2wIxmZifil3OI1mqj0f_ra&{
z@vO=VJnr&*(y|`vQ|YZE@zdK&KbmgLR;Na3?||?o(@ms)`57KbzD8LZ*0ViKP(z>$
z=P+cZ=u@T(woKedlKfaseXmF&3ZY0J0SFA4ws|L#KTY#yW@l8}b7dnaw|Of-5X1eY
zQc?tc^!nfqkt<yo#j$i$zaNxR!^1Dj__(h1dfgQ9IgD!htCB7O0%juLx~%AoN2!;x
zJv5%zd^^eTBy5O*cdtn{%kOu^pbzWfkC{#;cgvxH0kh&HK;eM3cjjvfM3hypx_`rU
zzHDMZFm@W{(1aOtMA*3SY@=zyvy>>O4Q>uz<K+I(O`bG@b^G5){p@}BG`vr{oMM$X
zDCX)vAY+tOf)z%$oAe)EOm@{jJS^-7E~)$OLzY#b%Wk>p{BKGX;R#d!@L0fgw?Q^{
z_-dV*9qv%fV9M(MhI_!r9JkQo?=agpXCu*s&$_n~Bf@D{8dJd-?W(6fn=*lw_2e8d
zXy-hhV^UXFX#8U9TUj2zA$)e87W@1g+_l(Kb`$5EC-F2ni8Q7RnA{_oUiyhjSh`@^
zEZxIH%y~IBARp?|*iIeZUY;YA8<bUXLPg4vX3FZ9<xJn%ve;nCodi;t9v`D85*$}3
zr{^?DdJr<QF;vCwX#cpl{e)Jwspg%G?Z|YuR{X(|E6z65ZJ9pLy4Te(yrc#NMY|bo
zf%j8K7B(byoWYrBAk3c|mCMd$J8U}!%nI_$ZKy0N<0F@`#uf#l#BO$yu{ouKS}~Wb
z>nlq&8`P(O+?O-eP3k3G0pkx;LDX_t<}~A>SIJ8!z9ls+t!Vo|3FIwSt(d$4O0=*}
zsU-Y&DyF0_5>!KH$x-V+IhDG!jSA=LQ1rGx3GQLIl+_w*swx7}*5h1>WBLw=56|A~
zU|mH3zvlFs1p&I_jLxjHf80T|n>W3l+mcqUm&qlcxiQ&vUo9wK$6lm!vQs%N=NdyZ
z5kOTu{f|nBPxU5hy^Ei{S;j|Lw3U2@_B@q<x|9ZtEdY^Q6WKA>=HASIc*83D=B#0z
zwg(LDiaNRI+})8i2jm+t^ot0Yyjr49I$NAL&r<vAC?`)!4k0yR`12$c6=E$-iqQB}
z!MjBsQ<N|Ouk_Ob5#G-feKi|Ayl*X3k>sl1tDL#}ccdO>ij17)S5(jws-mWLbX?cN
z)5H75Nr$FlCHeTeTGP$IsuEQ%x`T}kvd0cS7Y|Kg5qW`1ii)Y@4i(J8P}}$R&OdS!
zUrpSX7T&W=-MiiKMC>5k*_wn<7evQO%yZ)cACl`6I<7_V)onF+)25FFxS>XmUU#U{
zb3S~XseHfHgnF%fQ`Ci62^e*EvHQLH&L6YC*lf1%;jy&6+?oA4CHAY`VFyw;@Pe};
z)5xzZBCA&2XKJl!c6OWQgmShykh=8bP0Tjg-6yVV{hEzKZv-G~w_8#v0A9`08DsaT
z=H?4H;$NQ)DFHdheqtAN7@9@rTaSx-qg9pW6dn=0pwI*DR@o)V@6FYV>!nAyp&S;o
z-M7Y@;B)e37_WJWzTYQ*s!MF30tGQP4mYf-L<+~;Ug9~|;p+R&)W4e$cr;YA&qc1;
zK8`R?#%BrGGs42DLL6ZNW8deYH${nM%L2Oi68(3Dc~MxDsKNUXm&IA}uIwJ_uT9>;
z(f6R!;rBq5+l%$!t4k+pdAjZ2C7{hy2?6!MpUlMi_l*4s-~+CbHB2c+dATVHVWYEQ
zDyO~x<v?bmDju$rT9uQ1GcMS@oy7dRZTBtL0jw;jEpbzN7SY=vo5eRkycP2uZg@cQ
z0nN~|$}rb0_H0Q1K)Z3Dq;ps$YvM?2D`#Rv>(kGf87%@m-R9})na$z|iT5+9jFWyA
ziC(LR^HXjufwhnD_2eD=-2i%(QI2VfpOo~qXqS_V6Dr(~YN~CVYquW}5kOS&4MQ~h
zlc)^sGm_rm8*!E$NY@9OIbcLr1`l&e+Wyj2x!V_>Z1{`Lj{Q1h=uMIbYiT48>KHt6
z_AV}WoL0(+d@t5{a=YJXi3Detu8Oo=D<@J8!-soa+8$y)TD_jD;p6ehPuQMZV}ZFp
zjic3BlxHrG5NC!GBufm(2TSnVi~e4WklzeueHBNhIGyk{eXMqR#HVa9VF&$G+Ro&9
zWqR>aqKnw=IL5jZNmWC__Ym;qI~Uur`KMPaeK#I<QX_sCNouq&{h&DcgXzB521<f=
zo8%mk7@x{Pk+j1VQBZ-W-k#LeQ>R<KwV<+fQcditlU*Ynga_RsG2e0`{Pzc;gL+dv
z|6fP;yG!6mLWJ#=-ij7p`}06b4pL$B1I88fx1o+9o~@yow@0bQufN-<3G3?->tvJd
zsr~uUdfv6-*a(|>;ri}P5=SD84P#u?M3<f*#tu(cvZdRdkNdgxQc=Ri;70?~KRkud
z;Ywe2z%$h~IG<_g>i@v_Dr$ecn?7LgslTX{GBm$Y%$B@SQ<|1J5&xrc<P4K=J16#p
zZvXl1q*JaCMgl6kwg-82N3%*1F=G;%k485t1!y(XSZkj8nv7nJ`)b;m7L^y42L&b%
zZM;o>7W!8KGjB#WHby(2qR7Qes;tbZf@ZMYAA~o=Cwf6-9rdIOcWeJUfTWK3($J5W
zsi_XTW2B)+AQ}CzeKk;jTF5!8^I`VT`mwJF<(}5Ixt}6smB7oQ!@}M@#w#r>+cx4+
zyH#c&$2JhfQ%Ag9@gu-Nb;H5RibVB$xDJ_gP|D?t6Vc|52A-?RtMBJVc;QS!n1q__
z6;B_@-6u<CM~~*|p7<W22MicQ*<7t%y;>fqJa(~<Vq$Oj8zB#=V=;%%{ESRbQ_?%f
z&~4v3AOa=R#3mh44v%c@-A`WRefhW;IaeIY9yyUgDwASqp=9ss=_^p|bT{KOLW_Tg
zOo39Z{TYlXeAoRgq@1yB@qO}b73+X66GpNu)avY01fQG>@85WY2qLg*t?0v{&=~o)
zh+Ve(WBRIq`v>KFgbB9v$CENF?^iQK_Q5@!tDPQA7$f9rwsxz;HTCwO!DjiUiV@^N
zGT1=gs8Thmm%*@(;5b{@TX{5)5tldmZLIk;krypB(SUs9hZr_edbMf1u6!1-T)yX3
zUChX!W0bDDf>89mZ^Q;lJc&Gg_;6<$vG}z_THpWF0PV(T%v|3QO#viyHv`WayQ8LG
z`=(r2C@UmL(36PTz>eoNlz5chCPQd#Ak;12f_EHOZF5BtW0S_4lC)_WW6Hr*S<ga5
zeI7k^_(osgZ!i8Bp5;$cln~expS$3pTvcMx1Ekc$OqU%nFH}ZgKU%2d{O3TcxHF(B
zb=eCEeW|2fvKiUrmu4Mt`wFq-5^}C#cEutpFmn4LIQ0h7km7~)Mz}hq-IX3U_ok9p
zqwlPJac7<lgZ3+;1E&-m|L_7O5-%i{$5z2X-#Y$Jo4VjumlP)|V4o6}2Mn8a6)4j`
zr4X8i0MNlc_`s&P(mRvA;$6_2T=man@E>~I4h8)X&Jil9@0K)i6Y{#b4$!hOwCq?s
z>HWiUSW9Pc6;@NS_w`)p*pe{SZVG8uL1Lf|OpMg#@adq-<B&XTusHCA&Vy+LZOjxl
zTPPtdv#6pQ;LfZbZ<8}Nu*Hxy<`)gV%9(VA-h&=9H7h?|5t-f%68;bd5q6XOlvr8-
z6>042v_P76FGLe~rU4jugzi0zepI=pRvkw}PYK!q%DFR)0GlLjUEJvt-4Bt*#}-p+
zu`7${AD!Fdn=mo!!;nJ?vZnfTGe{AO888h=re`;x$(qHf0#dV9uW(GOWU<Nf7Bidl
z!1!mDtoXI*|6YFmnZ3M0iL#^E$w2cRcND(@gXYrT4ISbS^CQkAGZRJvOQ=p|fW%1E
zb3YKfUzNSDT`YdQ_VP!G4QyV>(NXqIa@Q^Yj!>}wBV^!eG96n*N40(FsBL}Qs6}Q*
z_Px$B=?-U4s8K9vCb>GxSB-Pa<@^z43A1gYu8OdrmzAU%Y;O@PZuF*<9hkZMO!(LM
z6V=VwSpq!${Kq~*Hnjdc)pwG3f?Aspj|*N^&_}t#j8iFZ%V^U0RdPwk&4t0l^p{Uy
z56rA}P&vV;8V*Vwl2+0h)El={N}r<=oerySSa+id@5pf^O@}$jLS}<7WkXiS;>VJ*
zGE+`VLDw-l&(%=)CLON<Ou)qIV7g0p_U%WX3Gt^LT>z%fsF)|^hCTSZqHFKd%pRb5
zH(2bWHXnF=IR;V=7X85^*!~dc+X6H7eFzFsxfp`oa))qB3+XH#qlqhWOHp%Xi5|Wy
z=mS$%ez*-+Cuw~JApgyH;=8TaL%(X2Eh-(qzlG{GQ;dGq($PyrF4&KmLtVkL!tV1J
z|8=3Kelz7Uj=3z4X^TH<RO|DnbQr3c{u*K)6d9uoY_(WDoK}0V<bHxkBbhGXDWHeQ
znGzAEI$zM_8_iY@sZ0B~PbErXX*)bK84!&)@4{ex?g5hLKDr*nGkU<5MlcKg*AK&X
z`G`w~p;j*)E5Ph2{E%D8Zp@TjrCdE?PT^HL=ZOkG?qmC^w~oNczEaoHZSPmNtfCxz
zyo_rF+w!A(()J|Llc|3*`g~VK53OJ=i0UI~e(FWg9q0Op>P2(B;f2fW9I^*oO?<(V
z*|EROQ-?tC#&$qBUyK4*7P+^#^N8F2G?;Eh(#4HyNy?M_hPZ%CTwVv3)&(ij_1l5I
z=oeZ~?)y77t1lo3H(M8YnD$^<G-;|!MG`rx59RbtNuYASBcAtpzeqD3klw55*?6o*
zWS~Z_!uef>GV<6E?`KKuUpD<H`ziY)&YP-;JT@go09;>5RFOFe@@3w(fu>q50>(ZE
zH<;hBF9XH7XeLipE2<lguj|l6ysL%76x%F$x|;CD6)N|pCy#)-#Z~uJ3YehbpQtK)
z#k$*qow}3~^6jz=328-!nF^bw9#VjuCA`B$4%hS1xBu{#QmN{7z94W`b)1!+l7(4n
zjdQ`BxUuwcdu5vxS3^62W}J@8W+UYX>wFF>!?u`r!;>z=>Yd_K7-Kq-t=!dn#p%xE
z=?Xp<O5ZBti-}eM4TT)g%2C#Z#}_uzoRdSI3<pByB1WuURBd~BhWwy-_Hpfxaz4)9
zRX{bui?!pU<}e^O8gw19n*+1z2!7ryCQY*ZeZ$F_vl0SzbV%pO8@)-T7}J2YPBPJ+
z&~g@*a5y=aK&#6`qYk+3k?!OxoSf6u=uh$ZFN(dhI2YJrzT-9E)n(a5NQ3o<@JP5r
zpemWN2jA`mq5NQ%=GQS76OBRMmu^1PeJGQOrXIln3;4;CEqfr9FZINc<;>(jVs0UQ
zPf(O&=`u=oF859O-)x&&RWDle8i~0(ro%kd-g{~hA05tm;;=h~z5W4~6*L8u(rLqe
zUp||zwsUp;n)Gm=wXLQ`F45#}s6bR-B6apHPrH`A=4ug~U~lL#>r@1iNPpwrn}2v8
zo0}W4&bK4R)}&u1O#iZ#Vqicw>B`P2huGMzp0$z5v)OEz_tAszYx^+m?a5)NZ^qTr
zZ_O{=UPP#uThS!lM9M)ap=7LYf~&f{rzB2|wkGJ|SG5Yo*2MaBp3K$!gG9!@#MKuc
zRZ|->1k}jlGDrO+N&1?X!Dc!(n+?{=fx;F3?ytx>5PHSLluxVibB6!n30p))j@wr3
zwo?C1iz^(+v*KZ3)F3m7d)p8zF+(8!Adb$NH`eFx&)aoz0{svT%cxhnzLjj(>_?Zo
zN13?JjfKImxY3=zsF$sn2|geHD5f+}HLp%HOxeB68;vTehqX#O#HO<}VMJv3w^JBh
z9P?|&=Je(}ZU%W{RU^L5G;4GmU=iS)pT$kDiueJK`NhkYPIoOn|6E2XdhMxK{FeDC
z02jH?xP#ta9)Qo`omLys6P1Btn4ycM?nVoAizM}37{od@&7ksXr_%qy!cyLg3Q<cg
zJ8J>Sh>qN*SEu^!Qfa!gO*9piMjA?N^`tWB1Z3~nxAv!Q$7;SF_^;LQ@yN*KezPw(
zI?K6!)OBs1B-}bb<tJ(AjN9&ge#vope&&CXeqw8VJ#w)$Bg-MtOV#-|Cv-*fB~@>0
zDRa0@Ie+IEL(JHtx5C-cv@v6cPl2Ke&p$`L0PT%B6XtRh$3w@<;18AA{-?1rRf!WM
zy<r`f9LsN@kv|eAcI;N(#B-H$IEi`HI``k-T`w61>gWvN7cd_m#mNR}8@n4|{d3&j
z27%pqwPr0p^G3%xpBOvpv=Hr4Y)dLScCD(YGmAE0WWtjHVHQ+Vn16VGbsqs>zwo$q
zWY#Rd1Tj?I@?A#{pvA=|70a+Kyo*uM7sZ#)2m4((8X}l==gv(&m4~22xP3N;k5~jh
z=@^)JAL?{qTv28`$?cH+BpBsV8XsA)Ky0<oTutFq2jCN=TAZ%kFQ4}~#>1pg4fF}o
zhZ^Utef7Pvtwfpjcei{Y(a1$NqjkiMWOw5Q_ZA_qF&VTlKSEtIL86r^H=#9iLO(sC
z^r5k$weKq&25~Uefg4<P?m&k`woSpz`x}**n4l0beCX^Rl@Y<SP*TuW8`M^UxD8^{
zDdQed36c22L<{{8t4m@l=-BTHiQr(vZT?3IDIy865v1*dtd_Ku0`Z2W6$-I`I8a3m
zVvoae&mT6)>>*cH(XH2!ZQVEJabq+}b2O>ciMn$aKOtQKjIEuFherTrkEG$$@<FcT
zot<eF8=qAdj8A);1oqt_&nhn>_p#fFb@{YIzadas-#{K@mqrz9nj7`5$}8Ntx2#bH
zbob_S+DEYLmj=+oqZK&Rk&Io2Lf~D&p3)=svzKt09JUsO$B|~?^xP)9)9eXrmn-Jw
z(sWU|-@-7x_IU+TTBKEM=7`~AN?IbDachInyeI_|L`w<yW$Yz=#$|3vA%vE_<RtWG
zloefFQ|{ZPo9TvaT9}mwCUpD=XFdQ34#>Qw#b<|WM0{#^T0`M7&naBLi|!#_;st>_
zXhQ<BK9$#|e2?5ZDcIPZi$9Rv)>>HtZ7uq~d|9}HidS{1;B3H!Y5n*-%A+m1YsG5-
z?%@-Vz7Ows**?cj)<2XK(YIoHGPSag?A$Neis`Pk7|J%#Z<KS4($ZTSPrEa}QvJhw
zTg6ndQEXcfTKC2sB0J4cHqb>yz?<(mSf!{QxJlYn=yB4w$v5l{pHykaMG{*qm>jsu
zL-Y4P4H~aGsXzggfmu^M5KzqzE@cxX{b^~5t1iw@-M?RkNY7!7zhPMxFR>o!&dr}<
z$iFKev&zqKxw4cAmzzGJWLTjA!Q|0cKh%-^Uoo0-fw(V!<Sr@9VZ-yesZ(!pE3#*F
ze*$-{QbGrQ2^sQP97dJ)8&6<qi5t>Ozw*JjIPvb>o(UCAdO+3W%C56UgUP)D(_y?|
zXlOe&F|WHO&3Y73PZv^CfiAV8Mj<Ym$sdd05pLMo;1ML@{n>Y2<-<gKlqAt4Qo2Cd
z=Ai^HGnjWQ<COp2+TU$+#gth!EoCf{8(#!~I2yAxJmzanlLw>uXAik2*J2_1e9o^E
z#Gjp17vDd$T<y77*>}f~o0^z`JALAs1%FU97xp+gq!}8V{!(2hV(Ml@dJk>^!sw}w
zmHR_XZDdAsm`{n}4~I9sXtS=6wU!-KY$?OD6Q)*4b>&&Lt*x~M<4v=3bB4kxvxZvC
z)Q*1K{m8t4y1+pHHWboo6{RL}Fln*r$9*{NGCtm)X5*zMB7K(~wB?s&#KZgo;-w~I
zcTTsgo%vtXbHmhDbUgrxx-si2i8hk0^($5HX634(5NVsMr}-n_0^J-kG*%^Dz;tg7
zAvd6_0a%%haEJr~EGj4+%9?j(`_ehS)cQ8PAdh9a8Bt|URj5cSo9&mlRfX}bPwy%B
z<vRaAW%hq44PC;~mHRb!4%Ih}!2FPbPs0SwtIy7TpY>U!l~Xngs5|GE|BcOxA}e@L
zRcs%xmJByZ4_;|SM|!0Dpjhqd<L;Q<N#!DS`280_S-K>t%gYn~f<N5zhXd}(t(~$}
zXYT~?KBq_@{OyIaA;uZEHqLblM*09Jv_4l%@&Jy(YdN{ljjU`ki_AxK&yL3gxeFOI
z<BON%J(p6{|K3sW=Z}9~F{a#E>VgmJQcY&s{95;_Z~u544A?AeI*X-o)VK4@sY7(X
z-H5_bi|UuHH*S~Jh6*1AGfej#27dmi_^oFBMH#Tf$L)5=9B4gX1-h@OQsxSkZgh4L
zje2dF1&USO<v|LXD~wS5NxHo5`p(Ry7q3v_s+U9xgmpJ%_XWHaAbTg60iK^ok1EU)
zXQaB?akKXPhu7yUIv%W_n@BX9F<Q+-uMhvlG{mE%TwcY+{>sI9z$G-@A+*jXB@o%3
zrO~$7Q^;ub!ka6aksHkB9Cy!-9Y`Z!f^^+gIzO5N-B7j8*TdYCmHuuJm1svj$uXIx
zp(eQZeWu1u_FKr!$h2AFdhJ?bkUR+&RW?ep4192H>CGa|$mb8HFP)wI(dJK55I=m_
zwFL}wDR?d`$*WLd>zC4}dm;pze71D7ACL>^Rq>>IE3f-m`2$pr7Vdk$!uI}Kh2+ZA
zd)4SD4ZephA%<Xc4a52N@2q!BoE5j0+Fn_YfL{(cd@?s0U4t-)FD|dWBwNT%^qN&6
z-#C6h4fNnPKK`tFE&-no{nYr%!Qq#*=3qZA!9Tuq!DUlx%%N%SED3xVQ$7pV{nc>#
zrebIdK36jiqig9NPd#RQr^PSmtsQ4P$_K^WX+5`E*Q?*pq7Ej(ps>kHzU%{f_uJ**
zXvtRp2O>`XQ0+hc;ZL(^MW_^<g)Wja??QJP3yjE#0U@88Y0=W%J5NG?nz$eM{r$p>
zt^p>AHYn@or^J%~&{84>x-Z<fJZ>F%+@(KZV17BD`bK0ekMq0@)`wnOT4j-uJ=@;9
zgdTUgVp@N%N^8u}71iEq9>lr3`e5SB>b%gQO~x=mVcMFerb?_m$yLHvHU;lD{4J?e
z&(zj=Fg^y#DVT+kZ(CErH-+Ax2Ui1!g}xttxM64lapve#SA4Yn^d~c;ZF)w;nh#J7
z`FM!U$+Kzfkks^6>0z$?ro$K8kC(42?szD#1o$!(mMS+AV&)Ng{?Otq)bEEiWQDe8
zs0cMHoc%Rmqc`?^elvjws@HkkK7^!^s$E=4@*SW?4CxxqO|N?iLv#JoSOhmWplP-(
zTM4#wgL5q3;u&X}tMB(E$ni1Xc-~ircj@rW3D+>ah9G}d6n<r>{rrd1U#oi25&)0t
z?h^DD%){^1F?sjn=f&%LLIf%O+@O-u*`U`9Wh({@h1o&{68<$}{+j1KhzSF%!|cU2
z!kDfLBh6xG`n1+6JhyW74Y~;V29@`8b`HX0$%bB!72|rE$&u2B_Z(S+xgGK`Lq`m*
zW?c5D!I730v|B{gWUor%j_wcZ3A-eXPYCgVHy&w3PMSAHXvmhdrJ`{lWw~c6Yc;Ce
z(_xL=u^sVpx*uK%C&%0fn}z88`G*IQWq^%K!o2(}r+zxZ-b(s|6<bP{kK%`ZJ89x#
zGb>??zTuHaPYDAGbp-8;N(y7eUk$XC$Ilm96E?3f?u?pGwH)xH5y;Mfwp?0M)TgN{
zO#&jS4SSX@4xY(&Ly_r#@O!KfW|mxZtL3VibVgpEiX5dA!+Ik*@Z(@flCyzoLM@xA
zo60p?QCAoU8+En1#EVY1J1ehD2%20#1-~fs-tiW{?k7#lU&_#w7WD^D+lg69q#2oS
zig>SY|De<}P*2g)QF}#!%nltSaqOmxpH@BRdL~~&P03<wGAlIAPxx%ln$^NmZiSiN
z3kPalaG!5zgm9jZJ!h&m`2~zwXXp3}1vyiziJb%;9c}R(`xB>JENP{oZ~HGj7n!Rh
zA8zt4{}5e3YZWwz5jsfTyg1v2_vssL3DU8-V%%+CxOj^nLrq*bZHkJM^Gyrp#Bb)%
zH!W@33@iJ&wXf7#aYh}n;y*9QFYGeyyynP51qlPtXAKU{tcQQ0hEEPtyC$d?TuJ$U
zqR$1tWERzZ$*PZSz6en+cjjcjS1Lm8o?`8OxN`wJ4yT<rD|_$fG1|S~cr0!KTclx_
zicSeQSnlatF}d*0kj_zAmYg+Q7ecVTn*mE)KMmmSwihvnIJ~QMF;FsyqdCw0ZRJL{
zvO8{mGm5MO!}@{l-0Lk#X2=l&(lx2lWd@$73&c|XeBR{3s!3`uzW@?`k7-**zHewm
z1cv*dSUOxXb^?w2V=M;ibGc?El*tOo#7Q(`mwkkT6mmbKvZI@@)eP2i?L1SrnScCB
z`F!1LV-LG{HNx7KGxtKY*J*i2`aR<JrK#D(AxN^!7d<qMbiu?HQdGjJ6dF>V+<c=i
z1436lk(irEl(y2>0VJ=3Z=TB&JHIh|?qq78xXdDxY@Mj5#zG3^jpix5pC}JkR{K0W
zSg>42iIp@-G>26ZNSP<`+<l5okN1vZ=+jKf%YcyU%8Q%hQ--MJjLLChM)*Peu8b4h
z7<}C$iBCXF<eV;@729%`<rhcr%f^`#wM*XM+3Y2cF9JN%3*>}XX(jArm7rj%=b^;q
zaYB{k6O|PVMjc;elIwJ0cyx9Ln4RM?#{#M6(^|(LCh`{I3*XC`$kN5PT;4VJ7mS60
z@Wc6gH+xTC$}URcHkHR~CNY?qaeJ@1OAu<N#lLh66&wbM<?Aggtw019QD;XzWt63m
z(qPcgANW!dN5oW>Y3)d8HpGhT>l8^t_=1HeMYx@%^y%lnBtTRl-OA8-^U1-y!j2ES
zIExWLi`sUAl3s)<ZK$9kCzQ4V;B^0(u?1PXh=Vb7^tOv+`wMAxOq#!2|2}KWRpHgR
zWm&DKqQoduo15Eo$XNV|2wt@(`ifCH!aml-0rF_WE{7({h(Iv8|CtxjnfM>L>bvUF
z$^f#Yu*sf<-Z4^-EeY6VXbAh>_?!rP?f%qP)bj?H<+R7uZbvBy3wzk{60=^y$dHx=
zl~0SX{ut*NJvl|ixN9(>feF#PP!)^(FjEV?lAN%N$==5wYyI?>GYip1PpAwjJn167
zlk0U0veT0f&%53qxXs%@Q!umjH}Bm%kRCvG-Y@WDRcXNS3BK=iWiXIe0I>sVhmDOl
zD~+-skyP;!=cb%XkDNhoA_e6sAuUDmi&Tf%H3<`rEVpa?8uqV@K0!=A;Ng+0u?>ez
z-~o6L7+lTdo}}cPbM5cBuki3H09kl=jN$J_?$=rXQ5FU(H22$s%0l14dN_q1&(i}H
zOEsvt*RmeF9g=i#YHr`FwTo-)Gt<)HdNoUp#I>S2z_?}^QB(kAU`H|e#9r85mKE>3
z3e|&kPyg8sb6OqkB3)EcB+UT$aN_uPUz%&+xoIV?U*ErN_)mx|-~SsR3w(Y()8Tt^
zCp-9CvZjvcwQSw~IUJ1P{fGDcq=m=eLtW+veCwfY`?PN<=PqY2<&Ox%uFNB_2<5&*
zmN=2Lk)E{8kGGM`E+3~xSh(}t#&&-_$-$ibMI7oSY#w-=m2rkM>)kH;YGqSMCoE_0
z+aJcYkd4@g&L1L7uS;b$-CP?M-R4M?Ta)$mnf%I2OYQN$=xZf1Ufz*Rk~yU#<KH^F
ztPmITqW+lE;S7n5Si|J`=m(X>c<)255_#-Zd285`UCC9eRmus-CAv_3#*5u~omkT0
zx~Oh+6Ykj-M(e>7v1vq4X>HZZ#F8R)+Yt9hjj73N-oD;50vuL48i6I5AzOCS5*i&k
z6W_La-E;SER&U1ZQJOd}MbR0barj{6bKIK{B{I$NG73QG#H(Xfmq!xHo!z-$M7qD~
z_8g7D6Np?{e);s!m7GKSloIZ@m<>i-(fK;_=MKz$H$arsgcIz>;;s%uw<_5)u%3LG
z{#{<28AaQ0@@wctv7f+&VYprJSD6FzrHKVIwl2D`o$i&4*6ysdUtNi%@MQO>4Bfox
zUwVf4fB)PcE37r@>UIs?6R%}#P+EQ@{psP)L{8nX$<)=c(>8xj-?~st_&ayap8b(u
z?qL-rBimR;Ww$iBb$hPZBn?v_^QdiM(Xi_9qeh%KuI3c;S6mT!=(U}*61+cLCprgl
zMiqw>-DXyaXpvcbIbo0<4gR#M)M1GlpMC@3*Lacj&hyf^NcOnbVcI9`63q>0?gg77
ztpM1o-?jm<6wRWy<5j3Lp`WVy$MQfRH&dV730-i;P0`kcbo;ip55kgx;^=xc`1d`I
zTQ0&P3uaPX+Dw(CS!eh*+^rKlac1wd@I0~XhFweXx~S3)CBA%f+9~!@a|`#->D*xi
z(LIDP8|4|wu^7<OF>Vt=lpSnUj;q0Ty_z<?O!g#1%)O<au?Ta$a!&h=+gUm7u<+)+
z><kVKpP;7W<6ZW^<t*k}OH}EIOh!y+P%8qG3qRtse|-`CK&f0>MQ9vrOaX4RP$BFv
zAHB*pGR?}ICRV)<yBE>E>%D4*3!KL61h{cOn5%P}davgz3fF9Q^P(H_`RzCOlEBF;
z!x#aj@)1`L`<)h>$E?o;2^V(zVp5;7n2ua=+NKHIM<$poV@$QzdWTv;F)E>R<D$ok
zg{pB+cbN`9lLrbn?dw;nz3u>ZSelpI?z$4TAG;H1Sn`hM>(*vPuKyA!cyoRA)*s#4
z^W)E9_N0A<kVX7_z|ASJTZ_ua)T!0wh<l4f=gB-|s{rEU;zeiqSdFDBiY>sYl5?EX
zm+J#PR*pD5O&YdIJa{FU>$bGs<=RccLY-$Us7A74PY@OCYvin_rkblrBSJiFv3kbi
z*WGG*-%_!<o7l(oRkiOam*&S0S`yrhcN;m0|Bzt+o!;FldTY@w$!Frj!}xnlzeQ#f
z{h|#UYNP&{EfW7X4qT=D`-4x9bZ+zg(X4e+=2g(`p82Qi95l3NKbRzbAt=d0M2YrY
zX|}zri;>>$2HDnZ->A`pF;`PNke2v-`1CCqPO=x_6DGZRq>$VDzaQhIhnffYC(qd^
zIRlax0Zvq=nJWqkh2_rye;;<>xoV5tIbzKIz!XpFs<AY(e@avQu??nl*Hz{3pX4G^
z3=}3P&(G*ig)CqlN8&2PasmSRV{>m(so=h@yf>)#A3`;_-#qO4b?YL+Uk8=jw-9*;
zdpLHpkIkeN)zS7T72wQye-XM0MWR~TPZsAPMy11B#mi7saMbeU!!r2RP;sVxlrkr0
zp4L>BbR`3)U7FE3=+)h?!w`w}zSYTpg7gxaj$R;ub~0*?@6X+RH4>L|Jmx)ruU$b>
zzjpYoY)?4%ZiCv1dk1$`u3bea6FmsR)mD0sArH;=RIWG<`Ea8QH~;VokM8t*oK-Mv
zcKIJ3yj^zX?lHduYx>a0?|k4^`)FF0`R1iheJ}3iS?Ey5jZ*Io-Nrw>pp@Ilebgf}
zok#8UhTAFck3coMug_JiQh)w#pryWl?yA+U7CY4T^iIAhHG2{kS`0DC?0iiWHtmXY
z3BrQzOxgTL+mdsVGwXTdtMT34?X8nPjw<<5vcoq#ln;^(c&J?)VDY@SKM#o`QwIlx
zXGRkG#}Vp*`(905G~;d$n2q)5y;T79M(3SY-j1BOf<~+2a3BoXSPtYc(d#Rao-|3J
zi>(pSC1&b=!UHZsV2PvlsAcHkv$G3r5k$Xbzj)S22R#Woz05f;8<tH&J^3Z+5$Hbd
z;pP?tv$DJ{-^;-&VthAzY=7@BistV2*?Wpy@>I0>g`Ew}+LsL(O&h5(>+(FF)!*1j
zM9%?N{^5CZ;e@(O-Mx9b$A&2XFw6mxuW3*g_>T{0hFjjLxIptMC1RI_=|{laT($hB
zTKKPsHHoC;N>dUiyDi}eL|CW0;la0U-e_Mp(Be2ylFRq4P#eug!=q~vFUFv8Kr^z7
zM@9G^hufM4{$Wr6u#q1{D8Ve<ecg@e**)0~V!Ly-_&0(n8yQ;<zQvng1bqngGyoId
z@Q8$IP#%9^j{V9;tm!RTemcY1MD5CL?iGnitiKHBm%xG&!}*W4f>8_wy(I(wWyT(T
zJr%oE4T~=(YOW>f-cOI{n0@JA+r#v5R^~lQK;k4?9Fr?KJX<m|H~^)&Wf$KzHL$kt
zuG@P|m+v426ENs;M*oL${64Atdco+RLikklI`Elt#@`Wz)ny&Psy53!9vEOuK#(t?
z3KC#Zt`X)ox#gt1wF!UJakORx-;J+nX~bpAE<=~V`*{aaD+*a4tF?>e3{1bI896nL
zGjn0&BV&0(j#2?7X~U)|p)a$2PvxKB-fYBc>a{l~)f0X{#N%-xl-o#7;xsnUFJ9(&
z1ZIhj%cs!coX@<j_p}tImzcON?uFLbhl}VWnZ`p^(vZO#RiX@xLcac_t_If14pP3N
zI?`%7I?d%LrZ3vcow4&LL%izdwwf(jS_DmZ_IQC&AUe+#)~5FKBtVpmy%ak3OpZ($
zFJD5<#<>I-Kn?_@Off-C7R<*(rtovOFO4bJ)y^tjYTbUkXbkGzaDTFad0yseQqz6B
zaY6O)?fTzrEKlQ}*Hp})ZJAvKO4u}K&LE|xIOuBB7)j-kSUzg_;Ka7UZCc7}4TX`e
z@<q7&SzM;Lb+r8D1^&J&iD2P*QLY9hQDDA#BNXs%*4+FT$HUtrq<i(@?;eDrg}hkI
zBU32~<`x>ru!$kH{jsc$-cU5PYL!mfT};U2#P=PH=s?}n!L^9th)Ob2+PO*KCNg3F
zW(f$xgsq7u{9eQ<KK*t0G*m_*bGM-##QDaXG{IyCVxma~ba)~?kLBdmX|RAfXVyvo
zfT|l0{@sCnk|d<A6Ne}TS|?kYJSZ>n8hzaS5$rK~-GM01)AObIYORfy;Dm_l8L-Qh
z0~u6RN?~{ux*a8T+{PAQk_zN`IBPgOYH69FJN4&gZ<px`1RZ+(WiNh8EqZu8MJ)B_
zJ276)%3cq5Wb156SyXO{N8{{t36JI|Cn%R)^EuWQ)0rWz;nuTF5{y;!+Q#R>bXTvM
znem))a59L(6o?8<*AiSVX0)!9KwO3#rcZ5i!&j^Qxyr$<VHU7vYhqq0wv?Y>fRXB$
z5S1Uu>1|cS3j+|lE$Q)0dFRni`0%*j%0BPt?V9Mys8SC4<~XW2n<ZfxC(4N&0Cc*5
zqJM^yj%{*qxNa8o>B<|>8!VL9WtEr$jz<wII0jfe47uDg-iWtaJ<T3(!W@uXss4C`
zL$|+|Kth<ZM3skoDRzp!P#Bc(y$r}H+`uUhB#0$plc?(RCXSwy4xVQSjo;U*g9$X#
zv5^s5r_dSe=onM0*S)roag@xS>eh72G#?BW0!oJ|)ZXp<jI;og8Uixk{l)x^Qv$Fl
zT}@8F*#nbZC8DqTYSUjTE8qMlln)=??5RZlCsxF;LKqL<2#_Mbtp>;wRFekaY9%yF
zCreCMSkubhgE5HN+E=V<DID50=H&VSV@Q@wL#jS}Ul+XTDs5xoo~{6Ka@BdQ2)eES
z-3266i4aY2+*bOeS8DPuEG>mht`&o-HQyYyj>B7|DMuhh)etGu{94V_=C-`GIYA?$
zZAgcc=h@%RF(9|_2zNQ_GWyWNpN`9w<1sS5+M!yw5$kI4s;6WINLHmfd9T0bHIReX
zF7`>_W{&(<o%cV=-xSmk5<B@m%eVgm%7s|yEQG&2?t}?-OVmC2I&i4gI{D-YMAMg7
zhbC20yK)BHCU6lF_e?1sG3R6QhJt~ZiB*F01-lWHIY!Pt`*>CDSggwAw$$0YdD%vA
zf+^g2eH`ixF!Hi@rWu`FtsEciFhH-$Yl-r%P&(nM*BcsL_%K@=el8@$znAbGU!<B8
zl3{tcKiQAg?mz0ta-Z7&mdo`#XV<-LZ~=YOyu=I77r7VxPS-;!VS7O1>teHyp+-_Q
z70vR);|+poqbZ;j3*C_5&8q06D>lU%yO9pNnG8KjYjyn^9NN3b@{HSC*h9L%6|O+F
zoe5{khi<%kM-si;6_7wGG1hW|T3|mE<!9->85No;5TVxnL1yPz{#GAUqIi$-Q$W^>
znxL<n|M1@V$2rfh@(5gn)u7+NYG3-IWik+EW0J5Yn%w$2<ogZ&OvhD8*LtD)O=^fS
z4KgG{y%n+lxhDG6@s#jgzLr2M77}K-^89LI)NkADhggiD5{-uHJ@RSorm7(kCkKyb
zk5H+EIeO!~#y6&tpL4UpBSTSRO5FX!%b)KxJ{u0ln=!=uhv#7Oz|7?${;n^A)CKqt
zuT*+$y7PXRztP;dofB5f&QW5)&BkGL)609CkSdh#FSi31X?l>9(%WV=X)uF~)7v}Z
zfZ4RdE=jNJ)M#crtyL1sjZ~E7LNR>}bvlxA#RmqQqpHl62_p640l_wEs!Pqol><?$
z(qFZl!)mir?K0UFik??IC3vemq%9&C^PcuYCFFfDU#(ClYe%&0wbQ_nG_1?p$B`v{
zSf#`34XVZ>Zo=cSOZP-lq;yx)c`7t}flT%CF*G3|%h-6NTXSG9i&fr(_o!8}q^q;8
z?KyP{n!okS%nu_d=*{E)Tzax9Zj!fZ#_u_v#mmL<zr*a<dxANaPtLqq5LkhE1uAEJ
zzu5zMU&5?d(teY<FMHK8q2c@<St$P&7@I?g*H3Wuk)c~nP2}E9&f?|MNinxsY_I<z
z!(8JQGI*!juXD~wM#l{dGMBcLi5qn+<VniNbg`MQBk~|$mY$eRYl-+-Z74KbXt?{d
zA8*-s-HVc(tC-}Mcyp{$!kcZd|C<M2wUjgS?>Ig}H5w{5X~Ug6^deoBrAK!I!}<$-
zGm*SPMdwOiLr|d;jS!A8&8bN!tWD$qHXbjIG82mM5JhvOD}8BUU|5@_&*TqB_W1Vf
zSYTG&mSZHJ5(EUk28g__WlTlCBZ+V#uqmhP+#9)7-g4D8UM}rH;@uo^=7c<Xm0!#O
z!ak0d^Ym6O2Tn)sCafN~H&m1%B}oGgvmAc1kjyV<ClaR(Tl<${CucQSl-`~NJ~ofj
z()u(iD58THp3+hKT&iZ@Hv2`V!2?l}GbV%beGU6UR0P&+oM59+eo)|yoSP*Vp<yeM
zUUjN(i_yPA5lmAs*WjzpL@5cbes)%v)Rvnv4nFR^oIg^hWn0b}YN`sBNhkO_t<mLo
zD;V0{&INQ3p4L*ZjOD55W^oyt`GMJ>pCf;}QXwAh?az7F&l4QT2={kbFh~a)>5{F~
zl<CiZ*{{qOdshh2!k1Q(>O-G**EDBCTfRp;E6Ft30~YR0I~yC7`e3t?@G9=tq_PkT
z%YEXik>^|=|M)@l9iQX#&2TI4v3p7n^<D|@&%PfcU|~ryd+td1<u&CZ!OP#Ry;nP{
zP=#2ME-kH~>_e1maoYLPh0Kq;*a|!MAU(5>D4JNLjDFsS?c7G{xQY9X^--0Xqhn7#
z25c!=4`bBE&Hf+C-uf-dH;UH<1ymFf1f)Si8l)RUI)<T!7(lw2p}Q0W=@=TMd+3fK
zL|Q;PX8`FOy6byppL6y;=f}POg!g)%>w2EG)@R-KYvd><6+Vm@?TTpn^6NyY)7MBV
z_l7TnuX)w<`QUC;ls6Q;)s*h=w(Qw~RF1TC!oFV2Ze24=U*}^<@1Yui8(LB=97yN9
zzB;HK625Hc8^uT_OQW4{yB)gY)^Z)~`lRkTGY{31lbWmkFQ%IhD+^BU?`xM1wAPH_
zk8BghK`MK=@e+{F&)EblRPlwvri&}Sd*B-xj@Cj;6BWpN=*_;o&YccalQtVjRqUZS
z9audaJ$UFo6}EzK&xbVB-$_8$=T62U2i*O^)o7O*RYrh3Pb6v1wGo3dXz!g?dpTCZ
z!$wC=r_^uEvsvUY`@r>bpp!>*N#C39Gx2lBnTGzt83Md&0*{Z}>=eD=%sdq*RF{*V
z(2*0SqyeAo9`EFF$n3_w|9O+4a}Mql@=se_GJYI^cs}O-owY&~K;|aa)seY{WktoK
zn{@8eGlE`Aa}$DsSY=}$!elt?v^`qhg?Hp#g;-)Z^fP1pNYs$uh)`_p_4A5yfw0xg
zFC_prxY=hx%BOK!0Xe?G!&g1V<>}lyQ%X2GdzJR`xQ2y6fUDTq{gqgg_qUlGfUJO-
z#iTTm%SNaW4CV+RRp(CXKee(it_;pk;+(bQ?GgNS@ArO#(B<-r&SmBjRG}km<H&FE
zGgr2tHnD(%%3$A2swgF>4bTkLFgUnt{2sZYDJc;DkyT>U<&IF1tm`JkQEkrY-haiw
zQQ_2x(BL3uQ?-5fU;n!0pq^8}QgdyZS6T0;8~4b13iWdyyCN8cfJ(r-b<~yHRncbF
zK#pYPmLZbn7X%@NiMiP`MkAJuWvJ!zO-P=_sL*a%+4G`zKHo3caj#+u9anFS{@Y`A
z<LOs6jMOdzKji9}+k9DSclZR5zl|s6L~o@A4rqpBmkmuU*P5-=PZz1yC2le#g!Xd-
z`kMFHgz;trR24-s@_%;o%l)!@<+69?dpVa0f#$7bT-hx#E>%|%A1?kCPeC-cXZ9&o
zX^cJPyzI|snPaeZ{f_^1+*LKE>VyL7(Ziad@Vb-=EUtq`nG|NisKshGo*Z%XSeoN~
zNw${q<@Y=(-OhlS`?lI)JMGJ72;s2tg*!tUGD2r-`}NYl|5#7%dfZk^XNf?n9D*bs
zZkzyT>S#_(N;X3H(QYXlFz1kXC73ePfa-ZAEUeqqG!br-+z7xgn(0+}qfGS{f0!Y!
z^p&n6LZ2#XC<;JytVM31!w+Yj9PPzAz-1SCV(ZIcxJ@_Hz!4+q)YklW%PzaN9?*Un
z#^OK;JmXS22SzVZC6sTJc_oclp4d(nl5s-t&$z0YkpUE&G-s~u)?8~3#ud7Y-gc}O
zEk9e$4RtF8awTU37!j(t<BnC#t`6nk(2^q7QIjlRnLB*<AODLU_&>Wo1=`0~>oYck
z>PvlV9BfwN?;Mo@IV+91BvIFD{L7hmi7&AYTlN_4+_8S><4i_fhhK@@JwqEk?w-wL
zueiJn(yjP2=6nAvjL?z(KP>740m6^jjBz1(ggj`jwiQJxo@=<5=#3B0B1-B{4tG;v
zFu7e`SVlJMzu;_<)!^rv7GdNTn$#}xlvoLhl&tu<SXebz3#{w0tm~1izkA_NzOrIH
z`HGRwlVdsW*<!Kg{-UwDJTlz>@Bf&YI=B50cO5ryXYP$@mruAa8}CYAW%AB;2sc`x
z1BZGv<fXi|H|cvlR!nAe$Bb#EqH3?kB0F3R+FEKst^?uuMO8zgv5X*6YRp)IPnsa@
zIA!h7={4$jz|VgMNR$&k;eC=v<5%n$G(gn8vvX>~=mpSoIb;u~FZ}~Cy_lCu?cIFk
z!284gq8$XAP<>5VWglMZN@2ip#-&UTj!f4#K^_II+8dJhYTi&&5H6lq`TxqT9<Fw`
zJn{Z%{gzHS^7r}<uSgsDcM^S+6=rx&r-;S;T_;JWb^r(@t|ulXd6{F&ZrIYOe73(N
z>i7R6$s{1pd`;Wdt)PE@ExiQ*nl8Vr3`6}Nbl%)-7WJ61mJC|L+kN9niwnPPxT?VO
zVZB(u2CA5QL+cg4R-<xq`iMf){K_J1i%&|Vxo7nLx1Qt~J_X;{%I2}ZkbcP0{BdS{
z)6CMpRCb)WU9G#3yPV|`i$eS@5v{Z17tkTiO0BQUq&`fq)lXORD5nWJUaB?$&{ziA
zvX!&HpJtBKRc4TKTS{^0a%>%TG<5`@XzV@J`{9-cod3K}ppYv-LG%0)>6+k#w7gD|
zQx^fT2c;MB&W-JF&kdzN+Mi$P{fEU{ISSPNe#AL8TydWj6@hF>67YL!-<|2drD$p4
zS@=Zx3V%$d@isq<JtJeN@NRK%Gu{2&)M1klJYevO%8KO83L3r$OdpTZ@YbrAVtag|
zz8N2rYSnhHsV*PD2fV)(dlqQr^|-q0ltFdW+*F`xh3t~zKLCrBxuk0<(LY|f7jsk!
zQw^Sv>xQ$}&dmGnMAJu976Un5vt+WB=hwEX6z3rXNEw$VsM^d+c&HU$GAaFr66*l{
z4W&oG<PQ3-a{bzO(i>}Coujy`f!gQxqIKo|gZ5UCjep!VHPWfYPndUcDRerk8sW)F
z0YSE|xE^Jwx0N98I5_I<>iIWVGNnPXv5EW!ipr9zDpHHjSCy6G`qL?#>^v`3ea(Z4
z`1qc&yOU{D3|A#h!~dwv=JF*5i#@xpy{;q-@BFCYK5aj#j5QVW0_W-P+&Jzg&mN7@
z)QXb){J3E~ojURYi$a|5KFkSe$N`eiziMlyf4M3lh=s%0y)lo;5;1wtlyP+TkFwq)
z_5A&+!(Hd|Q)^ETJZ(0U&J*|W1LjdQO2L8%2rxGJUi>f}LSd--Maii_xp;ykJgOl3
zyksOO$>-uQqIpnyb8}X5u4%1X2(|DqQJbIm_d)oSQpLZ0dLrixGSkrql7aoPfcN^E
z7Z;3F?25!III!j724Kd;Thq1)WQM-e<@nJ7U7MwQ6?yGD%LQ@Dw29YwCpH#l$62IP
zeouf=#)&n2R9!w*Lm?JxZDSmXLx=DRJboXiS79$JV}}+WLZT`FjWVQCir8RV+w91&
zx-fkXR$dQ*ki#$AH=bcA`sPJ+?1V=_Z!-vs=SR6>n3chKLS;xjXR(e=nEA1)092;M
z^<HntiSdgPkJ(J|XIBrqs+usd*ojX?0v}&zSjt(|J|MpRoj3>=>O5O&HC||8`8_6^
zgPL}kLfbF4wcX08eMbfye_Si-(biVgx5!PWJ7P=LXq5dMW@4pxHOuGp)&y;6Z@5s=
zy%rjg{z(fzLPFQ&y}eh6()={1xzu>);^L}fK@%oZf+F8J#EOO~xbNWW5dKzl#v<;k
zpKZt)p$ytwIL73$-v2#R*`tepYZ`b-Ee%@rQqcB=(v+@6MiJ?u?i62i-OibBx-H~8
z?Dtz69lqG(m^w^+%jrZpwHenG<k9JOw-nL(n+JNpT-)4&kBC{CsEOd#*8bSs6817P
zBL8c6k_>b5ag1&7CWW&1o#z%Bfh;nvqB)hb{;bAE7p+41`g&o4bh$#cuqH+Hc#sjG
zwk4$r=}Np?i*obO1*^sWhlSL#c1`0-USLp@y78BtnzTBb5#dCW$qPMhqh=ORhE}em
zq@--p3+Zeyvix8X$*QZK!=59rT2x~T)PKLhP?~+PR_0<>tFiAp_h0j1@g&%L4<`ye
zLvMpT-j42=Y;B3c6d#++R)_TFmmbIuiTg?QX@wezAB#&^LEoVs1kk5Xh~aRePx~$_
zn}V%@ENfCc2maC;HlEpZwe|YGMptf_IKby9x&^Mz)$sMR7dg2@LwKImM9teJ{((Xo
z)yg!S*r4`Khku+=Qmu<xV1Qh`3r^yR{XY*{yw;07eO%i-=XR{so<G?-=chXlN6_EB
z8UyiV6;*LG^-T}B>e`a68A>VGk`!|Q0`k(AxQ-+j?4k2DB?)PG7SwKR?ch9bC@o5`
z(SKh-lu};euPYy0^l>?cIcLDeEYT8|bKCNe1p;}EfIGX70Idcecvw9@;2es0CetEw
zbC*T!C6XnQ(suZfnN~x|-G{y-{aWF3+5_@xiCd+nWuUN7mLc6~i~joxA92^Nmd%CM
zV4nSklj{ikEhU{#*xX<j>iGV($Q@?h{#rI4YCHW+4iuF~eWZ9_t<w^#?Ic!}M+Ppo
zAV-ZLd!L}F`I8W>L5;4g>a(h%M{tK;RNsM^BltcSRWsMu+|;3~o9aBi8Y*N%C-{ou
zCxm7BUlFW;EDDs8oS`iXe4n3Nmf>67UdXt_61=ed_s^<z^MTliukw3Wyj*HlOyH#G
z*Q<#F4fbm}82hMzwJ850WdmuqK%d=D-E{2mp>eu$=^VN<-96|ss-x$}jnllrZPs?{
z{*~w6K4eLM;Y-rc7N3ES+sx#;Z*f8`0%(~r(q3#=gsfR(x7lP)UiTpyKJ?=HecV5n
z3L9cjC@o5>eI6X1--wpS)^P^m=h|sJO^|){zE_hy%pBwJ<m|7o+v_jPW`cQVTr>iE
zO|Er*^o}KaFV)X=Nqc6iuAA5tUbo@DKAzv^hb_2kVVbgJ&|tVkzmOgZ0ZyqGm!ZDE
zRD>TV<&{a5h8iJ)oN&g?Y<E;Ebgi_ED-n<IZK-9VjuR2*cTy&f8gTHFl+P6~rC5_z
zv=9OoSfu3w;Ko=-Ke~K=&QOt?K}-Ke24oiSkaxnE_vqlUFnC_EBsovRi@3C&E<lbp
zZ{#nN_$?MXOm%qCZpMj+8&?8JjX8z|zo6VelJX*hM9CG&tYv)@M?W)14Fh_Ob|GAU
zS0$=WQ3|?j=F!@6AGO&0Ek2R)dg3!ok_b)ovX~FlEqe~Fi*rWMz}evnGnUq8UWWh*
zrsnUmZ}k{-Ay39^FWWnSQ{xAnRoxXcce1vMUy%a+NiyoL4cB=DQbC+;MHRyXSB1J8
z;3P{|5Ue4O5e_$xezj2P8MI6$<VxQ#uPcvBl34sk{(Vd=_QZVE<{Qd)?%;Sg59T!_
zfXO4}x@_nyXr10Vc?kbSF{%E)*=4`Y#%KNL?iS~}@@Cfc$G5V8d1EA@*|Za6Otsc_
zy-!gwbbl$anb*bAHR&O-)77Wt)W@4Keb-q7GeT5ejVKRGRQKK@XgfXpJLQN(Cvbt1
zhA8Rz_Dnx<k!v#a<E5d#_Sui<lfLI3FmuD<2YN_UOvZn%l}sXG!edc}a$=WYVF~UV
z2F0%kU#5=4oTQ>5)yco6R!{grO_NA($vy(>l?8-UEr){(0`B;<h=j_)9qJzlwkwAh
z<>yspds%=gCMN~-1CGXo4~0^k52!qTo){W)*|gyQi7rey-#gFaQW=)j`u-kXA6s%{
zcjM*Mj!5)rZ;9CcRz|{9<~;wP3!cWUWE8lD{|?nT*C<{gP4|_kQw$rMwy^2nSX~mF
zG3f2a>mGitls8~w8pjcr-30$Q$;v0do<ItvTIP^(KN(_zUB|{2eTkN_5-EmL26{XT
zWz(?Pt(=+A;=<qShQXiX_)Heue|M?0o9uZW*Xoi)YLGRMT$o#oyhP40z6>AO+S%n-
zB```dfrPu~CrT!T$-JGDp?=LMAFoLAEv<sD&vTKRhf<u?T#AMi_a&D5t_mKfa=Gch
zlu6!60I^|~vtjv?DocPt%%^^Mqsq6)SFu=naSCy(D}yb*AzNN52aD>--S@#u4WbfX
z9Nf^Us36qh>oy++>ANCW-*goVPh91w$01o>{YMKp+aGyq=V`>R3z6M-A0CP}9V(Ly
z5ATw@Vn)0oDlj2UL-Xg+Qvf;G>uK5Jfl}^x>km(^sL~lxTZy*F!j}z(f-j$%P-@sO
zRB5U!-vd*sl8P?^9FXF4O&>{+sn(mJ5L|hA`4`HGJp!VXg0U(nH@=3XsacH*xRsJ+
z>OiSc)ZHLEQ4Y^V;MiDce6Yy*2fr)u|3Z03n2a1no(C~D@y(jTQlc6>V<hG7fQ;PX
z7Q<7L+vSVtVj-q%94PzZgwZnliaDYop$fmdUw0f%hjZLq{U~B7*BV`+NlI+?69+r0
zYoje8kyy1=u*wh7C=26dq>j$JQgLAEBXIy>!l^Wa@9Y$R*f9E_N)<P2K-ZjK-*++E
zQ=7sBCuycZupv=EP@wUn3Tb`@g+}o6tHH`1r_M#EYN64|NhRUuOtu>_-Fk}J3cAne
zgIRrlSjH+@+7@ZmvE@ArXB;l29e1Dmtf+$KRJcb!)+|t5z#VDPE8<R0R+Evrle*NN
zdW^Wt8pUvs8&En@w&<4_P^v$B+0m1Fc+5Y2I5W?!X$7i#teV%*^@Hh~p{k9l#=j{V
za&*ec(xH%0-P~`OytW$U+YR5k(XnIk3THY_-=0cRVYLVOc?6@^CQ+=XY--7pp;(H~
zslba2l>l=d8hPqvzUKP2hiC2W%Yg@|tj4?5q4r#|i`KWENNC}+ekpd;Vi|X~P{w4;
zTf36X*H81lqbe=P?rboa%ip#??+spsFm$C!H^WbtI%v8u%f09`*(UbXihXe&(K$my
zXFyW#h(q1E-w*z<+<r;kDx;DtBoTwa<kY|mOQsqe6H>1g$W0EUu5HUOAZvhCxgB5z
z5rr{U>169`@wMFpObUM?7|Q4~B4dM_sf?%D=Qv*6@{21}YQo4%sU0?ZBi)ZwPfWTn
zj3)KGA65I9hf>M!DX7?i%pcQ?M5^HOguLQmD}LvVt>5F5K)xMgw+M<sjlxVnlXrF5
zJ4S9Hu1x;rEEjoPvtCiX-z%JJ^M{#!%M!DRkOs*8d*U*aYQ6+M+rdr0&20;ZkF%Y9
zXrQ>6%Nr={q_JVTdEa#Fw!u9+@~<{C#10zMC;#D{u+sbC50oinVFjcuyjr@GKvIb*
z-0Y8XQDq*iuL=hrm;9c#3M2gVnwR$uQpsk$bcNsMg;^EmGvf%j^&9JRP>S7u&d+_q
zZqw{~-qp!~Y_>JfT(_pww@&)^yDM#d9N5sw>c!$<<u&qPP`CL90;p`iqMZxjO&wi5
zZtx%_kFEqTk+-Rgj9R@ras282`#n#D((83iEyw|3tsmpzGjS6)rk}|*0!ZeRRmrwt
z&I!5b36(#Liphz6@!VNp8LXf205KV-nnPi<yCc{B6O}(NOz~cj;3R0P=oS7QxgJ{<
zzw<e)3~Ba!{pk=A{V2H!Oo0!W*?JDwxZ!WQE>O1cPBdD&)c<0H$x5hL#_3q-)nTYg
zeyCWRErR{z%PND^tNukh&$<Q|=2pRy2+n9m%3qur292fDjYj9AO{1+S6wr>e>?Hqs
z@6*dmm|YIL3&rZBbp35+jjx3pO~Ha8G@vz0z{S!o&u5pz_LO|r5=Op%lFk_*4<PX1
z(D}4uK%L~y-mTPJ_u6#>YJYj>{m?Ut)LuAL__+6yqap$J$$R7T;J${uOgGM(*J8kc
z<|Xu$_q+HcSTgl<#%ZEpF~W}TzA}@;RkvrJm&GT)9RUdunY=CajjBLZ9J3U123q*f
z&;W%L6;22ac2Ty?`2c0&1NK|jRJJ1&x(j{ZIGh5I+IKzIkRmndV~Xi!ltCRjKP$`S
zsHmtCei@F2Sj=z){*oAy`s9;ydQrbUKpTQIp=m=>)qTtsLsj&-`Zc>;%YmqVIFAx@
zf%Jr7oB`~)VKCw#dt97lg@l#5FH?RN4St|MLO)xZCRO{Tm`BbFfV@w&eZPZoVmKDR
z>Q)$J*e(jScxDPTMe+1yj%JQLWPkDvT#kO$DqEobe}|j?&ukfT$o=!jPK@u9rL}UQ
zGf>{T4oL@hz3B*@B5`khWsN>UQJ+uW{qWwnKV94ROjXtyC6!AOIIk^InT2kE?Cp}J
zL*Kz>5_ptyYvnUG<x(w!YqMW&Q39JufYN<C0Tam!nRK=n%PaYdnT*)cNGd<tLd~@k
zfgyl;1qig|%7dAL1Pjh_R-8(P6-!O1awZ~_1wwz`<Xi-CcT6IdFdoPM5&G=FOeT&n
z!B10|Z9Z=VbIhwcPE8*g?I8|44r<@DcL~8T5~Fy+riBTCnXgRaIww*g+q1X%W9ciS
zennE;8&Vz@&qfA9AP10$S#sR{^+rwg1GGKuMxXN6frE$o&`Nk&*$~u@X{?VrnY9>}
zda$==ee$_9SonuOVo9_hOO(Sy=T^p=mbknytq{Ps$DCG6%ix8JMHxx?Z2}2abTVr^
zOu0CbP!R<9eS=Ru`T3gTcaBtp*~k^$U{&s;WtQe-)>(_xIz+giTnuOqp;-|cKR{R4
zwT;#ApB)}N;Jsko9)oN+c5d{{wI|ARCVzf+hwGwV+go#e;zef_&t3L<u1&bFOg&3Y
zFNV+_#U=fnkfGrTblxWm{^=dr`uNsYx)c?<=Ci$`%c?DMy6_yfPM$+G_0I)0ydCxR
zb>8@tA{!O4A>y^d%nHKJS`|Zpe{i$t(&4i4eMaR~{O`&m?RS8OZE4pPVMx<$Q-tT`
zTT%Kq6yzm#_R}emU!Q(mP9u1kmcMY+w7Z!4^5dk`Z;lM-9$z1K6EV6Xzr-ybKaV*D
zv|T+i)Bg~@M^hG;`Eeoo7g8TAO0J^=>JMD2N+kFmx~vfKBnDDQ;51TJd!RWiTC?c5
z8cLI)j9)6J*{@v4j)z5RE%@Ope#Yx?Xw^I+*_y7sraVCT6a>D>dH*<OqDHrwek|=2
z#2FWPdXcI*B)hQm4^eIbHHkNflrJ3H-pTZ_5t8#8M33e!{B*qjp<Y`Ij#dK^7lNdF
za?4ZL6N)no4DFCYzi00t>&i|wgNf~0LvZHS)>w)Z7M~|#*XEnL4B;<gg)L{9Y*O=I
z4o8Jgs)mzVqKM+fD#-_^#K`a)wM+X|XG+OS1ty<dI7qUcZiO(%#~KgU^U(wtXmScn
zH_VJC{nZY7J$k6`xjZlGA0xFipfTQr9+7bOzA4?RE=uKBjL+lS%O})3w78rN=paWU
z3cV&+1v&Ehb;5@~%JbFJ;bQwdt$^0F^V<~`D*Rm<NiY`5EZ6-OK~hyr!jtzx4C{zR
zC7JW(50x2giy^)Fi)8mxW&&yw_1ksd5S^JYZc3r!Z@3bHR*5?U8d{t>kBow~?CZTw
z!#_R)OrzZ~qQv*koFk-QRo^U7T7HUD@$<>nr#mm{_5v!1_5|;xO!of6()C>sxbw9@
zWg;PH_iimHxE4p{hJ8eJy7xlUj6N^Fq;Ez~`_C@VafY!$q>-h|R07l4Mt(`8@M&Yr
z<wM5WMHOv7N+6<;^34k#Fe~YLk@5ULoS20)>?E&uE{4f(hd#|nh+wP00@y){>DE{-
zyMkGNJzslL)2{DEv{lzM{f8BqS8wRR)lw(I)t6&gkwN~qe_3GPq&|0WQdz~~jx!0{
z-kP%#B)`tNi3nbSG;=w5S)U|hq5>5kp9?UO(??qpskq;3$+}Puz4{h^6a4(q*nd7K
zllJnDRabiRNE^*v<dQhQ_k?E_4u~qKhE0LrMK%-?T3@tK{qZgmPO)3GNUV`zz*dq0
z^97Pj*D0$q@d;0`pjeic0ZWfZMj?NIJ_NBRjq(Bn)ZZEY5cJkv4{p~W8e-P+Ac3r&
zdAeFIJWH`AOY~di=xz(UN*4S-3M%HI&nd998zwW9NJ|;>5tA(so0(|tuEKrylxiQH
zLllX)IVF1<eM&tCmp_{-1`#I@;$o+4`oQ<awqSBVyR`KxA;<fgvl)o+>V&BZ0L>nB
zP^H)ICsHsI+)#EZwKj4huvUQp&fB3QChGNJdX5*JZPd;JC+{>)i*ySr>oHx-IH!X}
zsntby<e1&0IX{(V-5m@8-LMzhBvqdpoKcM*+9-&ko4*NYZmSWv5KLw^^RWYGXHzlF
z{Iy6gxKT{CM?un<W@9wEb-wCLCtH}}x13wq)1?m>jHiASfe&)1Wc-Ue|FsDmJiZf~
zFQ_Xjx$!fmMZr{d#3*A!txJc@>fVljctnA>!ZI=`G^XQ~Qx^R^zGe7qM(nsI=ZnxA
zl$w<#G88z51+?u^Wkz}MybWedw#Pu=#3*S#1eXW*Y^vO9z<LMkh{}|vi@!gO4B6jt
zeTJOz^-|!e`VT9K4&)zp!%}bCZ2h=Q)0IddqX~!`*yJ<(xPFp;Pz;n-4at`4nH8k=
zP<>NUoX@9M$^7o*siYvk02Ruy2}lM&LKc?1%90{1IjdCu?Z(yW(@&MRAgJ*t>>*E=
zagMpUlNKulzT$7sAi~Qkd4bYK{>`0V{HxJ~=~*jnclC{YFkP$q1^lbN^$;H9s*4Bc
z0<@L`9-ycinw<d+X~$Q_`;<E{!xScqh@SSQV1V;LcfE)G|L1mdiuw=h1;c*T>MlHR
z=zw5bJLi|jw*O|^ZH_raB8%JH8_sIWuyiu(<S(?MPpg>e(>`6(qo?$=iicDX0?xoG
zNsjhhIIwUSJj}DsDtN-z4!R(WlEwzlM)t;IO|o~l>RPO(rQr}PnefW?Y=eE`q(o?(
zI2M;Wnr@@sg;tDdZ}QC;+{4Xz^*LW5ytm5@*orHws*8$Heo>G~kj5Gt!|BZPJz9^L
zR5`7;PF4~Ne<c#pm)$|5ovUssE48j2wJ~4zE(-PAm5Y?j!@V^Dj1sZ`@D)Hh{DVW3
z^|+o?p1X);+2#YJ(N*U6j52B&RZX3G-r2!iEa}L?aaL=3O0Glcm@HuSiVr@t{NUB2
z&HC7oM8BW2f9#@U+${OuhsC>Yn*)`At`=UTZdBdLjQD^BRQ|vp%}lJ@_(2N;CF6Z+
z!3GwrEFDlb+4l+XXhuPc_gLr2=jDun5!5wQMG4H)=1){T?Be&QRtr)rE$~M^p}Or;
ziICpVK@S2mrO9EI?>d!&=ATPljMZ|VJgw6x!FY2v5YuaFE1vhCmqmXH&7c}4F>>cn
z1>scVbz9E|I@J0`*`TBUdFD1#D?TcKi<#*zFoc=;)%boz=*5eUZ=%&HP{`Byp~gRR
z6z_z*!f{M-H6(cdMdWj(Sf)cmc;NysVq-25+jeB9bIuwc&0!3(y2Tx<;nEBk2BR$X
zg_?MF!KPEM%23mh6C`!XP{DVB7nm7V7s3%!mYqGMr*!iN-#3~T$SC*LsKJNQ2nuGr
z-H>(iJ{ox(Jl#4y1=OhA>25gaXL<Y@-C`x*k?MTgR*E6iRr;nj5qexz)^JiyGu%$m
z{0mK2L;`p&MP31KSro^tuU`L(f)_6bD4V>#9ac`STtxCeQ^oUCjPu6_W8%TlDdH?Z
z49esil4x#fR076cD3c$_H{+&Vm@vleXW~=ibb@lL(2TOR(u5G#4K_F9%nHhAfSGfB
zl9Q<bINx-dWnWue(f0p`WpylSz1mr~s+16!<lw!#Wb&R-PlYc<!~Re2x7nVRr(Ma9
zPNh<`mpK8Rl2Q*VU95<xqGsqu&-x{FD>mDHR~U-dSwdBNO2Ntf0pXzmH2{lzNCAsZ
zrVewGOzHGDd~BeA)I<2t6W861M(V1AJ<M4xiJD+vZ8SaQMcmw5&WhT}1a7SJr#C_6
z5qqQ3DRBVZdzRgp>e^1#OFTVERC;?L1LdE}iMBF_rXSj9e`J%M?Rjxe_l6hE7jP75
zvmJ|Fy{Ipzq|j@4Cw_>adqgbpw^`)SUB~4zGC8IzRy|*nOso6t8gqlUSh>vV3x8|Q
z40F?6E%A=MzsuXZ)(|WWd*)9}$0RdVN%vrPECPMaGM8iBTP-j+r>!_SxJ>VEu*JM$
zU&67Egm2e@SFU-S>W*;8>GPjG&_DvoqhisXhox3_yRV1ZcOkq2fM|=c`rbINwH$!o
zIcme_Nol~V5l8IH^a86j-r3tR4hdZk+&PU`%^Pe|`6au*?&)^ToT}TtX{&e4v2H74
zO*+a~#q`AOaY|wC;g@lN^dYiyZ4A;M1IZvO@%p=0fs-WSPR+dMx!N09a^y>^Kp<_J
z3spk?=UotGsfztSid8H{dhdqo+SHXGMCZg|QG4dr@alrww6c6sq@pW{=YWe0_$wRr
zFEY)=?s2TVtgDoNOF!a>h*q#qv<Y@-)9=W2;$(X&eXpwiEM<AM@`)?@nYvOrxU3bO
z=$W573%srDFD(hZiG;@%^U+eQ*@W2+x?5`zcIuz;a2(y|AeJ1Bh8l-$+J5`NWK`ll
zXeYbdd$ti*h`gQF^s#Vj{yTf+oRs8y%s5SpAxP?&#&LhIjyAfF*~t}UY;4lIBfJt+
zeO#F@UpTt;%f<lWCr_sytE*Lnq;I$&L1)H6Ju^q=mz%vuLGf9eb@g%8uI@n&Lx@YG
z*u@emn_Az!#24wg(I3|$b9gu>J33*2ck3%^qR+f*x1>EJ2RG3}<%rYeOK2s5+xgWc
z$E#B5TxRZpTeU0|L;n-hA)=_E3uy=}lb#$R#|cQTM$?dRRt+z8gdYEgWovdRwDjk&
zy-IjXVQt9LWnN6Lx-54<>+;KeY+YxaNNaIH{@qT79qkYalxEN{0S8Lm(dh=PLE^0p
z8|qxm)!coPfHAQf!vs-0vf|&4^BuGfY)RFN>231gHDw=}HODT#Wvp83{g#2vnar}m
z&apd@c#vj~QSWV&J#`$AR5Z1c5_P0IeE1-)IjTDugnJOF%y#0^^9bUs)0<{8RUAvv
zq0=>SJrYqAyyAOUzwAghZY_pt)g6;bqm3mvE;z_(dQ(jc)IIoOncQ7`DXK(aA{-YG
z>x@s=;e{cz{y{mPO!|$hml42*K<0JC50ABd7vc*WYv3G`SWT(_NHXFFpsSg<IMo9v
z#24F{w-LH)2FfrPaUwEN);<)t#K^f=%(sCSm7;h4VX9;cUQaD7&5sWc*4})gfGWq(
zMBoWxFZ@a72qu&_6c8`!IQ*R%^E+*X*j7bz+|Eb{`<#M>u>?gwu+b^t5p32LCx}Xa
z1sr<VNi_4EJsLq%2=$*vHF%+}E9Y{`e`(D9b!llTE9QUbwI(mfVs<m_9QB-l_+UhM
zAF5Uc=cv0qo{27nkakQr6)zq@g)2!%j-H5nyQIW@X&i^|9oVVoM9Ch^`f`3*O}RL(
z&{MsxlI6wvXWmFcTCL^B4Vas!F*!SWA>Vj1aalg=(I@0(cX4T5?K3^93TSBZOxrEb
z?=h{TU@Pv^1Xa}F%UgPHM$I~TiFRCd+HH(=;4L}T^@`4S1dl>2IE-sSO^v@>BHzWQ
zO==9SK6&nbD7Zh@DY=v?C>I}BSz%gX*;@SlEI(1>HQSyT+sX*3buN;Q=<?EC!f^ZL
zWW#=&o&BL}1B^Owy5MBPBa!dVf>D6^?TsB{;wfQ^_>l^8!$LsRqSq%yKIG}~ZL$-Z
zB&kV7*=VjeRx_u!@@(fvCbp6gIR?t&nzDkJ3yyv?{SQkjLQ&Iw!0amQpm^cI>st=j
z7c|v|E3re#Z^$i$e%K$I(+pZ_4;(Z7sIUxc6KdXJHhm<W&r@Wq;}wrjoaH9wY^CBU
z19ZvX<iy&s$<u~#Z$Gba84rRiItd$m*R7q+c}vY6mws{nl;r>?Cg$;@zutm0WmC`8
zx{6KntbI07+f}8!Sf94hL~^{j%g1`9>(MTN$aGB@5C1o&k&)W)+tGugdg@m6>p@5b
zo6E@C(%Z}?61(Srzf&BqY9Hq^<wOh%vhg?~1)Ij4RzC}>PtQI&1`R%oe`pkxq{KiM
z6(0T<7yf_SVP@<~c=7CE{gETcmkC>Yu8lPy!Vq@zuFdV?U4w&l;hu4`fz-1N>zf{H
zIPZ-_sFlJi-DWw*+Y0-l03rLfI9?gOR##2nn*j@E^6Lv-U6tt%Z`k$wXi(*bKSu23
z<*`e`f8Cgdk_?SuaU8~cAbjxyDPp9sgq&aG<bH-5li#!ILcV9a%X>Wn70M6;zX~AW
z#IKc6RtDhrhv(vgu>81f><oL8qr@p;-iiGkekD1c`%C}pEB{BI=5<{W>n=NdL)l6N
z>;wNI<~=g?C%*rbuN&XED1C+#E^6`X5*1BKQD@5$D{{VXsxt*=d9=#mx{N)$e%mAk
zcIUDFu=MA`WU%AwwSCyI*)E?TRR~dzqxJfNhxb)!HHOorZLyci0a7Uwn9$Ia_!~tG
zu$9ib+7T^?ue>R@Fdz=-a*q8({@xuXJW=@7*g;Q$MB;hX3mj0RL1Wm_hZV2SA3{?}
z^Imb7F#aN%4eJ_dzWJ83)iFcI)~R&)g|gnvv;Q}`Bc?%Yz1(v{B(fv3$rtFT_YjNs
z!`XU!0>eSMyNemhtSlSErV)s?i4|cCeXk!4-S+NS*fjnvP}Ffby8}*Rh@&U1rctGl
zmzbU#<fqh2tzMO;*29{*#DDzle;>E?$<M|UYBc+JoxbcBK&*zA2Cv%;HfpAq+1edX
zW&Fw0Gf=Pnlk5R9%&(D?#S<%l{W17mw9yf~cxJQxS2;tgX~=)S%)8Y5vruB(IlbMl
z@yMI=!(Go46hu6~(m4N_l=omYUEe_A7uSX($5{&xEl>~UWL(AmTh9D;^09%#Fdfx6
zlWtU|F_~II4B8-vch=PI8rp#xx|`<v8qs%w3s1#moSw)P#pqYqzagW?(*LIQ2`lIQ
zxV;b9r#So5Qv{j7s+L1ssv$;|{oC2C!}#0L;dzKV#MWMT*~`|^-ngKXVPM_<!!J|2
z@@C6S1WjsLX;lapAZBE?iISBzGP^V)sqj(61RQ(gIeB{oU7=l6>V5OP&_nRmjTNOj
z>^01T)JsOD%tP$kgw^!1jEi+$NaY2qlq^<8<jrv@&JE=gprN(Xu261e(X!z?k2%w3
zdAyYoEp%jtL>eRt07G$^Xlu6Fe@t7U+T4flm9LeS2DJb?NJz$0l>ndr1~i|kUA`G=
zfFgYX=4Xs*_>-=+c2C}*jj=&0rBk<oj4in5B#LfLFBYI^=qoR5^7nYPd-kwRc|l?&
z7Rf~&9sD^V#f{66Ud!6^+I7#k+fRSxb4Iwg?*=aec&l@Z^N|7zc#3_{E0j1aCDBz|
zQ%hby`F-x`9*l_tr_^!#9g*4;&{arZ&E@)YeHJHJD~E(ZBqAc~59#5QyoH_~i#8Q&
zq{!(09wZ2>6x+i&K>cZ`hD@I;-Yd?WfFQg$i|GRu7Nolfykh}Y-d`E;#XK1Cz9n#l
z7btYvi(aH`t2ofo=Ki8GZ{hp$5d713awD(6H#i?q1^M9ySrE?Z>CXU#f+8!d$mlh~
zF{aqqAKl|4Ohxd&mfwnqV&jdNA6n`i!~>oe4Uuw^H#>8~3!4O|38dlLYTs1d-R%7Q
zATo`5Y$h$97uH`=sYn(m?O(uIOScEZpQUL|=>iNfOFo?6lVggq*0c+U-s8@bIzv(n
zLW`?QrrjMFb#v%@adE!7ey;SMP^PEtx0;}fd=@1GcCOCCW_py%QOTCn<Gy_~ZJap7
zZ`Uyn_=*yVr0k)vzoBG_^mSfk8JOvZ=_+#Z*Ak6TijvMJPob%Wo5`vsWq5UqUOWpw
zm&&~*Qt|QFWr)=*mc#MKoKQ)^G58@`dK>p7XzlgU{9U~VbT1q6dv3$4e>T-p7B=XF
zQa5qanlfdSuLd+X@)@oQ%^8g=<Gz}9(*=+c56J_FN{-u<cvo5nd|DTD$9xvJMn?z2
zPEcZlbvVXqqm<9|L)1psB=WFbM+Wr5$%*FCWSS<|mwJ=W*QO~y>QohcdP-ch^VLp=
zOFs8WhLTu75Z~y9=0ea2&xVN^pe^<)#COAY#ci!wzm(K{;pc0I;<oMg-*YI$YD+}G
z{vbIGjS8WX*jQHB8wQ=Hc`I%aaTio}@UIfefn#WJ2{p&G&ml2krM=5I$K}-h^iI$t
zILCQ~Uy2#u(MWWm;3&2s-PwbXST;kcnfcY(8qFSd$iv`N!Dqn*?sd&4+bdd<muVPu
zg56OcWvq|NHQs7b1|I&*4KGf1t~%J{CcM4j^W1$P`@^@sASXTaefy)0f7jA~SUd=A
zND%K>l;5*;Ab7)Td49h-R?z1)9F^(!-td&g_44)7q8~@eCAYTgW_>!%iO>d;)JJl_
zAXOfgN!wzR22fU&AlX0NZaxw|wr^G~BV)sTox%Y=nNiW96FWJpHfUucQj(Q0O9x;;
z7<U{!m2E<e;HgQ4+TH{X0y!KFNwpEB$pQ=p?mnPuR;J{(Yv$78U~d{z$UT_sNirjb
zOD^>WUpI|;^gsMsYsTZ?0&eC<@m%HOzZ&I3thv3JF?V3)*CExv4Qm^g*92<kWs%A2
zIbk*tzh%?ogev_BqrjmIX8rvml>gEliDOo{eOB`7gvJhd|Ep_NFiouW3^82Jx-s9H
zu?Np+^SMOx=GZa4z%?rSpsW0T0PSlcq|okD1c&#{0B9s7l;L(vK2P}#jXnwT&G07V
zG_|t<O~z&;?JJK@_A%~NSQoC8(!Ku32CE;3snuV~D2(>bmskHFx@B;84$bJ}MgnqA
zYVD{ouPPVt8l0Sxl{A*vS7nxSp-_P~PUJo6m<-pu+%Fx9QD3eW_&dp6T>k6JTK_p@
zUMDC5nahkUq0-9oQPfi*V}h6FSA~Ih_1kr7b+qLfZaB)cz~bLY&oH;~#l`1q$Vo<G
zNt68Rzye3}lh!}}FY@R8KDV+eFSx@Ls`Zo&TaG6|-PwtvhRQ(J3SY0%+^+%cP6A4?
z1L6>v+=Qxo?-SQgW%%k!tJ-Q`m2$foC3W@CW;BA@2RJuRckgex0uoO+f;>z91T=Q?
zQ*ezU*nKmC%Uc<cB#6j@@}^K+-Hl-m<ry~lS_GY_RA5g18LyRz2tOSp%9k`4Ao`;7
zhP_{6A01c!W%YE7XW(z98u7u2Nxq^J=jW3zYj{3$u2O;x3_{H|-{W2ZIio2Bgp_36
zWgCy$7wVyULrty11TWm^ou21QC6oQ*jH~{VI>ZZ)<o6z7b#U<52-I_oOUarz9l*%u
z$W9lheXeh9N~EMcjLCSMrY>w*h<*&uUA`WDJR6NzxsfXQZM{R!w`%XOXA>ndIZdfa
zz=i8V_8*qhp$R)A)o8}XAP+Xp)lSIkV1P4%CV?>w7Rx2f+L@8tF@@>EpQphQvNcez
za?43v54TddmOLwo2u>M3NQLoavZ_GrD=+VVSR?O>?wsmtjXB;~T$0T%(Wo{G3!6cy
z9~TB4+qsctktsj8+W9F0`$i8H2Q{oWP?XL$g&|z3p{0+ch6W_*-VP2-`DyzpqDR)P
z@5oTdng#IDmFLcxN`m^O&?+gGzK$A{E4bfEhZUNt-#qi;c(07-5;1QXjrN)vvU(w)
zHCWf7N^Df;?Ml4(;@NM3Ic2>3!ljKskqcnJMbjht-qKikkt&cAw*~}EEk?eDX60Qb
z9#TUITN!ylkOQHmgXkr-s>XO(E<s(PS_ihR(?VAc!zN_ifJ@C-5L~i&2hXpxVH7&Z
zR6u1%+GT7;O3cC6Hi9pe__b>Gc2A!tv@@kGGS31!P?b@dpme|$T==BuxtZpSC`79B
z+9pfc*Ui>HVh<SI(IKO8H(BC+(9v4w;Ja>d`N787wA}V~`&o-KuLk;HLtiK_1&(lQ
z8P-Ij8Z>94zn9^_I4%B4)T1lMT2hS${zP#YcfU34A9HbI62RHZerdPqjke6xB&PC+
z_#(-EQidy&J?w?3nr^yF3h8sDNWz(JsS5s6zJ_zkr47CkA~fU;;%@Kq^Q>Cx_T;`<
zx@cGe&80o8&t$pDMCU*@bC3LKqzvBz8}BT<H(W?QPR?|q1~BOymt+B*G@tTZxL$cU
zIg_BmtY%#vL{X6tynX*&gASOZuJTEM8hE-l#i#Et6&PCE+WtkDKhCBkp_Ff0X952M
zETt}`GkG}!lSHw=`y56wy9eP^S^+&<`1wv)S35wys5b%lS&)&`o|Ii)CnVWgJNuR5
z6JLOUrV)3<x}Hk(M;z1Oj{(nd{C`QR<mMOlOvuFbPgY6_FooOYPcOqG3R4VdHauYl
zaQh+*d}7Fl$<vxSLJFB}2QBtFWa8Y8kfz5X!R#(zVVPoK<&x|TQ7V*EJIK?W*j)aE
zxvKl(dA%D1#MCthT?zYq075p3;T0r=u;M%Sp;cSf8WzUZlZLZ!_WBkTi7F2^D@QHM
z!jjl*-?rpn7=@J#R~#$UuxaJ4$1#O1o&iQO{lhv@jVThYq{X-1$BW0ApzuWxWIoiK
z>0lTZylFrHctNd$TmBlS5}cJ+ifuia8!smN{v}QlbQotmLZI$HtVCM|Y2rv5Ue%X;
zy!49ewX`*WA2n`r*d823-%7S8YUm?lX+-1=)%&zS`udG2+d7Ub+C>MLMp%6C*?Cvf
zA_bmzZ1V*5Qr1PwRmsR>&Gp0dU061tw!xFurUB8#8>P?Z{+kl@puV_(P}(3ZDGaXi
zT`Esi*)ag?r+Cw-x#F0S9g3ehQLhXmq`8lhW0wtRkGgG_lw@Q{T72Iqz&Z*kuuDx@
zeQ?v7kWSpyTz)@U<22~EPk8Xx>9-oBjLEatcerbgqB+dO>7d#hizHUP+htG24;^3D
zx{gJTD!v82lF!r(mf;epz=jFe)Ghm8&Lut!A?X~qmh!lXg6fhyf!I<mDtJYsFK7m*
z3(B$8gXfR|*_+R%mOs--w1-Q<y+bZt&Pw+(5nea0S0*5<cV6yQUkZXOTm+R9`;;Tn
zOz+;}3UU-ST)demoRCd`7p5$Wx|{{{)a{Y%o?m_SzqnGldY0&v>VLWJ3i-460w>|S
z8SXhV0F(sMQuy+I&BIk*PPX(G^D~-Xib|E(W%f?m<GN!!iXz%T4V~N9;T_gThg@+T
zZs{2hqw`3`n*E-MLy4j<+Rmm|9`<D=gn;zY46uLE=dgmPDPG3Q)CZ-j7-7G$mY<a)
zhM^Cay9o6C+{Y=2*s~rtdUS7epQYJi7ZGD)z%v;;%OyvsCCrW`@+3@ox<WxD@w39S
zVH(-ro&$D}pSlh&n#HO7Or4Ris(ggAg^PG9hm2xcRRz87?3^q>n>?ke;U$2DkacyK
z(Dw4sXWKY?*cIs+>xhC>IMHN#ueBr)>jlN2IPmKqh1OQWvon4;cZM=4IWg<Fs$%s%
z0TR3Q-sDKNMKy`55X{lu{iwZa@S9~99N<1M9!(JsxppPsi1RN1QI^?aE|D$c44%K4
zcZ+TVV)7l;{EDNQ;al(N!ngzTP3U^)z7CaZ0(Xe@Hs``tgVv++e0ZjhXG-@<iX3`2
zd#XUjt&7QsO5qtjOQ*<~eHyCuyd@aazjkbDTnT?j29QYlxi};2Q~z=QFhy(2)o$x{
zR+Vt!mfa1)6>3hD^zOr&3HAH6s1KDYKSp&zZ#<e%Jd5jli>D^=B0+nxvK_+s8;@bT
z%OiV7>9w&sKSn<YaD9fyID?#~FL8idx5>O8ytnhORDZiVzLrarR{ODh`BKVn8)_gt
zkm`eQsdY%@5e|_EXL9R9;T4FUxh<XTk3-*G7Rx|<7~Tnr=||>hpWU47%1+PF+$Ai7
z(qE@m9xPTKrP?VNvedJ?)o+$R?pbJRatC%MXR*Kc8A{lwaQzlxF0;MR%%pngfnl5o
z&NW|A^_)>}T*JTu{fg5bZ~4mvaS>4}c1DTYQ%wX2$)3)|Gpdv|tw!nHxSQMB$GS(O
zfUE_d?yf-1qk{&J;PMLx=jog3BcbadCf0HSAwxIaMo$hx5)~|>?yExPX>Y@XREhK}
zwe8nX)PGo&wC8S|j}oD(zw5oPT(MO+=Uy2zYVa0Izxno6<D9Q%lM2xqSRK%2-k)p?
zPCM=qvXv-pl=|)g>F}EMdt25tBQ&wU)EJ8-7qjMjsKl`uHPF&zgmtkPi>4qr5>iB_
z1?AQ1{(wNLcA%$Xq83RvZizx^LhAa9@9U9o%or&ww*K~49r`b&)m}&vnl?2zMv8E)
z>BJ~tmemQzB-Gt<_{T#Il&Ai`mel`f*8Fb^Y2~jF&C4f!Qd9ff@I(@Eiv|upofiLC
zFp){j{!-5OqPwj1#nzwlGj$E(j?)w4n%cZXGuy7yZ-(y(#Mz@nh`!GWgKllFrzq31
zr|F=|QYwU5VppG8z!!gK_W}}|F)yloSQKt^sYOxfp0)i*v3kw753-`!LxTkB7S3Dy
zG<y!^AGicTYH^G({X26zrk3Plx8)$yb1Was&fG8Z{Ux4`|96V|KbujrqBM-gT73Di
z^0Il{=|dtiv{~8G*Qcj|j+t~FP|UM0d+<O^=9v%ESufw@L{M#Xt|9N<<~jt5Y~N+l
zb;0d8zF!~2PFDSqP3|5hWw$KnPls>xs5Oj#O7O{mr;xAn+uQwmM?KI2_KRx9l-zWO
z2n3#YScY(PXxhwv_8@BVtH#q{_5n7FSD8$6LnfuMrc@%6wj$coaTm@vyZ0?OJV@i9
z)Ah9=C$z8e(p(M|BB;sl-3Czc{19D*q!_LJ8i+n#J@M<TwlP0N#5qhljc^Yy31C!e
z9;6M^4Vs)%ANLPAYw9A`Q#+P7_c>(<kbetQaVIO3HJ+2RVLi$AcNUXQ(N+Cx+@8Ab
z{hK;+`df|^?ik3+I3u^;b9*$qd02ZOf~H6_Yxv*E`So~9yR|l3!k`UrxhfuevdcLM
z$uuHM7fV7TZBmjc8Dth3Hq`<}>NWZ`E$1sc1{YSsv%WHjQ)c|^b!NA>Q=yHrY7LuQ
zPva`Ie_^kq)hb9I)ZZp+TDC$!fHx9t>2T5#t-_!?H>%C_X+~9(OHOCvuVt{9-KM#}
zMtnjFW9HjKqsZmww07@9i8dhWpRnpR@N207SfrvQGEH8lZE5lO!JV?>zV21|g@prC
zMO>W9uUI+D$Q^LkGix~myR@JIrF$L5+oz-}-UrV{x%z6)+(qt--!}P5d;eqZ-`pwV
z^IkYJ6m~gS{@XpqjO*y8)o6^h(8xEXrkVZj86XPw%Cj6%u3Aktxu#Ui+M~s*n}_oe
zSBahvR{T>Z;nz8;wvTToMbLJS;5m*CWi++vcwCm)qBdg1i&89t*9G+T-}e)aJq?T3
zM4!wR;@bnCO`V`GpN*|mU;Db{6G@*4loIRq=r_J(i|<g=j*#oloTUUk)o-oEd)&c3
ze3IYpTSefoIi1(C&wG9b8cWX(OUcLvr^8tWm6cTifLBgTGjGQ@CwhQ5ylmE<?C{)L
zq04-c4bNECq=x8ESokpIUs#qf|CXGE+4N*tehvB|7A(S?A~BYS;rl+Z^&+XinKi=J
zTX{ya^0vq4IypfZL#oQS@|++a>g*RZd@cINXpK6Z!UPHn&Gk<gk>_Q88%>Rq!8c6l
z>Zu@{T{G}RU2H*Ek%cz+32R>(laH&J)o1n>XLP(LPq#md_{`?A-TG}_DPCTB<`Bdj
zP%|^=wZB=dC!W<-RnDr)eic1AWx<w`=bG>DXYt`~thJ;BY&$ig-#d7)j&3$Vq`E{(
zlOe?-EfoO*CzKgFO+}OJ0Cm_?9S=>ncX8(jw^n`F-B9W0l>k<IyR+5oQl6VkuM#8l
zQ5wRp%FoRTLKpuZ7OhY*oxKw!SI%7KR)K@gKfcV8chUWq1l%JB6?ok2ZFX)$jdp=s
z*;Of38SLSV41&D#iN>fgFX0#$M*gq3$}`_KO-3FqPj=;86p43Yo>V$SyIZ>&ir={T
zpZ~SI0~X%#xSt>Dy{q#K<mUc4tk`U`?B{?xmlf3PS;>tjA#ti1vmN_;61`49;PI;T
zRFjiKI=nPeqT;U8Z^jROK!koH*wG6fdNZOzS<7^-PM9tVmXdidZ!hz6rbe-ikhHPv
z=^B{sD(~?%jm@KmG{fV2$1WJvQIJ!#v^iSMtIv_y#07{nJS=#t{VjI^q3UMV^yu=p
z4=GZ1>dpPT(tldR!sTS6zA}M$TK=V?SU+rxb}QiKCUaTZ(dTS&qNcm<bR4-<IK>82
zZB$g66r~Bqsi>x^(9E0t!~W2w&r*+xe%CnpeYv{ea`Cpp(y@E4#Hoap@$Zc?J@zl3
z^R}I%w5+jv3=b_UXW(!hmF3ea4D7{-nj{ltKaB1!LVxui2<=O?RKc1uqWp$4C?rUd
z1AZipt*@dMoa$2?L*+#BVv2kiiV9>$y@_b$^?v?ejGbjrTLILjX^Rw>0tJG!xKrGr
zl;TbxxNDH$ZY>mdx8m+jaEd#W-~=h|p+K=B-F*AaemlFfv%8bYpZo7lZtlJ3ocBD>
z=VpuYFxmnIjaAGl0%8hvB5V?MU1c0yj!$X)WW-nR-Xx);tL31-;KK+qWSlw6$&ra0
z^T2b(yFaO*mHmez*BzfSa%Ozd{}F998SDvo-D+dXPt-)Hl%r2kX#Vrw#U72th3{n&
zvv<{?&HZo5v7P{jFTREjs@o?UBcnQJ{sEo_PUkV?MS0HGJr^TZo-`I`myJ>es`uhe
zX=IPh8Dp7mZ;zf200x*ahAi^eZp;YU3|x-qpqZJo%lq8ycX9Q%2j)<<>$he%Ebt@<
zmUu-Aukd(RfH=X}XXJ7&IZhg=iXk3cZeB4mpropoc+8TY3Rh84!R1bCeB)S&ZIIn9
zn2ZXQUtdPo_Iiy?Hk%tktq9g!z*70t{!&26gT6spmu`XO9aiwC`8nW=q^iNM$v;v_
z%<}6-&+jzDhXNit8Zx@OA3Nt7TJdNVz>SR%)rlV-(}G^JI-rj$p+g=$N>zRX_zkeC
zH!6?fs2(j^!&!x(2l*9K-LJ42lEEf<fd)sKh*bh*D-pJjMuY0XgIH9|EI+vO-~F(Q
z)mDC{Q`b6zu^mWNOtBpg_j0z1KP&dq2c@aa1U5|C^l-S(9&!#I$AnP_F5W%P`x!WL
zVzK{mA|>td4eabcGYVbn#Ao5e+%B55bTJvWWv$RN7QyiK%(zj?79agId)6>SZ*pEQ
zqehXVI@F_NL>nB1c@(j*JuhZ$zB#1qABs{|S8>He+<`0<Bx&n=DMhk{mor)YQv(da
zK&8-uEpDQN%LV@Cwy4J%t>yJ@<qIwAl7f+)V(-J$xpUSSzSW(pa1GLd7F?K0|Gur2
zA2yqti^y=b;c%$zH!Mt0V#do|aO|te)g*z#UYAaRDkrSbDi^U}p$VjR1@)N!9o4%x
zr7fPYkoIu>zy5CbG8+NN)uji|vt+3r-yIH}jPli-qXw_%-8Dcq0LW<ZN+AMn5Kf+4
zUUK@}cxtC?{BeK?wrBkV2pqY&*4;08P*fP`%0@ti+yq5AXQ?;ATnq#6;*7da&04wN
zzadT%mn`8C#npU5#yTRm$@6n^_v$(>hnJvduEqhMD>_Apn(k&8i&kIrBS5dP=vXlw
z-&4ID=HzYZ5G{1$1IX2tOw76OAFs6;;>ihqs~H>QY2zqLn%r~E4k3x$n2IkSGV?<Z
zm;j2olk@74*sI~1z!e)Tc^GTKtHQnhZy-PjY5lpVX_8i~9!XJK8sBF*KUveu)oLl_
z25&W@s?U}b1tA02>u036RF&|_8yyk#1{`VGYTd@_9~uno@}PMDZt;=Vf?*IlGG}-L
zJGG;079FuMzYva_Id#BAHAt`JF-in3uY6ZLA6K>>9klkkf%TmwcRA1Noel8I@H41T
zvdGc=zA(U(=13_k&LKIVy%ZFc@$s90YQou_y_c+|utwg?XMuxdZ)Iwx2oe<-V~cq*
zU~C39iJYC&=gnk}Ub>npPK6u{(I~pKL=yx=SXuteeeQN#>;;P0_eJv_Ug}ceckS~J
z%pS5E74T)pco`^kQO?!<T>Tb}aMe%HPHE{5vbw6JIm;-^Q50D^yfr7Nqa$sQ>5yIW
zp)xM5cg=CS>)vOq2exwB+FIe_(#9E49EIBXwC+fJHL6{d7&XE-2aRS46|-vntv$hh
zSxD_@fFqj6uM)7$2Zs2iv_~J)d(YZyqcnrbetw+}VQfTUt{&34Hx6R^4jDYJ`_m50
zn>-L`rgF+0UAUGTGo)VJ1nAV&uQchj`f)kka3bJ-+4ygrW@Y504dRDo4C11&uwsHi
zODaZ;EG#Eq{lmv~fTwwj9B2M)O{{~lI97!@xr$^-f~Fvg7Z=nq<Kc>Y;2qh)P1nvS
zxHIXZJNF@bUslW){FnrM>z+P!R(=xep958=$7*SCw^venP%!Vg%#t6ry>$CcEGL&u
zY`UJr^sp(nI=?t6wu@t1dC^MhN=#Rxg~VSdCJ+rI;az!byDh(+Obdsv7kRJVtWTu&
zgdMYGPE~kw7Ii`uKF9IhEzW(o*pVNJX(&FHu83nXY+@$&iQC^e-o_m(jV)3mW*eN9
zA1k)`T#g?$)QQb!Nn$$r1x1y5<sO%xg#KDQJU%}xIQ@lmraxkVz*6S(HGd0PQ1h^(
zA>`LOAe~>~`xJw?09I)(H>YQ5b)S;rHhx?AE67?pR#-sp_NRV@w*x63-fN(KYc6Fj
z(uosy6tm2Gq0ZaJ<8A9<-_`BDF`N$uR=h5tKSJRwH775pbFk--(dR7E5I1|AlMsS%
zW#*KnoKFw0cT1Y6v>yJwDwef*n`ZR2sXmipB-wcp!g9F#eaCCsK^nCNXz<C_mQ*fg
zKI~I8!0^V~7M)DzY>fQRsF3hg3Cqt20uRDn@WOy2r1hlIBJ6BEbh)MTpc=|3$YRt{
zP_yBBqdKs0w^G5BO_KLx0BDdtRJvcdM*K6v-ZqnLuH`dV<so6VSC+6ed~`xEQB&%v
zNZcp59(IiNm+}wM_Oqw^fzj!mnipjCtg54&CG(0;7)MEGUINsi7`0sQon=%*3ex{m
z7(2wl7nQ_U|EWn!(UPaPfnzVHd;bV2aHDvln6Ka{w*C0R6Rh~Nh5rLR%2Wx85nXYj
z;%|dbOV$1sicvak2lANub6;p%UY5;Nnm=1^&KMN)bh|V@bNXwqbr$=_-dkjqE@zyU
zfEbIM;u?-AvR1WDyYDi6?99`mJrNwGnK;xig0RXENp;pt;#qb#G~wL)R+Vh`Ot=c{
z{j1#(imoBjj!L|b<v+y9SC|$I;gx%2OP7DHE4FTa9aKu+(LGK{sDl2X2tTLY)m=yi
zSseO`f+66Jf!zhjDLmus=<8{1^KrGq^;5QhDD%9J_*`^F$wuP-uN4v@-&MidiQS8O
z$u-z~H+#cO3uSr``>nxfDDM7YF1t(3+ktOvN_u2p@-tGYKRI{kwr@+7eLy%@$~a8>
z3*n_%WHr2Z+4qaY!l3wqVIoUuWuc>44U?^4?UbV}B2`hc1{r<i36H4)3&K=t7w0WA
z35JK%K6eW}lo=nr?d*84IRDEXzwsdIfLP_z(cN0pRrWLk4|XAg%^kU3rHSD;MXXEv
zw>NU#t_NIK3=NI@xJj_Ti+QLQ^!Yk-x_l3^zIL|exxB;|Rm0w4DDlg7lIb$i?m<Wf
zdbDWbWW7Um=|WB)7vs{}N|u&+P;;}7VoVDT=s6PWYfxF6oZmy$14mb<;`bJY?<0||
zxw<2}F*9V3$%RUBpk)Mk#tN#_VN%h}tFn7{g4us4?2@r7p_SzY>j6C}E+8!p89qR=
zE!ja<lyzCPt-fO@_lG{+cwB@BpM%U$B)Zxy>rIgf<hrMz#Fmr8<@wrj<R&*dp5771
ze#a31X5v}vXgm8}@6qk+!rodyyFPK)g%(1kHe&I4f<in|>0R&L2Z>w!wWd|?<+tmC
zD=3%t(a!kr!YQ>=aUUN#8z7MW;0&22qQwj2DEiH{y*TT=A76b0#nn%ckv$*ZgAzMv
zj@)v$c!c2mfG6H8N~)DLJP#o`n>uDzslwu%2Q*RpdNwrQA<u80fQQ3)I?HEMG8vxF
znH-OiWtWGGziyr}9Dd40!@b31H-|q-+S7y%&u*6&*1x(rVm1p#6?l$DIKn-<n`~MP
zIPx5W7pJ`Ci0z5+8`M!GZR8SVh%pPv7J#!KU)^B2U!M+?{h!&>z5ix6cmA)|y8l>u
z64Y5z-?p`H%v4-;u;v0N0F9DHEm;dn^7HcxzaF!m*xMZ&i`XfO=-aL;&?lx65;qaN
zxLL-*`hrOh`>w!L=Wg&UW(tNXcSi4Sm`9nMJNeF<)5DV%+55{Ne+1B>{5r4)5SC)L
zQfN9u$jn5$8}T<x^O=LH_ldb8b}r<xkGTW}uPe3&Lezv`Q_M_<w*(ay&0iy8@tckO
z{ujzp2jh=iZ)8S3Xc_<HeBH0o=h;+zuA%eb-s>^>j5==v96jwW@C#gl4C=<>;g#X{
zddlkHQtLQc+8(n_iM6W?wcN5dYqhN=*jrYON)rJ~r7U9K*Sd7Wg&*M0wgElD*m|nt
z(qG8L(DWYcq;Rp5T4tQfLBubOTFGx}w)<?%6x0c1<cqX$=ElOnM}u+AKFHhA<PP2A
zJh(^4^nw4RV<UNcM8Pq(9VQBJ+~IED>T2R&Uj07e>Qr;xQ{qo5W3f&?)fxMsh+0BC
zuQfk^9IU`t16G7~Zy5C>>Co#>?=|=kuhMGsXMPn&epM#gZb6W|!=X;mH>g&>VyLhv
zkwqzC<|mOHwV0?R+2mhAOx`VA1i6^mk#@Rxl>VALHAgKPi}^5*wdP^uRsg0eEgSj8
z?7{bqcs>hle^+W^@x$5UKa?2*u?E<tb0j0mZ!5Zv)R7_fHtO&@UnL)2m8P?|SnIzV
zOzPuk#&n+K%2eQ~qvy({a_*m(vm8fq%KKxU<p8^wn%sO18iatR`T5?M&tkUc<J@nr
ziR2!;8{n7w3r@|eljk^Av4&B%ME>O{B)=p!m<sJDpj~bD;p${_uXaUpuo`89WqE|u
z$)^+aYRnhaNjzwN?5u1m_)Z{y)|yD<EabK?ZgAsi0@`DAU|9t>vTrO}Yn#fY4^hs3
zU`rdZ^i0z)_&j^)*b-h=Td9>Ou1zkatrc-}(4M;qQSv@hFAAS|isypfFT`TZ)WBRt
zF`N#-k8fs&sOw*|QLMbZ#ENBKQV*h?dJ6nD_QiC7q$DWszG^Pu{jmi1ss6rKVy5&<
zc{|(DSJCT_1+ROTzCKCT^}Z&?zYeOBJoUZawqJ0+jW=|Uw-qp{^9}Ld;Q@r$?Ij9Y
zZxsz&T8*4JEbtwtXmREZyut0Tx25cMT4nGMh^)wW&t>6LAtt<yeVFnKxYfFO-pRhN
zk-6nVy#DQIpePi#eP7R%K8&zevQ0Tky6w-@{w_<KnQ5M2HoCEKZoGSL-*T2$(h5(w
z6=Y{ki2u>y%#audqEeKnh<=BbuF{*ki4h2N_q<*gz3sSZF){ThQI&Nc^imy&^WT`y
z?~gPz2YU&SrsdtW{>Y-R)=EZf5yR%~Y!5OT5{7z)pDx4`Z*Pxop7r-%Sxn=7X<Z2@
z1ys(pn~B5-n)(2IsG4Vs<7gE_He7D%vfG)*B(}_%R{Mqq`Mr;J4b{ay{}uUa$R<bx
z4CFI^zy{w;;hmp!2=VX<#W*T2w2()f{6p!Sh#H5rh&5`@NcqNh*2K-<?S)$9`nD6Z
z@~}OOw?XKkM6B}tOs~`_$zEw_{P?-6^YvJmyGmolFC5?S*WBfw<GyFDN34}Rc66>L
z7ty4^CIrRg>oR?ZZy{_@FIh<(0x6(ISgNfc$?M{@W+@I!jpK-AalVjYgj1X2g$!rJ
zuE-xY^(d0^+I0OKc2<5AU96u8cCQG==Qv9hE#vsnGs=bfF3V|}#O<HpMucm5fLpD3
zzY%}{X(x7iSXjEpng1lY@@F6GV&xVb;)ifdO=RxJ4Y<7**DAtVq>!YjM`ZJrBqd3Y
z&U-m*Tg0#6Wp-Pj)?@riTYQ|5?7Dd7r-v{q*n^+lnbjyHwl5);<-<HlXD3~7KDp75
zbVODOD$p`ZyDZK0jNuOn2r9@s*y(%p^V054i<kSy{Ga(BT0eP7G!;;Yd~HW4xKoy}
zk8Lq>FkW2cSLB}@@;_E1|2B0hk4AS-^-xA9f5cy>RG-s8I$uvU@M%pyiwl|99ZTBC
zsbhD%ojj<@(qY#!IDd*&A*=i$^MFN3Oe<wLX%!xkwun|4Lpo*Yr0;{ZMXWv-?;<Wp
z?oz3Tr<TTCH1}Bi_wmc|n1mWcb@(W*u}>-EjH<omYDH|#&9N)4ZyI>5V*(i*nC-V%
ze~RpA^vfy}g*LR1M`dx;CDQmPg#1GZVs{lw^~f7|Uyvf+0p05^obg}tf*UYF!(KAk
zPybAk9~R0FrJ|-|k2d)77b)g#VjWIkA2!Y78EaQ#h^_f{Mc0+8hWbo`(iJC-L`TX;
z%qPOsm3TA$(EZ)nllX^n`qx(idVh4$%eca>qyVfJMEcCT4Z7Sk`-|8g(n}wls@S+0
z<#z|ojeF^|iFM_{6{y%IH+T23N>Z&Dz8mf1SCBk#GyEnyGib;dJy(9d2~9qOcZS!z
z)<|y!lvgT+id#au=%;DOF_>&9+gnlojxo5T^5wffD4`fjC6ZU7(NGb!dprM)X~*Z$
z;Ts#he<+P18yTZODC_j(c}=uI-tkml_<$Pv_VBhP{3)YZyPa7{6Qr)bXPwYU`7Ms`
z;X|8WwsqFVmNcREd@-S6R2T^kK7n^))*o1?b1j?n_kSo&19b`Ejfn3jPC<8ao<DPo
z_PxeA$7CzxvhDnBN>=!5P$Mac<d&&&n%!K0OYF#Dw^w@2!ophv9}C&p61|^G4p>%+
zQNf>{eT2*Q7WA9%J$e`ao^%D73h>gA8bh5B>_R1F!&VldZf$=Z+<ipELOn3ysn=}b
z*0sa~pO5Ksu_BI+U)Yp{YB@HzQ9jU)Ve1z!sw%J<;m}Ca)~D*|AK^%ugd&xzFJ<XV
z|DiZ2UDoZ89cX+Ee6R8`K`RFdLfC!{s?l=CH2*8-;K6C*a$9>-0*6Bbx7;$xe0#*3
zphw&*4wJl&YoIrdJr~JL2I#<MzibY?4gPzvkVX2IB+VZw7rg2)Xw#NQi__9gYc}2t
zRSJ|KC~mEV6}zV@ggllHuCHE9xImsHu85$^(qg6n)bwnCp@0FA5vIdoAp+9G@Ocjf
zuEDdlS0B){8d;8ec&~02`^(Sq6Opf?&Yg2z&JVq4SwrrdYMN)K=$x3)P*#Wo_5QN1
z{;8ndz7E%-Hd#Px3*WKJT?K1lU0Ok5#bxp-N6^{&;?#6Ha$GkdHhbN4MtZ{jp`VEZ
z$6<DixVG-K6uZoPJH?<To#J#XR&JWXd1OF~bQ8o6912-0YRdTG`64w@aa2JE%RT0;
z=350k-;&LJo5w>58>C=p-|TJ=*y|kL%q^_z#fVrZQw}rXzBqBVx<wbZ;}wcQ?9L#>
zN(WC@70POdcaFezC-37b3p?7^E6dH&mzA9MIl;ZlwSe!f25bR;!APYmyewpE<)~8j
zgdmntkFbb)j2*I15))41aR~DRyyh$twc3U0v))Dmj4PxHObs+X6@ReOL@!(*!zgvy
zMP~D`#P5Z#06ijJzig)Bf|pHL0j*aqXWu0q&$<|=mpf<P09CN}s&3P*9DVN_sI2ma
z&bl~xeA^HDfo44YBBm_hOa2++H=5X)RB3NtoWvZ=Oi~1+T$ZV(mP*k*nM_puL%Dxi
z$ioffzn(F*aYKfI0);Ia+rE<+-zQ5hljFQK9e{f6?~geKq{c5lWXRt~{9XVQTjMfv
z_JA+cmliDDQfYO9>$Mf%iXGtHk1geHoV!Yap<-5MwmU44I0S`P7Ma}02dr2ZVyAcV
zJKsK=$q<I6TiSDMQ=2v|vH!RYbJQewt85o{u%(zpXN{%AdxEE6_wC#<dtLYZkK<Z^
zOIJP80UOBV@jOJ88GZ67@wXqMI&?3(f*kHgV|*<hIB3Xt#4tQ)#kCR;$gqdQc34?-
z@O6w7;zK0AgP*<#0H|$mS_I%d3Tw3vp7sj($E)N1*cCKD+r*!#sk+Cw#Fh5s0WK`2
z-2jM6tDCT`mw|0*=3)<JC4W9K#TPnF0<f%fSZNwxom|MhH}b`<;>4(_hxZ=}-7P`@
z@}umBHlpX($@)l_oz2)Eeid|qUXG}`G0we7Yp8%gFaOdCg)J<ZTO2rV8NAKiqChmF
zieJ~g)^Z?xV+`D%){A#oudXRh3h19+leV3G1E2@?_a1%;z7)?#;axhi&PY4#m`Ozl
z2-OLSQVk(E_FPIaExBl+&WytNTeM$6`dL`s<zMi=sU>z(UF__aF08DlLl3W>1_g7B
zr`7?`R^Pa^WTZATWnkW1bzz+<Bx3b$GR(jiv3#QiG{4lt?N)%gWkkIK-QDvD-5nk7
z4C0@)^QQVt51)9ntaAwbNn#0%Q?W9&(QoPQy6gg@Ix-XeXk1rwbbZDWHBkIJIh1ss
z9kxI(aH&7x`idn54gF&okpe{+kI*NLaoHqU{!}7n7{QN6xw{~^<V3usr&y;wZ|)f@
z-rTg~)R;oO8(C!(mQixd@a&#(@*9)r(zVXy*Iw22)`P-X9kTMfNnvD*dOK0VsO&e<
zHZCqis>!yV8nimnU*zYrzBqCs?<rMa+RD<Rf)oeKIAOlV1u58kd3g;kCJ80-dnFF)
zy#gV!YR3mHJbMf(%8u`jsKYv)f6{x*^Ba`WvRUgE^nrjnSiYH8V?bO&#nLQR4r*^)
zewqE3aYpOuPJ*N-7MPuhG}k#EWQ$SKC{i$5*o+n;sRt0Q$Ry*JTF^F2XDAe^=SMuJ
zQ9)dn+YyTBpVK^oAbR}7hc5Ab5l#v4GN>m4QihvQFsTr`a)!e_fsPF^1DrZ%tg^Br
z<)9o4e8eZr3Pm=&+==Hb*0(fQXld({Y(DmFQrj!?u9)wjf1+75$r}w6UeV*Nxw}}=
zFB${-SFJR5SusXm8RE14)jFuT3)*7r9e;+Fh}5w>_IH|xpZlrpF~UTHDlR<E=#w0c
z;{#Tr)=~j!trX?ys(Yv1bIs+h>dK$PC}nWz6UGZW3ZzO>z!s3C;nlZN+Sp$Uv)q3I
zQO&=zESR+2?k=`ZdoP{U8MH9Pg`vjwDsokPdDon``i@8e<6=x;`}t>%W+%;{?<P=t
zfLVY}y$$^q`Y87(*WrO^f4DV1#5k=vH%VC6txaBD$iy<bYP(2*$Gbu(u!0yQ4X;Nh
zC@3DE9JQi;0wK6CTYK(KUpCQhcQ<VkTU%?*>n<saq)RJw5<Zk?rb`<0t?coP?H|{O
zFdR<WaHnl<Z!t^8JgV^g;^CizM!U90%mq=os6GsgdWLcY^QTJOo!s<ENXws`jb{~+
zf+UaqQiu0#&;KNm{Ew8uf1yeK>%c$Q|3^(vg7;XSe|ol8AIM4RVGN|{rA<akz_m(w
zwk`trmoiWJm9y=|)fI}D*8FA<J^${MY4T+Ic)c2#dgEte9hk)erTWO@SytPM(H2y!
z-{PN9R;PcZF2b)doJcD}MDHRSP3cltSxAdQ%CFs6Ss9Ij_T>h-J(2#u_ZoD{MrU&T
z{I<`>RTGbmHywMMMC{u|9_nwgJQ3R!@r0qP58*Z3nGQEwWov-oUM`i`f|2jeLvwS3
zELLfDT}iK4eThC&pH1GvO+;Nc`slfz57%fDFjze>6L?W*boD7{kA6>(y2wt62tezj
zcI<mPK~CkN=_JF+Qu>-L+xGhE&L;=ikJEt;5W{#U2gKiFG0)rKN8<C|tQECH13y#G
zT!xApd^aVz6gz(t^ZiywB^k;;9lz?P%?j$i(wBz6S74*dFiS0hzb1s9dkLF3cFc2{
zg6H4AtFFdOv}3st3l>BPk(oOPsW6OIHCkhg%OZPUzFo8>nV=tXY`<V|Bk&Jp<g7P0
zXD$&5ny1A3iI{5AQ{v=;n4_VuD=Oy#$k{b5KHS~0_6(4=`;&a;`$ZSfnordwwG3@J
zdz*dRO4%%6b>U@?J!QwQQMD~DV;F}`+m2TL=^qLS1_((OnG5XsTRP{&t|c_`VpqaW
z4qs9=T3})XcslNc@F!WpI>_~$)=Fj%juOcX(UfL)w+2!HUbFN!fAx=%$B~DT`pFY0
zT&v-jpAM5`yr>Kj@lYo!sQkEP2<t}0ZV~%1(qHrOS-T8tuB4Xftz3B7gRkx~i&sK(
zoUtssZY`7!h>AWDl>ZMYa}26<KSGuu;SV#9I>^far2W|4o6cqDzp|Ek-{r5>#@V=9
z3j-n8f0c&=+MBer`Ou9jWH=}$bX4B1F4$Mr{GOnch)AVR`b2PU-U=^Sb2Rae1Fa4`
z=f`D@{voj%!Mc5=_(f_|%@cywys1!ZI0x0idi)*q!)=fn!!0PDsxpU7rlG^8v7@xA
z=Iijz;Z2U`4E)VNQ?tgF%azRq6AhY-l>?sv;63xuSZWlOzH&4l&#Z>rXKJl<L279@
z;*3jBLS=)tz2RHJh5Rw&D?Qx|g38oPxrlo0ECO=N^g-A+L8qP>och&s0Y^#%8oAbC
zZGx_4@@FOmUzGh&9ToXzF%m00P;fF`Y;{yeSS1%b3Grp*`xNX7(_cw702a;CA>2NS
zp2X^UB`5ZTDFA(xtrYRQi>s$zYyXi?GVZC`3tvA8#nB+?C^~f?&&S2v*Wh(!f&#0D
zryFlxbT&3m$!X|hl~<35%M!U(q!bM9vy}6I!zQ$6-^$xDlw}F+(y7nYK1ZIxw%>Rb
z!$T7CwSLV-8iKOIN<{2lq4N_b5B^@3mg3+xxhvWmz>xUtQFE*973AvgU%3V_a6VlX
zpMy4Zrn5Z)@p1VX0WRi!HI)S4t(~Z}v-8*4ZZxXH>gTP9dNeON)V)%e7z3Y8+>8Tm
zfw{LduD`n4b7H?MVZBe&z~LT#A=8*ZCr8??3|b6TBK6L=6;Sl!Le!2;WOMZN(Q6DB
zg4m}@JUY22lv~g$r1V&snaP|nf_!f{M-kIGA^1_@!pXy45H5zsiwx#+yQ5p}&nq@H
zKXf#E1cJrB|5+gBCsf3VU<^B~tv(z#c-eE9=Sdy7A%3yy<+r@J1lfz7#*XAfxuEqa
zusw(+Do|oU(>o@t(0wq`h_k+xUK5WSNvY+qa3bAtfx2tekg<hn4yTso=F(kQfh%=D
z{?tdtU5AddYXQ)OR5uHOjg<kLDi<S{ukmy}51hE=?PE+M)`!lzlF%_Z^;GwiX5MWv
zei!8yYvmS43aNzbqmASJ5v!J_7>Ao3-`^{HAkBVEGOlkwlRUh~`S}tjtwJgDbr)uv
zueOEudeUSCH3O(VYEop)zo`~r$^XUnPR^`64c6ar`wvAh_vS8dz75Ik4Ulf!g+J|e
z-iV{Gtr`G?yPQ`Z7yF2>3+u#<jGzM37F;2#*>3h~G^?5u&vL+=@<cJ`EZbdQXWaQ&
z!#tYaVa76$imCz=KmXOXs+#Pv7<Yj!v2&@!bPIF9R)^)-{uM6-r}&;@MqFEUx3auC
ztr$UmVwcrge_)YQ9P%NRKgKH2j#S1=B!X#GKiMSD;KXv~PW4=NPgKY6w$Ab_=9#Nj
z5HzORTs%0@=6p|iZs0WTIc0T=_p5L3;-i{Md|Fo7tC*<#a-ZVjaYg2=$fCp*k1i!X
z;CmQ#;kTIkU(~M-PGaIkzLQ88ITcAlcDcm`C6rtyVpskg;mMJA-WbcdIVexwiwAx#
zErqvdJ$1MJUJ%vsR1ulep^Rl;_^>^>>e8dB7fu;(@5s2{|NN_X_Q-p^<?tKJ{FSI2
zz2+;5+d<TZx`?;H{B4zP1(DUjsIZuMo+vxtEp>DqeeQt;-6O^*HQWFRbqJ&eaVl{+
z@Ys5H-yx9uR{Z86ukN<Yz)8&MmNhLdS6}F6=UUM0ROB&krFv9*=i&$L46edN&F98X
zoA&HvtDk1vgeSb#@54rt!$xqI-ov?do%9uOS3Ii}#0G%xh!Ude!Ju!<ATWa-6;dj~
zP}A}aUYw4T-8GIqSSj`n?PZ~PcW`mH?QYV`3T^d+!e_bL{huoU>>>e1<BlS0N2)rR
zFUOTW_2gLVqqD!D2v}~s+fR_yPC=iU7pf0)l|9qg=eOhr#-p~CR>fr_9L#f;EMpJ2
z3o$x`8WEaj1<DE>)yJblN)zt`?8F!mq4oye#tIALPOlJN^=-0*`Q@)P<~4Ok&GcDA
z3q-;wVM#(-?;;+5J$ngp?X&!z*elbtpx<=r@x85T5S|QhG+xe!XVZB&>OD+U3wWNc
z>Dq}H&E`(2gIclOtN6&t7J-UWClr=acoS^GSo9VIj9Ia22UpjJhA&?6)lJk$JT)!;
zUADMa^>=%=rV9Vvv={gItp89Y*$iE@@A(U`aLN=2JR3fxI%*Rz9$#56X}7P3+k5O$
zhmYWhM*DBs@$fY-q|D7=4bm7=%dd`~hE>}7-Wn_fvE(HijI>Hf0<Q(#JdJr<BozIv
z#`|XT=x<Ze-JGln#=Sro7?Eoab=cB6p_u5~fxW|!Q)_Ilj96TTz^%ejcAm-iyyIRr
zqLZnqRnm(0&o+;DNKz$Fl$Hk=5Mrfqj%jPpIDvFcrs#GpGUircGtx`09L!N?zSy2L
zYr>Y%0)=X`mOn2x(E6BPW|XE05Fn+*opz&%@BvoQ;a#DiC~^IuCii*KNaod_2{lEU
z6|W%<u)QJ+x+2#4voiFOKn6QX7h*dt(6_iRn<*Kp4gHQ?GxoQwzlM>TO7Yll!QJ(l
zWR(`_G)j@>A>65}57r?xMp9Ba>3-V3T$*4}qpM9MX+y9@Dc%T{q9Q`qTcHitjZN<d
zEmxVga<3%YLk}%t1$y@C(OK^#*-xo)wg=uhItI<5onf<hJ7TmKsWp`^3ogstSigKU
z{i|JRH#$nC0DHOkDC$)fsOGS$mPnr4Gh*ed?>okP6Lx(vJ{8$?Mb@4b%^$u(cs2~b
zKZ7paJN7QsB?d<+%j)O7*SmF}qdl-pqxq$$E;})0*g4aw^Wl7L=#_()K;wtEUT!M1
z>$E|(x2z}Z!8UhYy6Zqa-Oz^E;<hia14!=*Q$uq@$zE6VQ;K|)Inx$l!e|EuE<0vE
zyVXLeFi{>x54JzsoyUq__MVB%pJb<=K6t06YIZ*&ps9Il1kt5!1!1fUI`4Rd8aj+M
zk!^JxyWIcLyCk#IE3RJs<JuQnKCYk<GqMolAdI!)Es$xxiA3wH5vjdtj!J{cTK+a8
zoZKSu7>@_=g(|yt6d$3w7^;xFckX<?{iM=kf$GXCgrzSd;xAXpS!i3Li-yV*JPP9-
zj;-pwsyYhV54k$o-&8;4n4Q(j@~<_)UV4xuA>{&~uPtjLre?LNv8g(t0;XDOk^L5|
z74)TLMgFOVEn4GD5$tXX9IPXaj(&qnY7hs#Js{JKg+5FqlZ?ksGvWpNu_78;3wTB@
zNW-aEGVUdnBq2<;5{%0KnnOc|PFsb=7>ahM^Sch>FLFnxaG_M@`wykzHfr{4ssib!
zT7Td*bD9JJf^JnHX3zr{$L~W_5OGo2q-b0Q;vKYTVaY9LO-;6Y{w8K*V;NG-;bmad
z8xVeoRy28)NuNgOP4^;cT)Lzv9vCjo9#vJ+%!?s2FV!>Tx|nRJ2XbSUqE40ja7@p4
zk}&x)RYWUUL!DU#n+fTkh6CE_$)}4>Cu58XT3c&L1f6`G#zYy7QWN7{c5YR-^x3T^
zH>tevhG!s(;}XNkcZT%~45-@K{bt(8^_)*xX=#f4Tu$vK-!;4p99xZY&)vF;35HOU
zs>`(*xWqK4_faf7JJDI_V+@$J<9wtNLqLH2z2>@ELnDUk?q<o#b6OTn%#Y<0WJF#s
zaH+Jrq%}vw<<<Scce4v7q@oWk68iqL_ix%fX|x@xy>uMoqm8(Fl7$!jMC*!{=SfKT
zvn3tQe3*(Syo_v&IhPB4S^YtndaPBhB&jwmI$8_nqI)I|;sfpb<g~llz%~TZbf$Ob
z$-^-Swt4sYg3)^>#0lr`Xv{jFDwWZy5PZPZr{ju=!$6;5_}=5s;%tXJ&bT?FHvLg7
zphr&SU44Ym`!6^H>ZDvPfqn-)29CbRCK1<EJ`4N?a}11YhjEkl8p)+YNI{%`+Dqj@
zqXI!K_b_bXx26YXC(9M!nG1>>tvdY$;;Y#@c+w>ZSzqV1ipKCf<U-*oo{5oO0F?rz
zr<bDytJo9wbON*4NmGCAH{M7WhwJ8h!gC?QwTm))vd|WvY?WqcF@8C#uCf^vbfGIF
zwc)2^r`cUr6Y#9<Px|bT6MHFH*SN{}Asb1vvYszE&8brC%&WG0zfNU?KAGpe!z%d7
zLVy}pIv_FFw`lHBqQ7W*(NPcy^7P&T-KGM#1On!uYL0?ud1>hmtB_5nj0mUX{?3a*
zPP&@;p-C9q&w{9Z)t%KB<{}a20(ssJK2?t0>(7-pFI+<gp^nbp)>2h}G_#27s9b7=
zl0W)N08XCY5I#0|_1bTX0z9t64*GWLeTt{7ZiYuU=FVa>yTON*p-wB1amj}Aig<F6
z1>qtEdAU_mx_)(osE<z8<&>ivYS{jQ{$>7Mi|K|ou5?KsNd=veTX~E}iaAkS59K$R
zM<KdBHST)~;KWQ#az}WLK$*_z8ui>t+h;i30!`*o)NzXl%9aq09jPB_9RiS%u<m_t
zK*|}R_N$=e(wmvNC@L$Hwls>_f^)-5DQEFgDLW~b4O|<s6X~b*uGocEwmV-(F;+##
zu7Tal36j>p&TaRTZ76eEfw6ioV>e4H3kM4Y<I_Z;5XJllR06V>oVX(x(VHteYS%N!
z3hbktgXgvC?C7t*x2EQ{w=-@|;x>+__dE(R@jtc-qZ;*}`%WoFyIOQ{BO~-N>GV*o
z{c}GLNg>7W;P<{8@Iid`OIxTh$FYB^TsF1jJ4_)ezp}vm<F<}Yj1=Xtt?~2N^UkYO
zcvX<o<iq<3h|xe|kh1f~yr$4qxaT*S`2Owu771Q*HDZ>EkTE(hFB<iUl27o;BN=Mx
z$Knf%!6Y@~L(^O1|DTS>e_te-`+syj26P^lc5;KtXy!H|^XrTc>-`}$HK+8OdGC32
zM}~*i?yH?oY>!LheD@BGQk8)5#~qd7UqM1(!4_*B!LFlxvxDLgPY%A3i8m;9&e$))
zrpRbsQ^`#XS|Fo8KE!Idx!tpcH|hTg()*8Ij4p+?&d>gh9GUo+YtK%1b2HsKd?)KV
z(8=|`qDou%fj4p^sz2T!jBAn4!lN&frj2?cWG0e}^UjEv+Kn+yIgS@&jP?$hq`6or
zX-r9tX|*IgC45yBS5{|v{H}uBY7?CyqVQvpA|5)-cg1lj6l6)6+Cq+sGS0rD@a<%$
zb%(`Ef>(1mFNp2F_>WLCMHEnXgWo?6{6ooNdK7Mz^u3ndTg!;68hI4GYYLrs`UdA>
z>F5OXcBa>hJeIldl?xhUFv*22cjCpdi;FV~e4AZRGZA;^2X+hTlmv_I$KI$QS6r*S
zm5dCE*7A8o!I-RK8l(6YI$BW-ntHM+1yq9tQ?Z2xMou^TY8S|<1XfZpw+VNjYH~<&
zd~O5zX{kN*8Sfe)A@Vn-N2&1kEO0ZNMtursKnidH83$(*5?(5)DVK>WHnN+UT9s)|
z)k>;Q_Y*HaEw7WLL_n2fJZ2!pRLj>3l(8o|zg`@60Iv<ZAv@d9gpd>IfqTLS2_uDd
zK!^(>E1)HB!n^@?ZU|a{`^na}W~s4>lX4nq^P}sJ5tCaJK@(&hFkdLd5)I@U?sXdL
z2mf7#*?5<>`+T%R`C9Q=T`UDlYxl8(rMuhjAaeI3xjLuV(SG1Y39$du@D(aAYHNu)
z3X?*BNJc%#iqhn_ctnTHd@nLKL+KPoL+GV8K|Siv&O7quWW7pCue}rBOIr<>-W}kC
zNugtHI)o{fN^;L^i=P(M8dj;uYHn>?Y=Of|<?z72aqdPTg`J@s5gMGtKWZCk@{Knu
zbY9Ce=_Bf&!COLuBC!}W;uf~u!fNpF7t5b-E>D~SLyy2BuU@p4_i#Fqx5mNO?&L$6
zbRpdh32U>E)kzZB`&|DK6B#`HR5#u;U;m2QsV(M;;!XZ}Z=`y6kz$25E6gWSKy7`Z
z{tBOK&=fwM=;HJ)x=)9|b1hBB>LOEdz=b{UbK{zKLsw+AGOn91ll@tfv#AZq?_JH+
z(WQ(Z@2F4~cC;^|MoNNPuvVc4prGPM<Rtv6)>J>sU;E7--lwqOsu$EI9CEkh9EB-*
z?fGj72lewj19)~h<$J@x1qBAIrG*JKt;CUs)b_oJ(tvD#27Ot~k_<%+ibw$@G*Eu{
z6#HY}B1oO#caf~D#R(XF2R(X%P`ya|<D4d|X6zanG7F~|tY~ju{i1Y86E+K+n^m6!
z&cZb2`jq4p6j0sg-J5@YPMib628fD3^r60^r47~6M(z&ZkfwpHQnNrdsbloXnhN~v
z3S;!U$(qP|II0r)Awfr)(R@(Ex<&lJEZf0y<+hryw|$tB3X1gIqxc!+vPXO9BMBix
zv0u9HZnC9$nYGOae*)w4^HGv7OM@h8Vkx3ggbpfypHf#JQ{8vAt}JJ7(lw(Gjh(3^
z15@C_#OtZ<em3tjhWYLUDr@|wx8a=@F1rUqJ9J54%c4p?Za$Y%Ch}zccFpNc?+~XR
z#}lh4pW2-)=cHkCT-G8@6+ZdhG=8GVPn8`f?=x#5?|%0;j#)8G(vIIJnp?&+wl)&f
zpVhgsax;HPl7g|w?<8v`yZXDIbSw@)HqT=r(p6WOq-vy{GTaN-Z}tTFRq(h-sOQ&H
z$jzWl898$@S$w~dEybbzVgd!e{&qdv(tPYwfagL3;z|XBaR6UXjy*{pQOevUKiA_|
z<@jP~P>Pj8nAS+Kqkz3^kavwS4Kd|$j`N^Y8H#co!0w!=U?c%p3SpyoBUeCSe|sP0
z4@JbKY*K{+7uqM&ZLY6rl+@*<e?EDjOWMLZv@CeC!!X&PxK?;d61)ceZ`2f&kgiOi
zTm&W-?HJn>ft-88diDOohXl5?yGn)k<xf+Zdin)d<pLC8-4p}-&13SJDkxirau5s@
zIULRJBKPH9K{n?byJzBi%iZZa(cTF5u4{7T00FUW<_{C(zhPTQD!W&~$Tm3DEYcFp
z<lM2Jq?fB;_$^6AjXLj8WN^DtZ!%XBH@v8P%*u7a{SVn=0KFQ&ij|dC6|OiRAydU(
zmK@59rvMnZ5E`WvxyH_1l97w@LesagN|cp#Au|62{M7I`{mkQUaO&WsjNA`0sP^0i
z2!h9!GyO>iL?OvktN3vv16h4G0@4~d`!A~?((g-iUlHcU>08IuD;Y1i`FX;w^%=bN
zj28~2Sx^c5`$%wJkG^|KJyDIpOD{KzqTxyh$@Gd!L%jA^`?jIRS2Mde^MBm^$}m#;
ztSc{^#RWhy3epL2r77%0-7@d=%zWNVU;&25c1?F5`w%vamnD;8Ig?#uHZ~Hs4&!v0
zgJ#=u`fszbU)%7h5yFJ^$ZhvU&=w6lI}nMjN6@p&$utOFF-7?#KH8Y;+qhKr{E%2}
zh6%bRuMGgMT+EMis-+bwh4d+NH{A-0JlxFZS8)}Jw)=GheMzHPuN&v)v{c@1i1DR3
zYmR9E`Sp9_a*C%vt$OC_{XN`W3ucvJj9|o*)NDa%WT{q?F-=_9O;(J^uuIOLesJ+<
z<LC{A4D!}kekzTQ`7*N2|1Pbta{d@Sq=H5OT8dvBNZ~oHX0h-0rq*lvZSCLZYzu{#
zb7RpXh%E6<=!feA+;(T+JSC~xopke8n}jIjf}{^;Bassz=j?iF5c&eI!l+BC3V337
z`$qZI?*&lmI~3-Zol4r!Fh0dltRhwBX5t_JQ1H}V<kHWd_aUpHb?)zX=a);umuywP
z$tJ5b&d_R3dvZ?Jp)$(>;ZoXZRcoSiPUj}u?IJ2ooQ$Q0+8hq`Fc?tINSIOECJfDc
zAoD)!%66k&$Dt{hH16-O;;a^QY;BYgWl*)kg2opVa`D&f4n=J(Yn=4f==7Da6ecnI
zJTA`4x>o4hVcQ3&>#i@dDdlNW3T6ovSQ@nPayxsBbNi6UHkLb;@j<(#8Q|-?LM6+Z
zq^Ovz93f-LLyBTEYhpmB^0;(!jy#p!gT(-@ix3NipS?^y`eWU<XaaAX_AVVWkEk1?
z<OOiO+&Q<a%R@X{f1mkw_X0U#71`P<VkRy+2QQ;SE0Hk&p3Pmti}<pRx?gz1D^%HB
zMmL{xLVIrC`fQ8VRYK97EIt3B7<h7?4w>Hc?5=8Or{bdN0U)^P(S#-1?n(*fs?y{*
z>cFhjRY$s(Few*$gRs(hvKQ3B#KWW43l)`HsVOKgNvs$9ktYWx(@@qTewVc*@|Cy*
zomq-L>BrY%(&d+8f`QlcBp%J$JpNTDie`JUzlq6=sxG-4)N7>m>^+C1w*}O|HT;aB
zJ}h}?37H{$&hxzNf$K``?-?L;eAhI`1&<XAQA^>}A%QdSjG&YhVn5#w_R{5k2~NdT
zEJtLBieBsP5l;sYpX~wZ9*U|-$B<Itw6NMg@jTUCEBVC1erZ{8$#>4@LF}v~))Hi2
ze->oI|NZTaU_)q<xJL4O`a92379u$jMwwhE82wRrzZII5Y0n;UXXt1sqn}TKT@`Yg
zCRM3EJ}#P&qS(UAm@m)zI^DzHc&+o+*JF6`M0I$|qizHdzo`y6>kP|<zE{rvi-Uj|
zLiWbAV2d6m%Zp~W`&%=64a<+E!aNC<+-?jY+6pTY^h`;Chk)_Nz41;7ct?2fpLY8Q
z4$TkE+IS6if)1LtX4*a=(?&V5I8FkAuw=OBZQEIP&Yzzj{7g||_pECaU<PWz1&M13
zr92u%+P_z`g5N40bL~^L|3k^7&-7Q_8gl2lTs;Eij|;fbbY5g|LTgWAi(B+gTLg~a
zoxxR@sbii_mRSmhR^{ft^sAS0?3tJqj3(RMsl%HcEl;tjIYm;<XR~12QB(EL&DgTz
z#in4&mmD501w_@ebHiYQ%#55*IYV8?ACz3`hythM)Ig8js}I@a%aS~|GS-V5o0Px#
zsDfj=8s#8c`~I9ZZ`1{H2Zo}8E@PT8RiKCEtT+3XI%5h(=@qrLm1Rj8z(mejgv8in
zHWRl4+<L+T+PcDyiL<w!hWKp7Ban%4G&!umC`d@AO&hm?8YV?IUIGQ+p2c40oZcp`
zG4!{)!;1PrRQV+0qc1C8uL)b*By=3T_CUK=LPlW9?s<EAR1m&YRf|ss?SWW3tPKX%
zAv@NpX;571%i%LHn}y>MlY`^8f%COMdzOSG)-DIs3Fx7$D3#!E&&n`8D-5HxF%R~5
z`jY53nkou)Z-D!1ZwBu#!~wFTA3C(uaqzEwJ$(M5p!I%-UOwJ8p&IZvRxPggbqIPH
zpHni8h(EO*Nr?VK@$&NA=!2aZEl>~NziFi%)Aka}?sy^pr{0E5_ScxUR6^DF9lBZq
z%^1%-m-aHd%v$tcOhH8g5zyD^*pxV{%`D%A)G5Bbd|g@Mr}2@wV_BeTP|I7{V)!Cs
zSlPE2*}=iOAi?-rz&FO<ah|e?`pg)_tx^?N5?3c)50z9huM`Lz-Gm$9Ck&c%`}vk8
zv7TzPlRZw6kgjaz1cGu{k8DP!Q7BSbw-;E+Es)6DE<uq8U^^t~td4r8b#o1q)AT!$
zRr>Vj6zwDsYK7ChbX386Tfzf1$5v{mmKLR6qSfOKo(2Uf=Bh{b@Rk$`3eUvdA8!^&
zZ}A75Qt~Di!{QqRy@t=KE^jgB`TPRI3q-3hIy+SaB&D|N{pwuK*J_=-|7_}7A(<cn
zb2d!|dBTheS0tI>4;dX*8?}XC^-{=XZ%5#|-xeR7bY*5qtj?!HtfpOe3@vXSqDIec
zQ0#1CR5H~bCsaiET9Z(0>^YQz1s!$0T`9BuwOre#>#0FA=&MXkzt{#<WmQ*6F*LL&
zfmf82hc{!kmyq6_#dGPZ;6A<gS=bQ|iF;khR-$U;5i+W~3~_LLiU+oPQIBnS=!x_-
zc?n2By{xY06Wr6?)W4M!yC~k{sQxO<0|+RpwG}2+^G@Ws|3k4CF!oy)ruiP^y*A~U
zq|!Xa@FR*Xf<$K|GL1Mk_9<HXyB*<_!;#2GKE(z~MDFjafSUnuk3*0Wv3g_4HoMgZ
z3#JI=TkDq_TeieU>`830mgA&wB?oygMqbQ>1)KycZr!y`6-B*#eY;~J)_EzxEcGLG
zSl}$~v%}^>aq?vM6mIO)UaPbmTM0g4NmSPFX>oM_j&XU*3$rjoDn&dYOC2iA&(-Ea
zOLJ8>J1EY41$6QKm357A-%kphQRv&D>@szKm|(rqGc<Eg$jo=)>~i<|_ll|gzg77z
zLOD-sT0(~ax`gp=t!|x#RAK#?SUiEM<|gk*SUo6wP<y%!i&WSy;;6a3SU<`q$C5OH
z5aLA7;<Sr_?2aEvQHr%t;^(|ZG8=sB${VP_cy27>9<ryW9OovaZVi5Kxm48f{Jd@6
z&`8I`b~(So!-trcbJx#VaPyVeB4LY_?`(LKXzjDZ+6ljOm}<zFyyI~@R^aCtyuU_-
z{zGy9-*}||u|n}*;f()iRs1gp{>}g2`xeOM2{i=Ai1Z?c<*98IO}%KH^Y&k$wf0Y~
zr&Q2t#l~-)+LO&Ap!2{JsmHLWV279zm^BV?_A@+H9tbVA-Wkpbk|i+eF$2pWgO)?U
zD`e-xZ_wPOjS|F*5mrz-Z1#JeSogcCKpaDGR0trhG%hYIEQ#dB`_kg#uXM2=8w<aP
zmvBx`(OE6e=V`jC86Pce{QXZS4iWAbAjC(~Sh#obaTD3_kin=AG;`pryVqHyArl<p
z`c3h?wk(?LbK1RUq^*JUFxT0_5R|RkgNu`QLxbA|Lt6s7$zs<e7fnhUsP=@H=r?%X
z`-2S!RAnjqP5E6=Fp-hmj*(?)4smG;6R2bUYZ+~+hU30b<Bqc)FW?I(S2nXIKn*J}
z!2b^U<e|C3g)jFEoNlxoP93#BVBdS+ZchKD9y!G^#%IVoF=|=ubR#!PDqQm($6X30
z&JKCMc+v|lswhmSNeBz;Nyq+dC1XvfIo#=M>;OOSploSbV;vJy@q(aef@F=9v&ckl
z(FuQsd`z7)#%Lm|b!-LPrzBL<1=6AXq==#<G?wu9Et#G_!|h%&nG_6K{4OhMdL4Gt
zKh-?^VVCuonHwPOYIby~l`y~0bLGR6xYOhuB~z2LJ%?j9!SX4fXw{QkFy8j&3VN4}
z0NpaWziN+WYa~%e5e{tuqa<x;3%U9gI8M4@{wc=G!u-W7V;2O+(wQqvuBRb{9(xT7
zLLiE()g;!4F(7b`!Ls*<y)8F?3rk2ff!w>|nu?_00$t@_0Ev|Cy)po{E#lXz7uy3d
zpz()jrd%Ys2Q_WTke&Az|E8ZH8{3WT*QJumhQBB&-bi2FyLa@N?+wqg0~f~hxRT^}
z6+Cb&<*aCV&hwXJ4gY38vWsWCXO~Un9S6blkk>hxS}YBDr`(>2wYo<gXp7aAA5y<)
z!&5^M5Vkph74a*pr`Bh$tkk!ZhfqajSI^FnAb9+=%JV_W&kcu2nJ%J!e)mnWPZl22
zPYSGycUn>MlM$0u6<>aAnOp}AX<c{B{J<+bmS{NUXu3f3);a6O&V&q|J@qAzSTo<^
zDRz2kTlRJlU!GS^a^9?VdT~dlGo`PtXs4DIVye;-yN&@0VREd9$6hXW{0&NIn=)L3
zi#%2TgLZh>6nPT4W$Y-?pr1iU!7P@>SKN|EzxcbFrw;5a^q<m}R9cRl1u5Eqh#}_T
z7AmTY4q)w##HTvpq|!0SWT2*UuB792siLs!PXrabvyr&{?^n@<ZX?yZ@tqUT$CkT$
z*H2{+WuNU?7v;h4!W5Zm?z4T@&EuwVNtXyw!I1Q(fiMQ!A-+%oHcV94h^Xwc-xjPe
zd62#Y+{X5dJ+xSso?WgJ*p6ebpH8P>#bNT=-t^NKtyPcKm5H+{Xza+rExMeWHLcxo
zWlWr6Yi;+DWaNCe=C8x5MxuFZp0<EqoM;&tU~+l&*gWt@<HEd(`lbAj^^L!<E9Wdf
zY_eZaz86|(6<EZh+O`pwgf%b*d5w%}`Er!QMHsm$G)@>nzDb{)rL`o_M9<ZaP3nrK
z7fJtz14xC1Ho;AohW%&3xxx~)5`J<mxwPVhG7x!n{eW@rtEuAl)1|BOX2fh3VO&*m
ziYc(a?aiD`+vd}-!-dO=d`VSMoV7f%32OovMzNd}eW~up)R$!E-1<6|(YcD-bHTV-
zyO0{(K(F4|SXBVja_9FZ?=!Nckq)IR<|TtHDlxRpF~3VxoPUW4)Q|=KZbPNuXJy5g
zvFDh3Drw-!(OU}8h<&DOYS3ySzQ>!NL9hl4wO@b%b0xSO|BbS@3~Docx4kJ8DB70d
z?hY;PUL-*9;8I+JyOb6!4#A<gCb$JFP~4qhL5e#q6etww$$!7|o-cdOK6Ad_lVqNG
zCXcLpt?RcyN`YehSH!bYl#^*06s*vR8GSw7UMb00Woqahs7^Syfbu>V;7chI1LjB`
z*^!&yiYOLv68zG@f&bZD<$*8b54rx9w}PwUhTsVLkBq5ePvV#HXm~Xs69eTYl4f}R
zTNi6z4Vh<OlAN|1{7<DwH!^a#qxh*mvgYIz(5WumVd!%fmxMv+Yxq(|WhVx^%uj@m
z+D%<Ws5&jw?x&0>mD4pcd3Q6c^uwwFwRxg~X!zbxFnDfNLJs$lpIxg|4~;`E=T}8u
zsGF?*)3HUO)aNg2>vCQ7D7~?=m*<>l)#RhQDCIHm1OAJg=h4K3RtbM!;!X0<oHDHh
zYm43txs{?`l04;_@Ldo=?FE0;FxhvI6=#Vl#L3|m0q#^|yI(vPyqsH2uPnj$#4cx2
z!sv-JW3;#iBcB<)5DkIi?O_`a1wTH?(O9%q<q9eH_@+zKdD>a_p7HGHEQd7p{A%y$
zppFb-<?=$z*2>tOe{~3_(`DL~6dh}c6-<D7`a}umWJtDS3rzAG5B)Mzri)=sceG}w
z0Ohf(7r~C7gKN}?h73!vfwgYA;6wqz*b4zic@-suyew;uO7A(P%2wI(fzro`)$2Tx
zbyQH;_UsG^$gMlpm|CYYA?d0|_pju?&L#6&vV!{2QtS6(Dlabq6W;Xh#ZZ)3LNUkg
zlU#W|ImZEZ1ToXYajErQ$&E;td^toI8FE3NQ-|@(FwGbl7-*Y;bj?5vIk3iJCs=kC
zfzE=S>O7DM4gENPI@QuOWI-DQ@_(k$x-^@*RiNW@;Pqf~)G^hWn8ff6+A&}2`}E8B
z8wo8@?wf80Us42kRtkjLf^=7Y?zIqeWLb`<d2^{qY%aRM=nkJwmO8)h3;8KFo-USi
zvrTJ;Vn!SXO&Tw5+MBeOG{=$<EBd}C{WT!}R6NRrg~#-DEHz}0SLvqTehq%R6SN;D
zI>$@PG8#i^;02LoGpVn|tz<0D@)PN$OYS0z9y=GDVEb?uIeyMv`@T#aak*13AZYKJ
z!->nu8UIMAtxaDFtB^}6tIURReM@eCH+e<wa)XV8cXc|#g-0FjpTDkp4NIX{ddc-p
zS?ifk$~QKQ_wPjp+7xRa?K;{zQwJRFQkFj_?r4|Ea#zrkP)7PlDWfX~<(MUOb}VtV
zbUNGj=k&RX`-U?$Gy-UBT>%bN9J}_#VTt}uC6JufUhX&1Wf>H^6-JafMF?WJRKq#1
zO&G`PvxR+m_ORl1nUq?Hb6K`f@$r$GX|+dHNAf_hq~T-uZ{ix!PYytFgmG$HV2`s;
z=IBPp%GLEPzQ*-B>@hTYv|ICSS|+xp_JcS(7k_yorT4|oL+U#y4!3QXb9${Y?Y@S^
znh2ri9=H!L@N6-04{3ZuJx@}lcZ2~99vzma;u>K@zTI-<5d5U2wQGG7aB&E8q28ba
zyP4IriD1$4^hfmDU98~elRB^;Z=-guG#WL5EVS|*mCht-7X9K`cJSz{2I(P@dVrU`
zhZ}Vy&CDk`6ylK{iZ4CmB$^mI+bj-$7xL^$8T<DUV6CgBy|b#R)!yzrK2p)nz<m#Y
zp;&?0Ij&!;)LX(2C#gaRq$Zd6eGB@bth^#oDe*<Ip27#IjYZP14RV|0P8gbD4n%fa
zgHy9cU@@<yNjRC)pO7Ym6UD=5HTU)#&dXgiOi0f<ODrv*x~MB}TtDmf<hQD-r`lly
zE#>O%Y8(%`YW_4+npsa5%R`W;2bjvLQpS!tL)mw;9arVp6-FeY_E2$yu5U3ygKHf`
zm{xWlFlc1=aA4BS1TdkQDYTS8rqrP3u=DLHMVmz8g(>9^BZJZm7r2z#3Gz#T<2|n9
zdy5(oeLN93|5Z8-F#fv^DhzUa){;KD=<?MUn;<#vb*kX<w@LG@>8U%?iYUj*Z374d
zU<^}raAXJ|JA37sztiw^ls{X%F&oaDzz-YOm$k+}WQu>$??}W~68SoY)}Vwep%b}T
zGpAnDnxdo?kygkoMA9N;oIWQ?WLT*UiW<Aat`E|5Dm7`$Nx~#No!$-XE-&CqF}>+q
zN5aaJ*l6t?z-GUtMc%}2^!N~v*zz~c>x2^J=fgNvj-L~Wbe(@I>T;oqlSVR)^EBgl
zQ;_wyg`th;ID-2nzB`Rv;Xe_512X_W_?(z+kGr?ddlnHX^Jynmt{*Be0%Yqx$@U%7
zM-nJ35d3KsnIdfB$;qs8e3JFiU6{4!bU^7(uLGx#iY_h_5`Jt=u%@@Ie)`5?nZf<K
zEmeENO*{O06h;m(P6n>jSgr29(aHO%O|ROO3~~f6=6l)reD<73j?yF&eJvD_i?fm4
zmWEt<#g_A3HeT2&%qRvMpc-zxB*zJK(n}r)3&dhxMp`#FoaG!&ZVBJ^&F?yIpMET_
zd7`Or{V3sO^XnFvU|`k>e=<&WG&tjo|2W+D7353WLsZ}s8JNZH=(9`f#dP}hzUf?l
ziPYq=nosrDt)l?bG+hL(Q9|dywvroB0DkQG_ZV-<DeD-6!pHqVKR0Htvs4MRzu6cs
zP$QJjKWEBPYRjji-GH>PJOc~e_Af5x_w8LD9KJtj+}0uP>7Z~)#Qk;?1Keh^x84G^
zYv>1MnegRxb_I8Y)U|F8>72*LuCcx$QNBTmUIjv>;wV_5UdX^0?jLN|m7CmglI5Q~
z8&m!Y)$U=EuPvgKE|`f%079u2p#zmE<k3n<lF75RHz7XXV#LKTziv&#61d9zwH*_m
zH(^Ny-})^X-6$I@S$l+JE+LV%mjPda(xI=DHcfP;nyW6C#oJk<GKCUKr)R7WY6li3
zH5rw)iJEywzVmT{X}tZGc$-f`?$>BOHwCs<!Qu8nzO0XHqLXz^zUAv>ffG}HG8s@+
z(+~n;9PnG_DLj=u#;A95Dr2z|ys!xn$mu_hVF)UblfH>6q`8pT4mA%}-lW<3CV|n$
zenUuBC!t1>b?UOeHC%oXPL{QvTSb7#k{UNMUmy==6$qdP0X299)SC@gRd!!#Vx^NI
z-FiB8Z5vF2w1v{9={;T%&H;+PXUHj~DQS_X$GpIM8TsYtd1v6*5=3&IIFCg2ghjr#
z(3_)DzW0l#G$+P@K^5R61e&p8c-*0$xE0O8jR>sds9zw-;%SW-(yi*1Q~cCxBVYn)
zdQqb)i^^F*63noX3Yv6hL7_owHGTnG8F+8V@z%^DAR_~a8~_QUk-)Epc(LcV@n`D@
zZXVla0FjXbkvlPoA_f{~hG*Nh5XsZ45*pHkorkV&&Yv2S<2UsuPG&V7BIOwFXM}Tw
zD>`{SEkT)1t}q;j%Vomxm8+S5Xy}v8EeVA3+zH&oMwOS%X$Y(O$>%mNZ+-@c46lj>
zE@i%aCp5M0D5<;Byfc_H<Y34TaORU{)b>%b@`YeU?#A`a?Y=@x(|dO9?+G8=H!FJx
zx>0WnluLYB)6Q@hwx*ozuQbAd!8<As@6RMr-W2$hb#aKPh8FL2;=ml&$TfZ%swB_j
zszK;|>7)p9UbooEP1pDUH6#@jxptqvH?`&YeGSMYLHSJI(<lK86Tliyt3ZQa6hj{?
zYHh3(OY9+v{weS)VOZ_R9Rs4vy(R5u^2pDwP3$#YZJ%kwoz38%r?nb6hO_m}S?YQ<
zBv?8|=40u<XNJ7t70+;pqlV7S&z><>3>>H?WwVW+)@fWt<~sVd`Yl*-ww@bTlmw0z
z=fmr2;YxOZP6bcNt0PUd_zmP`0+tNsm&BjiJft+i^8wG_EEo$f9K_k%P#rA|wm%8e
zgiC__Q-8~V#s4UA*`0z*mfF~b7e|rH>rLV1j4Btm9X=I_fB|jU>vYd`Sk*~cRK5_T
z*bm}}&RZ^g6KjxR@5qweRA7O^PWqguKcW1AKRrI@|5X+o^vC>vH?jYp7ycpsFPkKW
zPQPFOoK6?*Y5=I27(^WswxaTDiH(M_Tb8F&Ta{*=^&EUH3|9zL!Sf>0%|}{^3PV}0
z!+}|ZB+k}JlBT`DAb1Mxnmya;A&$5Ls(ZB5A+Ry`{~cnr>JhtpO(lm7vxgOLDaNB>
z*TO3&>`e2+^x(gn>kW&j*@k<GcJViybUxP_%r}B*dKUetP&(^8lGVuXquB8=v`YWQ
z#j<_@n?E+hk+1LTI*Ske$B?%5H)$d~{h5APiRWm{1hi2whDSMl17dA`K@xGnyJVoR
zcPn^|{B04I$XQWk5fk-`Z3h|g>++w!ou6#lEcSts1tjy!XPJ%fdI$n>GlTq;Kb)^0
zclw3okNyOPD`sy<g(5m-br1{ozDuUo!e8smAo)%JE>FRWaw*Q#0mSP%v7a}ch)lS|
zS-h9<1xuf#>L)GXwnf90tUC8RZ8Q@6qLWocP2Wy29@|YYt1T%kLdbtEUhfmvEsk{I
z{B(_0kV#XkTS(~J+T4;cSI&op0!lxQ<zL(JHJX6fRUf<u0cz4jq6W~!Lb|BoY?(oZ
zP?&st)vkqor&QK*7jly^g;=58IL4Zp$A^gGlM}kcqEnK1nR6JCX+!58QeU5?FofAY
z`dLza-S4|AGGA$n*T}07uu)e7iD=ilLOr{1i!E5n$Z7R&yxx%AxE|)0p(b^Nh+Z}`
zJFCM8D<50K0p}(1a_)Tb#Gko2|EM$uedc{sv+)vZ1jZ-!!g$CtrLEw%37xmzDb~0{
zEej!`<983yayKg{z|j^yWHcL-?ym44uL7RhgA$L28p%g}>ZZA2A*SeGj|1e{sA?E3
zZN<r3($^rn!Dn<+J^TOAuoWNi$YUdOsZ{@F&gH+E-Y2p~&0K=CLYMEC%nyx@Kh~{F
zP50dN7@rOlK1p<V5t9cRPqY{o_U)K37|>7}*k0l{hO{tyP85&T2~O#=>j3hYY~dy$
z=X(Nj*3Qh0Ffs-`c$#Tb9(^)QG#{gU!>|~4P6bwq>ctuTA)sEsaIm<$NhbZ$ZTeHE
zGeh<<<?2S?u<b7i8Ic~oBo<61FSab?UF_e4xva?owbosidE1*rc|*Pgh3xX0iYkYl
zWKch`+quaeVi&nyKA-uA%cprQqA{tG@pJr_=V0ay`WdD)^y3RjD|-1fJI}4h@2-n~
z1k6`QY+Gk46rGeHYM4MV?uzH)4NiKm&`8acH*bUOLAyb09PlALA?~Z?Z@h?1p}0}d
z`Pcp#Yo|lL<x@B-#nu?Fu=??wzK}SOge4HDMg@GEG=3;Xd3lgk<BR7!%hRTFsm|nM
zSVA~9HL^>*!1R{fs%&ST3DY?J_s<69RzN7TICCX#<Y(T6=V*$~Ks_e|HISm_Yp=q3
z2{?@N?9Vdl-7ml;4T0gLYj;=_$M+d|XX?5+V$T8HE?$$Uq5zO8yU$LPd8B*IEb7k7
z2?-Y1E!4}$<<{Pes0Rs8RVLFv>QWIksw8j@0j*+|t8LzFGmgZc*LKtU*$Y?JW>Fy*
zS&%>Q(KxG#Td{0OoF2IKKH=uE=u!SPV?3{3Ojg2$m*H6*T-D>({-NLeCDXr5r=@*i
z_ccUjMT*Afblul38atx~x!_H*a_kbKck9Gmg-}j_j`TkZG(4H4ky3QliTVDP8c?ex
zh$X+F=(}dzGQhW?a^zr$ga3gH=eAkzGc5mOdr=vlXLf|AByM>i4MTnDodHRiKZ;tI
zWZWMdagx8iYEnSc2KPNbjio*9U(nv=H{=8#DC@L8z%~6{B_(eGR6KBa_x?IGZosl(
ze$R{Z=jV}OAt^IG5}ie9x3$lc_lo7e+swUa5#I0{$SkN?CW0w;gY>0hz#?+cYMiD<
zBMB$PQkMw%>3lxG!`6)u>4y`PK02~!wCkZ>{gL&v{M?MwLbXvi1#T2wN)Pkj6DuCq
z`!!{ToG41zLwta6<q(`~G$tpI8k5HxMHHCqWwhN&%sYSv*js8dL%FN)wMOY&mpVVR
z8F>&ys8lf*zOK`tw4?yD+iW**fG|`9t%ghP4Qt=4Q`QI&ft(0)egS3mj((Ufe7)21
z{){Z(yPt1_N9~E84YnT&WW@pww?-`0Mc3>!Sub}T*y7yu_wp|KI&d12YIZ7X%Sr-X
zQD(CkF#)r=OQNQ|8r(>yl)!vql%4V^)#ViA_0OUb0?lI!4eBriZWrfnR0}~F&6EBH
z43VOC=@e4LXYH$WZ#j<n*L4#&rU|6%90jOOWWv{Sr<$sNH!j*zf-2TK)x0w|ZqIfi
zzFQA0_@u4u7uDvqOapc9D53kLXOh<*ZT&uEf~)<gnuhd58<nm0xb0bd7Ttb_m7GL;
zTL?X_YCf?lF0Zf37GF1lX^^RnJECb|jq|5IqVgH2M5}=wx;R|%h+<3lNzU+UzRUwp
zXZC`*uUXg1PQT{qpOuGu>QR^3(F|NKD0Pcd8dt}}FGyaF5m8!MxwXjd&Hh#>E8E4v
zj<_7F4#xdXAz#VR*MOm)tfE)pohDQ10EO4vMJc6ff#{uo7BMF)%8EjZ*hW28#pheU
zbttz69t6AgcKa%sP+y*#euLOJd@wC1QjN{Y`T9Ar;BCx(yj{aHPwU0nC=QZzV-XPg
zTCZ<>(^}sTHGTZ=vnLP*y0|aQVg5<xiNr%{-0Ck(wRGtiu?gdTHg}oSTuZ;WdFlAz
zchr@x95?zdny2w5N;Qt?N^6^Ocpd?supXBBD4x?JL@}kWTgvKZ42gJOAwSNdFy_>$
z`Sy&+6h7XB><<#)Xv;&-Y_oaJTJd^F-2*F>Ky`u4)2Ibk+xA-)M|+zWW#WL)vu8UA
zz_kU+1b<9o;zPUB(0#t#^}B~21y|nLJ}p=Mfmz!oD$g{4W^!0K2feDOQ{xLs!E2J&
zqg1y>5q;ucOh2)H>CQRB@5WGhK9qIu9}Ei-hv)3)y>>;c0D62E4P;t8+tzy@OkPV8
z;~sq(o0(LjulT$Kw%@KS3#6pXW*-O5Klab<ChXXMO5w-l77-IhK>D^xqhu+g+a2~y
z02xeXwrT|2XbwZN9;<4+Jc|9?hkc5bLodOK^1>X(HhNK8$l)5rdx4@(w<<qEO`L9F
z)a`~z5onMG&6)>jKVSaq#{)`_EvNASX}t$-6tntcvl*ckd>93nM}qPNN`Emi-Nb)1
zH=~Hs7bHlz54Aiby~(Y);`Gj#FWJnSUI?OMBJfef`h7<5xrGbbkgUI8V_&*vQb!UE
zji%F#FC5#gsD)4t8A9?i%6*eRQ|kyN!&=}OH^+-Z1k!?yoV?|FX6o_@>I0myUz=VP
z+9YG^Whlmqu>>B0m}iI_Fo9@Lwiz_Q<;kff;@$+je={|(M%R0hUeJHU-by-|?_%@O
ztc6sK>g}(?UjmEPm7aolis7S_<ogbVu$;_?#|;24w{_bYPe=<@g>IIep6iOBG$<^O
z7o(D~g#_(_h6R1&&}8k_@>59>6PNaY0jG-C9TBSG!q`xiH@%~vXy+K%Q+NFjjn3ha
zoh$j}ncHu|w5Y<Z1^;?O!3nusQz4uQU0&_25nM$h9n(20=q17mNJ*&Ln2D{1vEZe9
zb8#E~B@dC7doo=C8Ce%=1q&JH&|r=wUBPUu-fS)S=xROZ`_aE$-A#U>=%xNgr{au3
zmMsC3OZ7_s$t!qy*#iAZ+>P*Q14yG`@J5ptyW01wPdYJ4=SdTP*5CP-n;IH3x;tA;
z7WK3`Y58&@+EfZn?RTAwRivg_bF7ZUbaKam0nVmA(1RhFTkRncxQH1R)m^yvpxxt!
ze{i0;z_ZKW+wtBZikB93hn!WH2UH2UVA%yE9sDL=gdxR{{gBhyVJj?5fCY$U)wQzE
zpl|C``%>c?u4(DLX=M$26Z|s-jzU}<-JH*^o5<Mv{ZamK5u~v9Q}ah_?Hit`nyRW3
zmkA##ivR;lEcM0NTc)?b^v_%d1l(gqdN>J=f+78%f72a57BDS!z>-pW#>b04YM;{l
zgp9dtwB2zncG;schdc-gzee_(w3X0|Ac1C?L`_x$IyPYMlJ>c4&6=RYmF{*%Bnxan
z$BK(sJ9A`&Q{?I*U6;z2GxfLi(d89wII}_3F=BXIX2d7yP74KO3KGZLG63&?G&$><
z|0cqFxJF~q3YC^fobKH@@nci96QP}{E!;rfGb9<S^9uJ!wdZ$pus2)_dZ>LFRuiJ0
zS7UAz&pI2IYLrO-na=)>08{Sw2oxidFFZ_HT{=wfjstZ<WX2JYeQ5^2eP-E4#PyP$
z^hB`T=*c8PFx}sLYV2y&)_q)Bq~1^3053nbBy>r8d#;D$K^zy@ls`QTG&52I-sp^4
z(BC`DaGjDZ<wn0-SGymnuA+J|5Js;9`;n=HV9tZ2*?NECAKaGQ9iZKJ@Kd{GfFpM-
zDi$J#ipx41rAdiFMOxpXo_I%k&uR>ut)1#kg0Q3N#%%-;ZEI#cEWU1RAQLl-jOr*%
z)vpO4CHeBkTIH%r{F?yNLI$}xw40Y}yd_;--#TIu46y);3_)C2EKvSaksc;7Ir=yM
z{KT4V2ZksP>Q2}vLkK|Ht~53Ew-oO$_ir;_W2?mQe`#}-48s&z?6OL~#1{)MWY+%`
zxq6<wu1?X6u`2ox4b_geb)<#5t4gguvgt1C?pba~6)f9>_ec(>W>)SZSNvo6NW6=4
z*`g;Ft(cyKa>BaVyd6Jo=YtZ)YT6jmzWq`@T&;+CQ0H{sRdnaL@i+;23&%FR{sa1P
z<a=Na#wVQVpPil48U#cY#^yLeJ!Z2UF+)6-lE;9!4Ufm!cIk0MsN=SCJZJ;!PE8Ci
z{6h<$zdZRKK$!W2EWAP)_W!@j{of4x|8c?M-{SwERD0^~Cwq1*{$rGq)g|rjIRsgM
z94!Sdhn%gX*AXj&__ckyLfGVfI6;}Q5X379E%R4Kbo3n(`b4EQNv%JFfYl5iU+4uN
z?+h?q+B03E>{bgGpYw*5emoORk*A(GlS8rAjz3OMN#=*muAwQ90JTeOybC(tX=#~{
zH~J%E2f~9`iqIp6Kjoa%uD(rTiGAcJZ`eRWtZy(a1m{YfsjYHAi`2Y@Wt#$L(22!|
zTp#?f<NcL9!=st)Bq+8o>_}N?Ui}q8pan_%{^%d}Wq*&h=XNELFL6DXrl)JDyHR~{
z0vZ#`<d0_$bsn4SO}PrtAnd(ir&ErPI@cq;Zj;Mh3UYw2#X~;&h;i$RXv~O#pEL)b
z%Z!g4>GK0NnIIJ@Kf=wV-UG&w@U1Z<T^n@^OThvhDez5=MZTpup<JDwSgRDMi2E{D
zgI!r(ZQP;m{3d9N^|Sb=LC^P}K>l~B$eahJ8fWKDWwQ9Y*_9BFo6EuG){k^-b91&%
zjENZ)ep)&KFgWY4amzyE6}|xObF_J#ZXvcB!R^ZVY<oP<+`sVgGxO;#lXVKV<~Fie
zcI622$Q%~tJ?-AK20Wegxh^r(1L6E>dwr)^CI9vGpn4TuHcj(1rQVh9%{tb>akahe
z*~le&tDB8iIeWwFc{x2qOlzZ$yS3+}4pWY?Ff=lKogo=3K^d~A#l7j)3cjCrksS83
z3k^`jDrGIvj4iC^`lKR5ShVV-h;zs}4|KlH;2Zsme<exaovKR5c{iU_pgI=l;FO=y
z9jFqi&c4CHoG6_CjB{m{*>;IMMY9qw1bltNctoavZ62OecuL#-3#fPh$5vlw>uBrK
zg2<mb=S3Yi8u$rOV|rkAJ!IzYt;1qVRvca&J#%BM4J|Vv#kLCFRK+J0HV(mbhN2Br
z$PMeC)@*hEaTTc*&fgq85J}t~pWFVGMallw$S4_>;u!H>CQ;nK*u92(u2J#1Txm)=
zaeZ5?eu~xWJe#?%GX4F(Pu9VY58WSegFQ~xBNdmBm%$Rjc@uVxKG_}6Oz_fAa8rjb
z4-ivdldSR595@;oMNlV1)z8Bjz>;DGtAubFZDrha^<)PS3U3PEP9RN_+2ZJpp6e)!
zGLZEC+I?}2`O*QZU}mrKa!n2HhUsF@;M$+ZshX*u7#aJZ2Ku1{#IOqMGNse=nYOu3
zbUWpj7)vxS|1PZ>_)Lfwn=Gny^*X8Tx6a(syntrrpxrMc^)ewAYX8lxd)GKjIZ8#~
zo)@w7hF?N-Nb^O}>PkSOt=57g%|z7}J?BTP#P<gFj=^e~ZOIuSj5Q__CifJv0B^#z
zh<RKz1!!gHD_dqvoN|@~S@iNxfaOP{j8paa`%U=KF&B}`I*soNGN7xcg){{|#cfAO
z#5qCm5i9s<HI9kb(<vujU%tG!>&^EToifce-Tsi_Q226TlG9#0`ZF9O+eCm9YY4i0
zBX^jX_pK9@+o|DARlh!vaJ97|<9c<+OGnNfWTca$R3oI*k<k&uIe_Ak(I2Dj>4tU0
z<z_H<hWOCcEWh#Gefrq_9hlr7eNT71^+cHT`@iZd4~~ZTF~l&r<spK}gHc6LlyIeI
zCqqkMOLfOIG5%$(`5)S4dSIPSaVlt3=W7S1)#on$Ml1{MnWPGx-&c$`(knAg9K(;M
zfqwuY<M4NPZEUdAH<7vGZO5xFX1+QFI`iX_fjd#f#aT7>%W5EEu=x9}Je{3|XE((Z
z+PH%rOn7!FYMk|#y&nh+v~=Vb+Xc%w#TQ~V$`vh$(VsCbjW0&bH6NpzydUJ(?xR`0
zRzGp25A9|oVaF6pL}LRXgEp{}!T~h`GEH35oAK{%>xk5;J<cB)xMPxlSd8*wV+Me7
za*hIgxji(Co1w{>e7ET$UyH#H@Y+DXsSR5#m0C$q2f`Lpq5Y~liMg_<y-tLRV%LL-
zy8|83*VrI9f3>G>S)eVXKX2@p4pL%?4UH^d@iif5ObWFBBW=Q?+<bGQ|G^>C-ikB_
z#?IoE(05M0eNR1T)3{)b2hbF3P)$M9O3<h`_2G3bYwWa1oEhj>!Jq5*AO7_ZTTE<p
z44@UF+2>;jc-LZwQQ}`GowK5UEC!rZxpm$a@`oD3qGSk*iwqK<Nl`6JWBOKK3~=%b
zYDs??NRoW_{`nS~JMLocJFxuN%UwdL)EAz;h9uaJhIdz1qV@^me&tW*6df@2*mJ4f
zG!o0u5tgDb+^k(MqK>F|y^Pmnp4En>pNbku<|aK{Hs6IJPVU7Qn`T{QM#G=AR~^|*
z-sJiB?$Q_BKFwFIdasD{5$ZC@WsmLP$K?*|oCk;K&azM`=Z1BQIubx1R7u})O3Z7*
zCmn-aAp(^ob1$E>b5@gcm??%U{KyCtaANHuBk0oE7Awk5mlGY?R-h%Wag?V6k)emv
zU`tW_L&N!aTeMU_&)yj=uq?3@dJ66&;Wcr(Cfy&hwCd;m9n}mZ)bz3CfZR>CCcS@&
z#p8H{I2O#_hmfyQeC``1QjLP$1sd#!jwm0@X1no7t<z|xqsm%PZ?5{I0JYY|uqt0W
z$EwD1+??v>l-V7I0ax{}6ymU8u#kgcqnK330tb&=d2xAwaUkrAWn@d7Fs*jaW^qR+
zh{K+S%$$F3+l)!K#+$oXz6!cV@VZI>m)PR`m!YJ4t53gO_N{yav``RgMxVpZS}jZC
z9NqCGb0$tZy56~or|@;y6^Lk)MoQ&RY>9CD-_+g@P~25<cr|P7-s~HT{~hzceAQeZ
z0n5nG)^W<n5&zIC5M<GvMaeohF(4tx+juOCheZiktj6Hay4GXu30ETt^5Z)@{W~c4
zLkOxW<fs5kqfaKM^r)cxG;Q#8)LS1r;O9fWd>ug?vfb-TxQ!wYbpXv{$Je=WEXqLt
zANQP;L&b`T9dH$!R2q%B$OPt!L>ZfV-mR`ugSajoU<;WdObADd6N5W#NjB)qg4_p$
z@te8(EO5UPILMy0@pbG&?5`R=WBvRP{VN$Ji6$|~X#QX(SvMSRSHbqD(}LZ}frI@b
zAi&mXLW8x0N*l<-jq|43ed7C)9I+*R<tM?&#GA>BYW0*g6fklwSU#3+Pl@yU=cjx3
z+1732nTSl`4N;v&k`#ZN`5SbOr>s}~BXfnFDBp*NdwNtVI_JzH@!o(TdPrElf<h6{
zerfp4?zKQOA|1T~TeIW0PmltJ0S^xk-f^-ljPyP3wJt>@N7E^(Nn_tyH=A=N(3~z}
zf}I`b)X`XaN0y=#if@$S?WEC~Dpz$9#{FSlzfj<5ncl@_=50C#<?Ndale>`M%GDlr
z_#W@}$~_Y1*Q4titnq8mp32F<W@u(DSCa#nGkiYrTTl(q>Jg->Dma>&@_JNfwwKyn
zos*bfjaO%%EAIrnO5bSP)9%h7p2n0f4l%xUA&cQ0Dsa>2-fJCn_6QK%IohV#j@G&?
z;SoX)c|jAR_E)+t*v3~_-(`a~C#RD{TbRvlcFE48MQnw2P+L*KOrc}1*OJ{gL0E%(
zQlRC+b7B5{Dz1^Bp3ao1ZqHe+(n^~l(!^DhU(m@mv)@*K!HM~cz-^j0eF|eyCGV$!
zLv#te-0>`47Rb8RF#{P$rGmr?%{cr!RJ1sM&noD|yl+$M;9Zx`%B>T*Ux=%KhyJ)p
zd^xHE+=mpAgpUZSxtLSb4u8Tiy>pne8@A=gOMvEQ<aq5?K9(WR2b)^T7XOU@QTI)Q
z2;vT!015`?NntUPioZr_xwW(PRE}2jMo&fXdIfzYBIwOXthHWL0)+yD#Wkvr?B-OV
zqu-&de^=<fi(nnc`JWlxz~`SNJF7hAU8$u|Fi=2?C8WY@Fn>%JG_DX+iFAKIZ9(%s
zWmJjyF3j*Ad);WmP|{;_W&C*(<w)^+8y0GiDK=V~WxB^|KYhyVfNsC2U28ToN;c@@
zV-RvW0LcRqnI?RG`#*UVOmun&@7xJG-=wu0qdJGW9Fs>~rXZ^qkAtkzfvh?C_?z}N
zTbv^zZZ-z}R7F|lxo^|}Dn-T|Hfel5Vma!ecA}vLzmH^zX)x)=@pcGx_mrpU5<*y-
zS&+z3zRpfof<3e3X)C8jWPn3Q33le$*9oyxSK;DVSa%#(+{znmer0as9N1pu=*?G3
z%Iog#TtSncTyWupkGH3k`paSoWvyP>`F&yHzlEe%Dp#9*Kqj;7zlkS-56ajow;kCW
zuut*&+SQ(Ez(A1A{6NN>>7*PwlR$7-nC2<k!{0`zubycG{YU%4epkKVkh_AgUcW^C
zOd-Yg8Mpx0?~j4ag@iyWpWv?=$&_A`45Uy%LP<}(UcEk_AO%ZZQLM1{Jr1Xksn9re
zzvX17cP@OKW<Z;}hKhNtaw{X^f%j1E`D<m-Z3T33P>40}rg*OehgD%%X^Mh{7J<jn
zLkDQEO<L8vj5$4bhk$O3x1k&&gc|njVhJNZ|M6W1X^<P@U5&`+{u#ws?kIe1qF<Zg
zwpE%8<A}Q05oaUNOkuhUcv3EXk1_LSalK|Kr1LXydhx!MptF8<`X;?`XD>rC>Lm+p
zbMBkAUq&yW0{6P^x<(Ku{B#}`7iJRw%mU|uk!>hY=6Kux$=pl}dbu@IlTeY#W<bD5
zgt30$zIZXu^)^G!eWOYo_7AP4{=ouCMg(J#u{Qzzmcn~INDZLYE=En{4^y&V4aF9L
z$Pz_&9^Gu#Evh&E-`&pt_LYB2|7TG-16mI$iaU}nKAl>dm|3zt6yLOU1@5rEB<)u3
z{*j9v53MUkW*MruwN1KmE|(M+$K#EIBpt-0e>%Ed`|00|Exe^Ckv1B=$I{$e>e!nL
z5@A>h5kpYnz56wuy^`nE=-X{qoP`?O6$nTApW2z%iamS$**P+=#*w`KwcQH9e80XH
zBelLT(pAIs`i98y9!uIRsOUXUkK{iz)DxB}v?dgMeI7$M6`BbN<~T8HU&{_jN?u?0
zqWw7xUVk)*eyN>}yt<204Q6ikW;i-Z=WiK=b{_}mlXDus$R=OFipQHaoedZxC6%bw
z=Msu(*ZT_bVYVxWVR1Uha(hS3y%3Ki@XhO%nsTgJwQ6!;3BkETVN7!L?tEYt59~>I
zao4o}(9X<@m+7edupUY`q!=PL=r-PFuY)0@;M&S%WO$44;u{Y5-vWwt(IU0z>J180
zQZfF|A4VQKhP9e2?J|ms+57W%l!;rZ>$=a#@L2yi(r1Y7FqCC%s5*HkXtXmuM^g<e
zqLo)6k>XteD0a8B%k$WnF@NQ3`+*~hEgeuv<M?MiuhU{R6z56C);Dou8EL|EG49Q~
zy4DVi3m>*R`Ay-XDBmyF=|`)>p3^FkGq%t|s%^_#F==GP6(iLAsluUN&B7}HGVf;q
zp_!U$xQ&eAps!-U{8Idx*_3O!P&ZoD)t28y-_7;AB+)EXgVW(9?mlcY`;hI7Z6&0q
z>t@(>Ubkau|HhZ7)5~(d0>bI`(~#(Kq7nCt<D~q27>Rsc7${LhVMiS8AXylU%)IHG
ztnk1%+G_WBR>?gZz=z&U5cW(QW?T}f>K9iPw6fD4z2h+SO$+PlZa%t#FzeUs9`4kg
z1+^=}hk!`wh_OaOb(%0!t}g;iPp5_FWd%O<nblN9(?fek`ViXvfO7qh{-HV5s)kIr
za@3~@Wt$G_`;n-{4O;I6I5(yvgl6P`@ue|Rx|$Z;VJw;@WDP$Gf{ahhWJo-gI@aFY
zd56BuuUnoSU(S9IU;Ig0JT{LwOXz){hK#dQE|}~#p&`^r;VP~i)>#;*zP<%O(u3>A
zSd60`EK^D;L~zc8AImM)s|b)hq(7b+k@6LOS~zEoZ48?rO`9uLdfviQ5^$buN)}H&
zth;K$L^9-rGQE#g6KfbdiyCexx8Q%yq;Y{iX_sNa@p^r*#JEOwvkQp=JQiLy&!sK`
ztPA7{t{GAfk#*XlNGe~fyC2-5!?|N4Q@;;oMZOhw<c%y*FH(Cow9;APK1~@mqgu}L
zYcIx}g&5Qtzv!dj(Neso;9H;l-mdw3nq|i4Nen2V4_CVNz{s+^_06M@#fQb&Jx&hT
zMJE{*4~sd|>(n7Tcaw0BgNtjd_oJ@(zE=3Y3KXCEHDVndSSyT<tE}&1Vik!w_-F>S
zPG?8mh~rq#k3s8Z%!%w-y6;^gGXT`Vo>+4YdALT|u{AnN)s6h=%{sVY6h>JA_4Kb`
z{v0ISLe$T6F*K^*y1Ir~WN?4XG$Al(y$!<Gf-OC9q1a#ja~mc5B6e#?E=AtGHBoRE
zp**zm(0+3F@IntEl%lJrpW_cZDG$R;*3}vLAwc+Qb^m*o(ej2X>-+kq3`Zud2`2en
z+(@igoH7+^$sx(Vt|oCoV61=?k_4<`Odyx6X5O<S6RLk`YMZ%FfCjXGXclwW%@s5o
zp(qxj_Vj9ShgW4lUT+vuG<I!&dqiv7z3ny<<g38MIIN~gt!Svm^sWo>X^xn*XXazb
zS+*9b6AEu_aEdbL(N6kWhG|=LpBxINF)SaX*C}WlPvWD3cI_R`p?_GF8Z$}OQ-Ao%
z=)0`dcsHE}r^Q7ctMCgVs~95uyQh-qa$%q%90*BD&IrSEvKP$Rd26E3ije^8=$EZG
zI~BbcVW_Rn>FI}cRApV#14mVnfWK7U?B+XniPTDgE07VluRtf)AF7`<xf!Lk6QBi4
z`i=C-m?8UL6qKgE%4eMXK3oPs3EhxEy$gz6hxA^521N_P(txG2av7OD#0zL$fr+(C
z&7X!&8CUDpXtVRK_AcRCyXRFy=QPmV!Gro0)d0&dLs(^FRt{_ocZ97xpMnV@M#CJd
zvJTMKQP(j%pe$zW;VZZfDLC~pCYjbG5i~weEQRg>W60W=e!U&O`iJI!vtME?(u*3v
zsJaWdE;8OpQYRsw^LHi^qJli*aXvnn_x#wCG%Wo<H3AQPi~7`bjZa?^Y03!Qu-o7*
z>)&>^Lt^By4D;rCzepzCwe_Q^z~UiR@IN%fQ{BqkZ>kqs-yHVjxTbFlipZ!#UjBVL
zI?zr+{mf&2%Z%769p%kis{=mdqNxy}g4c|zIKiM<(i&tq11XWHYStzkTc$`F^tzM7
zcQAx@6Suh~Ym9w`<%?tkkb#JP$?_m?-oCzV#e6H%8G;pK{7zrx<ZXi1>^C09<`!Ov
zic={p&A94~D-}W6?!|_`Wv#yKf;GsAHxa+~RpgJ662{UuDdy`33wboH0t*no46Hhv
zMf*)}fP~92YjNM!yG~^x01z&4yRkN5a}(*R{5HE}YzGzpy4Kk}^oWUnr)|ZDp!3ox
zUj9?bEzEVcJ@4OQ21E8*kRD~!@eH`wBvkil6lp`WnTiLQyII?7*^*R=44U{i6~G?O
zY>9tI4bx_IgeeU*R4MDZ$_yLJ^EfDl%a4<LazZc1C*U*4_NV$ya%=d_l(OH?K=8N%
zx)nR0yA9KKEt`wnc~`(Y*l-PRb)Zhp+cwl_7hXd}Y$BB+*~;mCj~G^Gvt!*p3kY9f
zC}lkQgM69#=jJ9d)8+)o96*T(=x5(@>mi|xZ}Vo&yAnM-=6jhe#;7u+mi=e-N4(&f
zQ{G;rnVvXTu&(W&5FZj@i~!-4Dc;fQfd!x$rv3qR&E49rZ+4q6CLymh15mthk%bU~
z()I^sOn02=jMA*fe@2W2Go$}N*C{37euh8x*GMnQ7A-N;*v!NX_Dz?=OuQ|2CI_9v
zI82T*QhB;2qa(knMp|mdMJC}N8g-|Bu<zFG?L0VPGIta_L2E&`a=+PpRQbl&4fjFX
z@*ve6jA4=zRZJ-^eya1W{yD@8$ZULOe{Lfg+3}X+r)ha+r_Utww;TY=CuE$b4I@!F
zTu#X#faEHy?2VyRU`PgVb<LGDHzjua-Fp>SEi*r^AI8O7bP^*cxrJ3t{mEa`A$sTJ
zA|LS@t2o$G!B!>X20QPJPSY+Bi~H_D{J8Pwh{-KqWea_uk&2C)j_y@l;|}?S>kUo^
z`#{ydcPw3-*>@IM0dCF*=86{uPC3>u0*YRYSp^slG6Ds+kCTP+;r?sbK#gPOD0-?!
zWGj`#eN9Qg953m+D`kY%mQst2%7jHFTOp<s0Wl5l@LSi1BJ;8-tDf2JEp^&iB$W(Z
zGkj>G&p=sO`%}rPKfDY{3|45r3<|fms|SIwR2n@)Ux?|--CSs=LCX`HR%tr3ZtzBU
zi}%%D^BzdePon15Rp+{FKUk_9B+9Z|(TYTFJ3Bg4Cy;5ZgO`3ug5i_JtD<3yyn+!l
zVTqGe972TN&hw=_6bjzt`=MVAG!NeK>AFo-d_Ec49ruUZ1ty3%p_(kRsn1xs#0m`A
z8_Dsx(?w795Xn;rFP&=qGfdM9jx<QF+GFjxqc6?qZv6M~p_m*Rc~C-*=r})sg(98&
zxjv8VER*k5v!<I5QSFu!$v1`NA5yp(&vHJeyW^n)h)3)wPRv91{T{|WbE6$>q<Os6
zv-6@qO@sgPw60yw9AFA5Z7sJQ!yblKjstIRmIo}4>-%~<cdI<FNz&2-s*A<|5Aq$=
z3saF~0$xLVJxG9U&~wUsH<GU$_Jm_$@^wt8lw+7^Iz(6nB5EDWzLTWW0)NawMG5_x
zLl^|-nu(vMS85eCXL#bF@8xB$<U}~P!<p7NFb&t<C^Hv$Zl}>Fl)f^}u*+d8H{7*r
z#L_w@Ud#PdD4p<kweyMSY%zOPGgWH((g;4i_Cx$9%qbA*>Pnp;x!E@#^z&hg65g0g
z$80AA8`*)^Zswl9HZo?f+HOZT;m@MKP$R9>UW_R`M*KtjD)JkD$VIAZ?H?N1JF5Kx
z%w;69>WFE5MXogymG(5tH8cA>dcBs;#FJ3Ck{vSGa-vhLI$8vU6wnyg-~*VOFJDxw
zyLx|H-dM_jkNf9Sbs9<P_}o^OzSf%ujfGd4IT3OU7x50l6+CN#IOvBNkGAAL`b?K`
z++FGRWLEsnzdcEMG7P1^`PkcU+p*dC#C`_eTawVFNy%jEeAiXAN_9hn&|K(Bh*%Rf
zYmY4*oOM0Bos`nxtW`M}R#u;_F_R~UQD`iAS&m9?8n29dC%aDDU2+Prr<W%?S$$El
z=aUTUkmDrQ&*OWS>bbt_LE-Sc2!NK3+eRXZRrr$59PV`cIrS8$gRM>gH4*fd$NcYv
z6_O*pD$02GRgL=hVL2d+EeI5xwe{n&)N7or+)SpBGd#&9)!kJcX}4a-+Mc7If+)8-
zXR>E_X1%6}RmQxSpgM!g*Oe9OuUgLtV@Hc5CMgGs2KVr0nxH_Nfj!NBJiHI%+WQ^<
z&{~feqT;AFrIbx*XHK&|e3@gBVnt<PAx$nfyi|i4)`9AiSgHxup2^xp(z2os#?rSY
z(V2hiLuC$THI<SoZ=z0Dg4o_fZ6e3w8bqpbBm>reDzt2`G~Zp&*lPY7od?UMP0GbU
zxUJteG5hc<U84hDF}5YVkxXK!x;R<K*+8XM{~vR;|4nKBXW`$>|DZO>Hkz5-tpfkp
za?1n!{JgJq2j(0DLFFe2^UCW1l_#&lXerk_5!Y$3il_{4tRE>Tx>43{Tk=Qpf+xXl
zx?5A9^Jw})i%ZR=zq$X=M!L#R)-m(u@*)DOf?IX<Yh@ZZ>Omy;#=6RiruHM&rBNN~
zF2pM=E}`ptM+^`MX%=~Lj*st_W}~!~+01EB$_gt-$BURRpGuESXRtAyzLQYa<3Nu<
zne&gJ9z+fJ8f{I9kSl)1W7rrHDqyjHw%WreO*MKUuv4ILc0PZ{mffef6x@ppD)4eS
zb-oTYzxKVXRxjUKzLmUjbJTMMPWE^P2^TPYt}2cyrVi4p)>6<lBaTz1OmtaBIgMX7
zv)v+eOhaQw2Jz;O*x$!9$yc`EhzWu~^yn{o56(}<X-*!L7{>}KiwpGy!k)27JMIH$
z9P=8am2HE@!4H|Y4RNP5<M}5aXNPJZSAs%44fdD@`aAicNjV)+(Nrl_{0czDl%btV
zJw5lrSn*ZX6f2J7c&T=mPSkw-h~#*ia`ADW9GG36>PpTHw;Bs83c{45oov}w8+MFz
z4_WPdW4MpG*mgbyd)dqtQh4XB6zIj(;hR5uN>G*=l}J<3y-62WJ8WwSF)AC`b~*qs
z7ix?5zJf@(k4#hDQM^tLCz%)xsR!q7?A8A~W4c{TcNojTCVZxK3)PbS@Qn7u0v`<)
z<G1`pyzzHf+3%cpl_`Tqh93;nR4!calD6fck?#s)A>!;a%pO^#j?X{OesUP`ZFKzG
zy7>L2m2`@CF?!#B{&4$W=J<=bBs!nJPf(L+dPU61&OI^Vg0@@map&`Joln!|<<ye_
zRh|7=tVMFr4wE80sIdtzz49cXF28qf-y@fjdx+mjUD`lOO#nCRkB~~r$_kOnMP;y^
zc+8@|HOVP@zguUN*#X$`Os%$%yd+WwFG9N1vW?O=8mQQz=9@`0&^Pykc@>C58L3iO
zc}I)Q*j}QOXMR4|e}leVPhR`IB8hKVG~S$vtVy8foC%|Yxo&u_nrhzLR=~ubrC@jt
z99$QcSlhvVR2bG#u3RQMm!$Tx!FP*w@|sNdbi!)I#xG#!CxpJ*M~-NiacIb9;V`0!
zSc~~h81n}MToh77V(NZS>vesNcC^));d807NHlBYR!-&N{ucYO<Kf|UHH-w&pesiM
zH1)oi!|iA*exFmRGt8u{_J<$pL2jqlotrH6IX-54WM;S=eIT;NJIr0kLy){iU?4Fu
zQwy|+aI%?8zZSf#tH@OAVE3+eu2ISpX8D*x+6_VNX4MS|u2DJdFYaty*OOmXjME(t
zi6h@;9dWIi6@(v~WrI4K=Cu@_3lXOg$E1$wZgU)Sofv*$fYhou9h)+Hd@C0>cIqfs
zLB4-$C7<ip=vC$3{tKK2%HoCJan|Ues>v`@y!1H>^RrV2@l<q8E70D^-K0X$eiyQh
zpnJ?JtaLTKby;vV-TzzN_hSb*3~Xq~6(H;SjS%dLBt%64E8@WOeJh8;Lau|E44oW>
z<F+=%(JTNKxuTJ|nZ=1@?k3@R%hqKuzvnlI*(%V*wY#il7TBHPX)E+)jb*Hw*DBoP
zy|;ggWJ3wx3zoG%0viOg?**9i$s(Aox6w&sB_izj%@n$m`#MaS-k~k~*qYk`L_Y3K
zBM^gXpyUw%WMpX%#^t+cRYxOvjngh1EVP0;Y3EU^MabU@av=2|3W8U(DvJV`ii-YZ
zSvgZANEdLrkn$^fOdMth*=j%h*Y6w22spa{dY(88DGbuch)b%NQoHe20Ol&ntrE(_
zNL=~X`vz!QnTxG=YoS7tti3CIU@%md#u~9Owr&82RQ5|BuQju5XEyrT;!d-t+JVK?
z-Qp7sXJIgAtCZ>*<<ydAW~Tn7%oZyz_d`M_pUe{tTF*`t9#=X=Snt=`&-T6v2;Ikd
zpS#q!y2*SU(?E#fm+LY~EPxjE#uhPm)2GoewQaSC(OzG7r*@+*$oigenTdaBdw(wf
zu4yfLYuf0;2cct%scU&soy@Sw>+&6IOXJB1r!RKM748UG?v`a}C2a3va4&$AS=-iE
z0VF6DRC6km`SyX`V(ZVOC|?kEOOv1lrNnu8um)$Q-Ho(UqEtn<^U10>Nv5SQleQK7
zT)xAlx_<cKEqz;cX@X9VBc`c`Cbylo1r}`d^HUx2iSq9fG1n2|alp~pQZ-hr7#b#P
zWE+{X<Bk*mX>73v>mS<uV{{V>`zX}2$L(*=cfJA*n4;wGC6eL>9hfqk!TtI)9!kx+
zO?T<deUn2;f0@aHePxZS6V)QsxW^Z$j9;%z9NqB!aF1TWf2mlQHqddnjD-))Q>KD0
zjG(8eiLdoGDR9y!Ahhb~?Oa!ozH|sl;vEX($77JaE_%w#<+a0rY%1flhHjY6##i*|
z%-LS#+BLc8ZF_m&BcG+MH(yhz!eRl|<1wjp3UbP7jB0ri;D&sIwVT1cyfc-kfXo3v
zC3u&2P`wza@*zX?N|AD;hCtGBKSPnrZa^a5B+Y=JZI#`s(m}uDJKC#A!Fq4IDn1?B
zj@KkWyXW?efA8Di8fS6MjVqKgKa*T+58<JvJA6L(p&WUuR7zp_ri#K-eP<(;m$|gu
z(tBlVGrBfSAZ)g1ql!fJ&*eF$?pWV4$G+B$<ywd<j@EBj4B~T1X3RG!I?abw&&A*k
zGWZ9xLN=cLFg;4xirmu`;P5>NXfvB`db)A|Pe2-DUO6W-5aX05qJ^j?u^qq1<LW4y
z!L{D9pMw6`;|(glU)rv{L7_Uni8o2XJ0Qj{f0*dw6Y9P!@Evw};UGMO$j?zJtr`Hn
zXDRB}TA0Cc0w)?VC>zR}02i+(JNHjKO%(r}tQ|uDKADM)W3|7XeB5C_w@szUIbO1R
z=Ah_raD=VXXJ@w+I;TovX2x0lPhl#Q)}{t{rIZ*wT-{7swpIMe2H+g^a6zG!2|B%L
z+TE4(+?NEcO?P&aHyt-OBem<q_w$ak3wuy6A@94fQ;i@2eda{m9R0HLA^=~zZfd}R
zvqPODW<QFBkz5_;B{^cmQ(ABBa-n*esdLk(^2u<bo1W(#A<ekoN-ZcQ*iiN?0-^2@
zft6y9t~ExQm0U#$PY}eJjXSFyN9IW_ib`d-GKJFtW4>$k>yKjE@|de}2?C8wbj`D0
zIC}1vS8yalvrDSp=X0>SA10cG3|IiHoBM?G%7uZ&>+6;}y<f~s0lI~$a{3yJWpZ2^
zkz>DsfB!tEsz7TfB9XE7L&FioX8K%ooZPAG@Ahp`&JT-K-ADBw+MBRe5duB01sf-i
zcN24(as30;^*OM^G}&*0WxH7KjK4#XQAmbtk(aMj#^hhgD*E;{<qPUK1*7UjdUNYw
z=)&+hJ<56^=FbB!v$tls?l3N8z+kiRjG77XDvW2H(f-1O62G?yBAF;3#%Zc_I?}=_
z!D3)QNanVC-~i+B^yo`(oPU1NIn3Bs{Ff@<BE}BhqkJI<Av18K{{~w8Y<O659G^$|
zeE|dN%aFmfJ<8L>#p7sfmsj&0f>o{ksYaBjJk2(x47`#ybpCvLL49UnS{o#(^DUhO
zf)LAx1Gq@#n0-L5dcaDe5#Zh52xbVNG{eZ2hl>cnTAGT=D~3>T!Z=}-xR_|P3PsLV
zF7XF;Zc^<__f9Gtm-iJMz=YWDMlqYh{(1GkmlUUv{(#V^|3%qb|3w|XeVd?yfFKAA
z-OUh6BaL*&1Pw|vG*VI`2*}U_45f5T5Yi2Tba#iebO<P*e0T2MAD-QPz3zLT{Rif^
z&s^7eUhnsDyskbUHj%agsXYYVe)<hD?u$&qc`leoFM^rRK}BaabhqSh?XSlT4DDR~
z%LCW9SXbTmR?IBV#Qbsp-tXd>p^BoS7SY5o$Moup;)S-Lelpp9G70H~FaN;{Y1v7D
z{|Z?yd$Dd_+Eh$Z4mDJdA;DP~%;N#+X;V>}{RS3hy-k)H4st;S2uyb|L{lb8`4QMQ
zKk{eL{OR6rzvIr7(7g16#GHZ^-Vp!Cup{|uqdKv>b^lY?fm`%*&xs!<Pe7fmBp4@j
z5oQelJ~Qf>EzP6SNJz|5rJm@CBl0nRE4<aLb)qOcHdRoKRF-uX-qo0`QhiOKs$9K+
z@}zKiG+!XRcS&K9kP0&_*2d;T!}&^p>r-V}rJpZ_js&Yb-V3sRTIZIufxRhP`q$Xj
zYJ%}+y%oyww{`uI!wJ&MTwj!*s&BR6&F(Rou#?nZ>Qe=x9dchRHrdV4FDpYg2$EVp
z?~$J@Z{3wL3hBIvkH8Zz&3f?Fjx*&I!K>6)c>7=j;ja3|B#K)kGRpPl{1F`Q@iDVI
zPBcjTex*IV8CP<@-#kj}KW1vQ-D`E)wsAZCbC&g`*DN!m%G<Br^ho5p(Iyt-Ap4fJ
zNlJlAAS;oMQpPOo??9wk^4(y2tAl%$)6(oS<nZ_DXL2MxA)@$nGbO<pq(EY72QDh^
zsc~<w5G6-4D9h_cufLz9<(_I#xYWP5`LWCf5;4z4qxG}Z{1}|D#?M99dU~}9qPp6m
ze?;UiHK%Hx%_rsEcD(;_7qqUzhKKhU?+O0>)iJI0;eTO*|9dpl|Cltj{(bVl(Ae+)
zCy)1}*Q#t1Kl0|~Oz2xJU7qD-&x%%!W+{C&+qR}JeOb&!b5;%s*&Z}>QVO&|r!Ujr
zgE}a2vT21`HHLl%Kd}&xgScylm3vjT|KPd*I)t2*r7O<f+bm8d3ewE8SuWUIxar0G
zSqRpdyPcoES^E#3xI)jLit}GBEvFl!`p<<fGMK*}*3>g*jq<#TLsd`0VI##emz2|U
z(+;il4SB0jLnD1GfSqFWg(HHlcnSS_bQ|~kRac<ZkcAf4n~%Fx+mCgxSsg3faP^LN
zw<;Y0AM1TD##@3qeeJ4SLF^fK(rA9|y|2#<r<{!6aXGowKage<vu0jxug6(*+-NfJ
zkIPaIgf@uvC@V{+4SncnVwE1&!DmoEbv!%fLhFkY6C+jX1JU_aJ4$^Wc6$@F9W85}
zWgW^Mf7jN=nZl?%>|wu}LK+0wkfm~?;t0Kj2xLQ62(|s3)<X?B^Z2K+wx%uccjlYp
zpI?fO2FMyowB{$wM&k8}^1+CB*(jC&eAv)W_8{h2ZXSA_suO9bCW0Nl$yKn@M9R32
zl99P<Wn0Xsr6y!U2}&hX!Nrt3j~H$K268SeKI2qog3(Ce;l042hsl*>fLyg=l3M$(
z3ZA_}<B^~L_Nbo^n#TbH+F1XT;rg^y7B`^3FAhoX&-0JT5h;c@Fv<?$=7Z7Um<n{z
zfoVg!!fE*t^B_DsreCdb+RdaNC&I*);IterVk919g~ng!f_GU9V=|B37A$yT%<!$}
z#OMr#417z~WNZ!XrzFyeRD7+3w;E%&mv=J*ck|JYqr<oJ)TY!-CtV>G%FJ$ncJF2K
zEvOV{$L&&*SZnQ<5)+V3eb5q1_n@7#ETf>L@bXg9?wZ-|nC)*t3zIh+TtjcF-(fNm
zgJN9|UOVOWa&vvD<=GiWsML6lk~OTqq0_1)YpHIC9~Z2n(Aa3R7Q7G?8+{OgVNZyt
ztY#<sWpSj%eFbl8q^dVor1-%32vXTF!}yBd*W@Ml0J=2w_gs@)<Jqm=a4XumVEtt_
zU81Go>^AUc_2tDU-jZ&+!U4M%v()0$41WL0)9y`yJE-S^HClpGeX_lyUz?D_?kQul
zR210}5&e;xOIEX4C_FD`BST<ec)p4w;*YER5URzG0d0(TVPr`3FhTJXLQ8_nyGVyZ
zJQv^fUZL2O*#@(obbf6zwU)b;T$rcB$Wx)j-+Y_dor<arlWzQTFF$J*E!R)}3p9=k
zNnR7(_^Nbh`ug9mwN}x#29QB$?hnYSvy<NK`jhc+idnTd#Q-3mDpDWDcTG<3@zq=|
zYBP}-H7-q5_+;sU^{Cf<T|Yuw{kuAK>Xya>=K_dwS&+m(2H6FnT08-I4?&Qg@bI_-
zE{FpWMDBM3zaPgdo>xoNSn~=zAS(YroSMLZ3Z0g$!y%bFw#@qcZTc1U1n5Y=ebICT
zI@Pu5C2e}1zVKO62K(0dwX^?vb{uO|>79%t01TN)YnIdH!b}Wv{F|#=R^K1{TstBV
z`aHq2ZdrSnNi-&Y82C|?3#G|U@<|m%W+k5QB{rP_&4KRNPx@=geIoV)E`gC#Lu>hm
z6aA48w0R<Y{FlkSL%a8RXJu`x4yz4~0qphHv#kq+?Jrld_peWu;6W{J&&`fEba)X}
z^g!c59`hD^YDc;q*jw<WpOHHA%JYzS#YK?J*`$%}q^q#$?GC;k=ls|B%Jbt7+grbf
z{f#|Z?O$3=Nzp#;ZE|V>8J8z-dIdH;iT8g@pn9P#^2g0yA4&&az*UjOC{1Q>AOHJ*
zVf*GzY|e5N(`<xWGb&mwFmL65wQnyfvNUR#?fSz`<ieKLea+e{QhGh*c8~WhbL|2q
z=1%k)8+I4l-&!b$7SWmk{7Bo3zfhEjCkbXe<K5Q;o7|+BhcvzO{@b#EcW!>w+&4Wi
zvnRQ>HZlYH*S09fqtH^x&#ZbmTMzcF9o8NuwdU7-tHsfZ1+L1oM>6yJPie{5iPri0
z0~F6~4*uS{O~6=UO2l<I1~xTU@rAfZyM}ZqC=NoEA#XSW>`C+sDN=4~TRzOHVNL$2
z?A%;cKKUj8^4s?F%>#z5TZ9KWEgt#Rzn?h&W75t0(WIU0E9=j84hjf;oOHL#fTn%?
zT7zW;n3Udisd(_W`a2dT&m*Ni+I{l#yvjOBC$-DLxweV)idli9OelPG>rGWz(cqSP
z0PW`<d0pyv=1pL*F<8BNX0Svh-NB~uq_GubDX528bIyKgXS>0b07q(^t+HzI#rw)M
z+RmgHf-KF|e5y0dHRI_`@zJK>2NHyU0#3I0yvF>TsxaB3gqY9wH;`V1!*yx|#OO^U
zk0Yi9<Mxyg=G$8=eJk@fL0vLOHnms+uy|A~qGpmgyj>%qOAQI6{uR1=H+mw`sAKAW
ztovG~-23otRnKb&lA1px8#GURcKK|hSMeM_y;QNQQ?c(>PuWJa7uQk{h({Kd_@$uQ
z(q>LBsG_HytdFj(R~=M*^|3H<G2X2yl<sW5`E<S<R@0H>z5(RTPGU98BJJQ5la~kR
zd(^au82n~+tDcE6-9bZr83}S%1H8QfCqLLyrd9ofOR}(k=A_K+^fM-*$<NR#zSmn4
zBO-ls*Sks;&~M@oa@ErQ9tbEEdvjI<%aU)CvEqCYB|^d`0KtVk(sc1A%NdJEfVkhp
zzbmpZDG350>UX-KkVj~7{Wnp6eX!y#6&^ax?k3PzFLU|TY7x`}(NdT%g7n0;<rRkN
zrGQ5doP&baP6Q$b(IJor1r~+_DE4r`BgZ<ri=SoJ9%pOI3?;vPvK<$ssea!Ti#MGD
zc;+G!lXoyt_`MyQgD09!fajWZ>0hV6nsPYvxY+Ymc1iLJdT_QU_lFk1B^X5?^r}}_
zGxVt^FBLg)RYT4Bge)a4^cY_iR9un7he)GKBxou$i}1C<Oj8N6doA;=vWj9BnQ(JW
zQR-oph+g%SsQ!(@r~D`&&^bbnM?Y|8RBp-!BpJRb4woP@5E~gH{n%GeLY`dVC5Q0|
zb1LFCl&uTzPr7ZpCG$4T79=AoEryzYOcIbAVR0!<i<;#m(9=}{Ti`nwDx$CZp$7*Y
z%$Jw)W^*@84I0iSd#zi|rM*UP(5b8-2x8HK><e%2vD;Igym1S&=HI<4Y9`4F+z4^=
zAm<snJ+YTUv!(N{64x66Op>VjfRu<r5;!C~9Gt9R9}e`M-AdH@VjC^#!WjOb_<k&$
zJo&w3EwlG@aFw&uwdGs)FU!lBFFCrMuB*RYdn^weoAM;)bL)rki3J;DO66NF7lHKX
zO_a7<eBFhhy4IAg|E^wr`}f}u_9a7mX{Mf#2o_{bCht=-Sm+4IMa{q?^O+_nL~1{~
zEvve}B^H%yHpf#QN1@p8$d~nFJHM~T_{lGRw8;w2t84HOjby%HB?w;)eV<%7s?&^!
z33Xyix;r&6V;0ytd=tlQ1O5-56Z763js=zcqleRu)$3);ylr)A3ht_)iqy>I^TU6|
zcQkn(f)@ZyKQ0*DPssB?ocOKUC&NTjOFzSK3SK#RG3ykwy>-@+)4g4%*T*BfV0V_T
z6TQFx%v3bOGlYa0UFJ<X6kq??D(o*|x|p-~%CuDAg3ReL<2W#z@7PP>j%J|cHT`A(
z;n32FI%rPR$cu`R3mPCZIKvjG_fRbP6R;;7Xa6BTl}-Ci=FNfCp?2GO=3-3z?eRl4
z($Dz0%%Mu1NZM|_#<Q)hzOFyVwG8l%BIYWIjsSTf&Z+6$0A@c4@t2=R1<6@cyk`uj
zKob)h{0XDXax&v-$?8X(wK1<m-WcOLIaMfh0UHVY^Hbhpo)XLq-NiV0E>O{Fac6eQ
zaB_MJ&HvNIu$X#M(7S48A=GREAEQNww7ao2s6lea+VxjliLJH#UjWtr{rmlYKO_84
zvfs(~i(@|TIa<fX^q&}RT+^!gt%A~jc<3^lc%0tedVNcVGCg*+Wm!kjYjN}%)PwvN
z%_4i+5^k8E+*2#oR{2Ue>|+H)($6*z5RrT?0<^SdTpWR@3vwMnaJuogwd_v?NHyD-
zXd_RTpx-vKidlgQ2Z!b?3yaJ9Qj(L$fPRnL_O0f(zGi}B&W;Qw<ty}>0&{9fys0aL
z@(!x>8Wr%DT<I_xN86DI53Bn6mX=1dU+4&6w4q89u+k4&_>!cW!2&|W5yKZiZ=Xm^
zYMMWzN8FvPy_qIh4?vZ`$V)NnY#odzUm}|im+dwME~M!<3d;M8Kn7M##_c|$I(pj6
zZv`{uKs(Mg%_Q&a3gDVFPM3WMaN~)H{M_oh#@@|U)LA`XM*2Y=w*{|GxEcf%W(9;h
zJBcUU?VE=rJ&^mPpbGY-JCbX+Qs*gpm{Xb}DjO8=ecStnh$|68^h1c$5DEfw3{uza
z(tg<Vn<-^vWO?vR+aF{w9HZ|mtjy%C!sLZ1*J2==r3MmpM|=P%L6ka`q#JR!^%|UC
z`d}su?=SZnbDT-i4Rc3Ou#dl##?jX2QJ&QvdoMc7=%VCO|BkD=R{l!5?=wfqFEln3
zGl*WzsX54OBooE>CXxr>)9~G?!$!k3v_->dQ&iBMqZubKp_s|%A|N#{jf0B;XCs)q
z4_pQOa|I+b`M4vJiSV_mya8xDL-54R1LvnJc|HC#!LFhX&W$WH*3GB|zj2G&i{`)r
z?AVE=<Z~&Fh6dro<$AhBsr@09wCHG<_v0HgbeXq)f)LXXf8Ezrf7eXAYS(vmt!6WV
z10O#X`Ku!Wi&2gICB;uIYIP#EiK&Yan`<X885~kro|7Uz?qsPDXxJPJ7#4#h=!SCB
zd@ZJ5U%5Y83>&IkUVh74f88Ob7=9Qcp)a4m$f)rwX?V-aw7sa2(#Xsz85U$d02G~=
z2KCE|*L|ff{Mdh-5FmTM$1+^2dm(p0@k`VBH#uj5k8WRy?R=T4oBkK}W$=iBi2}_!
zY`zf&urtT-^}GR38a@@$o`FM)N!Wh=aIff%Tp=@I0b=}7{o))g(Vg_jZhKU(X7aR_
z!gDF*#KG@mnq^*zlLVq_95#bY@PfD;#yHIlgmZrkw{K00W`Z^}iBS{*1mgct{_!n+
za+Ikgo$kPzE!tS1yCD4Ko!qBQqMyo9;WUzu$WiT`{Ym@BxoLjlFaCpP8v2Cl>J~rj
z`GCU0;50VInpH6_A5`bR=K&oPZMSRbldN&^Hk4;w-uyUIH}k}bQ;BDV+$1{hNd_A8
zpm{1w)E7ll_ytQ!tjsr${LNw>6_$}HiNg`Gu_Txj2ts2ne{M{WPZPuo!V)>=rul`p
z+?zE+^g0f8wx|JkCVwz3rn#Gh)#t*PN8IFlti$qy=QX<e{Y$~m$>gk3mC4jkkD6d1
z@8la1!_)TXoqaybPRt(?flH(P%JpSsk-S2-8l-iHELlt{!~`ddamWORnb)S@w5#7R
z&~S0g74va_0+i^m@D>FYfT0}Oao`_h>ftc)O)o{Z$H|AU$agQ7i<mD2h{MridxzJm
zIjqdBk_}?~HbU+~EG91z!-gL5ae5p=>IM>ssxIJ+$=o0$C713^A}p4Mt{X4_Pgp)n
zF`7>2<;CP(&;LImQU#HPK`LJrRImM)4|40eO!lOBeq_6F-N`s*=aGHv@4jjt9n40z
z`38O_e9TCi4oI)}nVy{Lj@H_RvyFA&uxsM))62TtXnT{A7OczryCDB&v%fk@L7rhN
zmT#C&P7^<zo9W)~qL(C0BPHJp0MyjTLdn#0H{~=V$*gpY>+JZ=JI0<<7^R8(p;_wg
z_`lE9jb|R}`tC)`$jkq};B@=zvNUX95YumWE=~HB-dSBZhc-9q!R$+L&xZe{ygPiQ
z6-RASGYRi^aD9!8?@cJo@18R-G14QGU$Jp@uUBrkzg#)_;!f#F{3gN7KJDYo8q+9s
zGH(<{kwP)hj2iQ`;>j*@S0|~sE<v|fg4UL#%#W~`v<3$;=JtlLrNCzuhEAVn29o{D
zIbjkqFu%4j@ci<V?;!YLQR4|~@Ui*dqrglCpxoMu=9^*1fT#LM5=}dBzoEmqub8p2
z5tA1v6WzUX=r<NT_q$PR;4W##r@n|HS)!vXaiIoj#>WCaOG74W2=q9LYL~AGhzTrl
zESDc`%eHaI_nE`IF3E(52wY3_i=wzyoTomLu{|mM*>UzgfM>YJBk*<VGf1k0Es_Dl
zGz%cK%}wm&Ow>(W9dZ<*8)CYWP|aL4{TE;F3g{dY75CAU+x0MM-&yXfZ?V2o6_!x9
zrt#Gf(N7s<Pnb3ZVf72i_|pl3p~s#r7UkzsE{-J58<qlqnW%KXhsB?vk=x3gC9e!j
zbd2<LOpMfwj2?acZld|M-hm5&R?W_WaiGfHZP=mx`VO%NL|Y4Qh$1w1kbuD14{Y;V
zcxU2l6aVsWSrW|5($h_2q#t>+iddQys&xctg#Ptht={&^aS0aN3P^PZ?O|cCn&z?o
zMVIV#Mn;0B0B%V}*l}m)u-*0C!hj=&l~GR_4AYb6wx8{G@d4Hnj=BuC{cdP)KiRls
zy3!hfJ<xDhjCpjS_Uv8BRDvM(0kOH-G{zJuB!JI$*xXnVy=RI0?2W$8KBP1&Ndl)}
zzk<z^QT8|nrE~eH@jsH~#x}{YpNC(%R6ec&ECk*;_^Zh~K%a?Pgb9xxe)<iT$h_4O
z%lsT>A;z+}N(~UdqM#O||B2mSeaNlKtMv5Lsci>)7<@O{F5ECsnPoIIc-hE9Sso%~
zA3sd>pqxy6knv&K8_>^FwpF&^Kw(l7Aqs9-hq&?qVF^K<G#ea>`F0cU%D)ntw;mdr
z;U4ql$V~RR?PR&MB`%@+smG4<+wqE@gwWHqU%TGkU%qRZaRXbR^}c3FTy^KpUy93-
z+IE$;D>tC*k&M=`@k_>5#05~cq0wiQ4g7vuz?`mIoJ~N&P*9tx)w5ysx`e{gI`A4U
zjs_A?<I$7^f4CP?K2R#aQkJ~s<>_DV^j4;U=Fql?Ny``^y1%CxS#!G7q@UaU7AA?|
z)O-47AGkX}TlzTz3X7#KN&*rXp5!Q*#S3xA8-IBUYN&(EGQ}6?zve6w!pA36p3*Zl
zTO%V>sukUF%@b2MRCCsOy>0(v50ib9zGj9ASYd`lj8$5|j#qm4GYk6rXjyUW3d;*&
zt{EYjSz$#oGj_+)i*W-3IT3Z{B{Eg{wiBB9T$1JGv}E!bTc6_(pOc*l{ET$OMA%;Y
zRxZ(Vkg{l31ZyO-*4}`_@c{CaD|RZ@Y0a_TSRFI&mk<{tg?%=}T9PQ<C?l$6<pH20
z(&$lKi9AbHG_w@X$+~pM&T4B|j@ax!tENr#J#E?}yT;19{3wAJru3W6#qe5!kL7{b
z8t?i!-$VvSsCE{El&w;5&IWTZmf$3Ga5-=(v~#tN%6O|`&LG%<Gbd~#zylcL<vx1)
zQEkjlB+?C(l3iS!ox+1PU)KYwDNPLc888fz-BpZPgye+n4>sKMuMWSmq#KVO&<qkd
zbF2(k=hFwOxKJI*`ffT0@RR(LV8{Ygs%dWNzq|?QbuP0#390(^<i>UW?n%q9n_K4e
zmOD-_lN08_n(DJ{shOF(M!vesMfwaWGf2|FE_YRKMDmCoF{!9r$4fejF@<@%;{ZWx
zj~oZq09<CTxUc%qC|R7~b=egY9HA$+GyUpaz~P_cvfdh`e4EQoPqG32wQucBQA>k{
z&Q&ODcP?_xPqv@A_Fny3A;9MZ=Hk3xlZ9&FVGrtjt%fN4J`4GmYyM8mq5y;LDdiDk
zR~q^zz_Pw*b1FM`KALmAWQ%m>coq%Hk0na4gV95#S&$`f`|9^c4{*B%cmF%BdSEqA
zjPx;}EDH<vYasv2OMc^YyoNnUsJb`}JtnUHlGFLZ%*}s^-W*jU+97PYW}a9Syk!TI
z20cp}+IVDo1mkQ&s4)8(rTiFBqGDrXG+h?l)#Q;yBlO&Qh;X>$1Un<df`5Rm0vo)}
zc#MW)Uzi7Ke`_V6B!GqL(C|_ZkQBBN3nkMAc2q8Yhiy=rf1E}P7K8NT3(OPq^ig~_
z_>s5u1LW+>2JFh$M&8fiGpt1S?-hUfdGYa26dWi1ujhyVemwc#A93FQ=YJ4*PP+WL
z$thYj8%MM@QjhbnKEF_T`^K49vhFI>WPa6QD(CC-9~CS&hjJCT)>t_gi$=W(dZPl)
z8m~l*vtEpC-HU#|zWSlOF^R+(I(<#<^+HsCt|KiJ%3Q8brb`C&XVR%NzsxG*`aAnw
z<v)KOs-!w|Q%!0os@A3B&~=zmjO=an<eHQjhi%ORBF;z8l9jI>R~S-!gGca%g~CFA
zY21LX1A6nen&tc-uuSahmPf&)JfsNgYq*6#gQUJ+Vx!Mz>!?0m7R@vv;Lv2e0sZj0
z)wUhgDN3b$^f#7pFT7i?!vWNXIuzbHuDz635pb^>!ggpXGhEwPW_5hs?>Q6%3*Fb|
z$S!R?;cGa8q&j+08|zMu@%u<G#g@P+M-&d|UZoq9mAz;aDfS;ikjx}NJhdZwH5Ljq
zhO6+FGP8(Tl%`oT0g74jpa#)=9fRT&3{~0Tl{&5QOWc)FagJr;s-ryVhvLP5@YWT@
zrC2=bVI@meZyQ{2d4|<lYBCcV17A64-|Om`+lg5f4KA!vO0w0PG9%`{(>=xWPVo6d
zx4jjiCB0?`<DbMJj%b497k^;&0D2ZHsTavzFQS!d0Ww+uyorgFT^x1j(4D1z#FI5i
z+GMFct6p-Avr=+Q(d&e+@no60)vl^R`1|ttmSo?=V&DNmVR_|>#k?29Zf`K#_;PZ>
z?qEvv=v;%kMsn}X(7Z)RKwEn#*IN{vwbZ-vU1_L+U=uJ!nKCU(lhj(3i%if;tKuX;
zv&>nF2;Aq_2`~Nhi4WjI9AIbik^y|qh39IwUG+<@=Q3I{BzO2Ap5}@7j9Qw!MuSf}
zyX_LC<Bx$U`&Leoy0c4>*YhE}3GUjjfZUEaK%A`$>!^)^p_O;*Cn5S%5BuhNOmRi|
zL96p+dV?8xU;`XJCAyI*KtL)qwDL-~KxoT!rvS+RDH2StojA=2j(Qx9;>qrsD|^1$
zUY2>(*6%UgUVGX8AqQQa+vqiEf8c_3i0Cv~-C{0Gd9;v?S}4C9V_*m$-7yi~37>DR
zxVqn5F8^hGR+DT}#}obli2u=a7Gk7M&G#@y9eO>{^}s^CvqYs|qC!j1fU*anwW)RZ
zhIOa&@BTHkzt8SAX@`Y}`3pZPR%CUn-W%e#&~{lPhHZ3zogcK)tKeRW_zzwmil#K%
zA(YD4s93#Ft&wqOZU;EnJTlIP_wbJr9trR-pNKiz6KfKgOUa34o=+Sk#ON#D1g%Yj
z5ky$1yIxJe{la?id$Jb)jsUWzhTR{9aomwBfr4LnEFNa&=X}D7G@J7~=3_n_sh9ZU
zMUb=Ip)FzbHbzs4*f_txID5x*t<%ynh+o3f;*IlfQoy2oYWu~VSm<yTs;D5z)5+PK
zfn6(I7sL(jr!_Ou(J<h);<TSL<3Pe6CX8pj<izno9CvkML0KhPfLtBb=IR(_1##ns
z&SzRe4C0e&0%W3rf}d1JAk4_~wj}gdHQCqdY=RX`N16=G-o^1EL?cB4<&-23>6>Ji
zy{G)FO{yDpjb@L7g!Y<5Or>QGrM-f4-Wz^TU45}BLMK@Ml4OKS7W+^wq3|NBhVDqx
zMiMA;F=+5eP=GMS=f2mqZRz-Yjl2E3dH01@P=1%&2phr9Q_MZ}*a?c}r4yWrX{ho<
zjw5>I`F3sgMuE#S2QMsf(ExrBFj@Oh4X@seGl29Xin+Ho*r7#bw<Pqr%{7hki<_z+
zkbIA9GOQI(0H(mw|G7j`-*uP{U*-s_wWk##zzV8R!?eP$dzH21mzaVmS$R1cHhn^a
zeA2p9;TB^XKCo_Lk^;40kd+vrByiyniIt@^9wQ-;SZc0Z+I(M_+acBC^}YMp*f<FF
zOlC#^HoanqpA8?rsXY@8s_3LVy>E-FZV6^*mWQsaN;H)t<@w*k<tUBqU4LMuN2lk4
z(?CRVuk1>&zGcWX3Hx*ryW-e@Cya3xSwcI8q^f1E0u{;yMFsY5XTXtSFP{8MU^F<J
zD_sCLG(TcsHB{m}VtckLGbgsaelfoG&rU0SP2Ne!I@ojiKX}xGGe>Si9H)Xjz~tC0
zk*m4{VJZJge)h`flFb(b35njt<7{QGx|O!3zd%O)$UH=AYMBv5nEq{Npkq;Geq|XF
z(EzW^g+>=5F-YIUprGt`hS(yM{cB~sq~OC<RovV9bfN$NhYJzOl;e?UeV#osKe<^=
zS8gSEwJ2C>z-h$HOeo8$qQ{gjkv?1hmdi+up>~jyz)<TUPK0E!_MRJ;o=YXya>oQ=
zJ{OtzLys9{ef<;tP}!A91f*KZO)o4!j}r<8r;G+;z7PEe&rc_F04#M*(x-(2d^8II
zldDl_4?QMVOuoYP)P}44>eR2sC$FT;XNMC8-<&~`RYhcN%M>*r*}WPm_UZeFqI4lv
z)(hDo)|^xt3hEuX2pFC7`DHp8V=t-9x9@ge8<B^9J!oYuMcQi9{1QGI!K<GRa$u$0
zTuj$$WKd9{;{5g|1fQaEnzihs_!nHX9st83O?pTC7+9(yK@hhUzd^_EGQYh>o7Z-C
z7G;grS3@2nm7`sb`z^oUg28Um{wIvj8f2d{8ZNZJN276P61$p$0IwQE*+>gfT8fH>
z71m6nR^L^*t~Ue=Tc^H>epx{uRng<lp<Ru1OmU2FOKDE~qB^Pl6<;5*gjjYDfSUZK
zJ#3cke?e%PDZrDDXB-bO^ZlSCN>rhylz+8&DJ`6P5ZX9t_0FcQq22LEmlKFs;SAG*
zain$so-lGUE50bGZ%1#GwL<OpO9y0Qr6~e_Hpq2FsY(N|jSIFK>Yj2Rcdl=uSQ4#E
z?PEyJ;Np~n^V9o3V&?+SkY2X9xN{+8Ezq2zBSc_Z;6@l5M$Z%<iN`?t*%xxF9@cg2
z-kH3z`oSvWFy5adgTIx3r*P$QfUgPkw{CRN+aCcVFRgYLfar5s4WEsgmkbz^CMlYS
z<W^w5Q7iE@L|@JIbhC9=joUAeV7;`Qs}0q&P11~c3y-we0*6>4GY>mo%@N17cWflL
zj^`4|QKRLeHrCuF+lO{fOJ{n-pIOc{d86Rvy2Z)enscvAYV~AlPz`*m%og<x9>MRO
zeoKh|33-%td>DiJ4uYJX1Mtu}>|BS+>3zaa<kJEV&9e!DVA;-d2uD;QvXK8<WJqXj
zW&qjLv_tetc@5DIZ*~h<{R5o!jhIurj~+F!J%mAEWQayHX5HtmYi+dHCR&P(^M{qq
z&jd;m7&W`7jm@4A0{>X=o`xl?nvS)fl4V%62CZ3!8RxnCm#*BOdjd}zBZ?et8|HXJ
zPv8eYU2s-(#`Bb*qtZ9$6+E)6+zu9xlg3k$16ZuK$6S`4zl==BWjxj<(@W|yx<9~F
zPX(5H%Et?1Df_7(nCo!#GECMfDZ4kHT3D^fh8;UjExusq(eq&u!Nf9!3#{y94PB!h
zrOVUNzj#A@%j|Y`#;>4z%QkDw1*yxK3?u%%tLdWd7`S|~SY6W>bgTdM@Je9jkC<mk
zD=)c=@C(Fi!9&_Za@8+Dx5J}t?Jhj49gE|a0a^kDx$K+KIVy4!!*ZU+$JFZD(N9rX
zppp+6C!?kJ8y;?s1~eQ6A3c02vcpZlZ=z<tc@^*`YCwou?}FUnBT+nm`#p|UnWz_F
zqz)>^cA~gMu9SrlA!T9=v4yfJJF0X5OiLh^p7%~{#+c6uX=eMe=Hk2i>YQvv&E}G9
z3_`;jJ!z*#sP2T*K@{dK@J2rv&?Lc(6f(xey_&S@=TyfOcokQ3@sTKxzAyD-sG`&)
z$k}1_bX!fS>9ODyGJ&rLmvw2x_HJH4e2v}tMEL(oR*5bI$<!Aw&!z<qvP35oJi{`?
z+Lz8$8F41tcrYTDZ)t%QVuZjQ6&k37P<evB#AIvisUhRt3rvl)d!?c=Fq{bWD4eL5
zj|{(5WLr-GnC+U69tS&IcyGHzOt`x6?`F&kMyo%BM>&~Sac6A{>R_dKljT1Kz4+;L
z5Qbe1om`L>u3Hr0J&#{sotfQsiqLZQzkb4qj~+ge%kDPn7^c;r55>dkZ@f|2_GLMO
zTSX+w2V+~7se?5he>kj+bU#&|vtabFtqFerxOsQEp8hAtSSe2@yX4u*LcEm&8T73{
z)7zBT!(ytQ{4rxOYE5{-{kz?y1E=SbM}l(!W{?MBKOdWIVRh`uflf0|<0V@kHmwSE
z)D&rPP1ThR6=CRZzAUvyx=p%S<uyp%*<*du?xuxW0(c%29kZ=29F3gWqQs1pDUyz=
zgJUzeO$;c&=hHLlG+mFII+L%P-sObsRywR*PxMxDoXsiQJXOOE5GW0?66?PJN659v
zte&t8&3o3=Hx+(_rOSaQp0c#}|N1$3MR@sV<D6>KruY6&)xnB~>~_&Lt*wLC-H>4E
z!GL`*En~wAQ=vhFxRoY9OzPvP!oI!6QU+wgX2grU?p&zP)QpA*&#C9g-(RD$*RxK(
zHnxq;vGjELn!UbRRQQ?cX2bwnogk1l*6vNc`*rOo9jzxLg&J(lS59e=Mdjf!CgX-K
zgm^vgMVRUIb=b|4_jU``W7?rn|8mSzs6tW$kR7RLVHS@lB7h)@?im%fhIcv+@)$u+
zTBm0~volrVqWpuSh4hk(l6TdO(O=_}b2&t!;$eiz&VV7<s{!H?6I0*}o6F^jhBt8&
zhb@6`N;x5~f`gw?xHwCYo`#K)XJRNMwkVEPhz1x(+u-jfL@4znzMwcdl~q^dG6l3H
zB2N9a*!QxI4z5`^O-Z0RqyEA7pFn_@62#Kv<|*q@XkLc?Wx&6T|6h)Q|7xQAf7hq}
zCtc&D=^uwii-+gKw)Q1iK%ne%-i6RB^Fx$N<qh*<Yk#MJ%Qo5lNg?JaChB;9p8m;x
zV|{CpYe%L_H$l=x0*&I$?+SwavaxoC_s%Wr|CR5XF>lc}zcu@bMWYY-4hj*ur3eh&
z0Y8Q<UDxNk9Hl_7peQHB(6<P(B;11%>TWOQ!uhcBW;thE{`{o!Y00|TUtz~Qf%<)x
z!Xy`upwIEonXaUp(Fb;^4tv~M_I1fvBLm?SE^k7F?Z37|rj#sDPdtS-LQNwRHSoxe
z+2zXRb%i=-QrWn?OKki5WR1{c;j864G0ybjZg<jL^TeD0aDV*JjN^4W?HX{~2^noJ
zgM%Z<KM+!*##u1gu@^OcQ$+UZ38}7i%~4fCr<~6O0#r|E4C|^~1hj}Hj7qdX#WhiH
z)EWFWOt%x_o<$pKr<&VCvD-e*YDyB!R!$}%Ryms|YyIwtP2=`0dje@iIUdGstvTdU
zhFw`m=B7)FGV;H{&JgY};|BSf3CQ#bkp(|#GyH~+P>u6bEXcWi(Noaf&0*<H)3Q6n
z5~IdDM-Ad>Dz;BIMY+V4e|1Szp|*a}DEvMD--t=_iWbnSEr1dMGz($)B4eg(j9=&?
zz-{K&5XpvjnS2wFab&fV+M{I^KQisx!8S2>4D2bR*lOH`(pj4}<~plUyE)Tej>eYy
zC1z!E!^(?}xe^uH&LzKdH%4PaW+@F1&OS)Ih)iY*5zR)jE>d=)h_~%6_cM%MB*jqA
zyid%{b^R75c%5Rz$`&TSao6eI-vFz9Cy$mnSxG$X^`sL?%UVD;LaaEpD9P52P4qG|
z@FkflxSl-8{JD>IiHu~H!BE&(%MV*D57bREVDLng&8IRSA<X{3{2h6X<X!*ur=yDd
zPPF9oG=Kfd#{*_(<I$uI6ju%$%HK^ldw*L0letlZ!eEQPpNyy;rY<e+^O*{%ikoRF
z-I?FMhLjd!w1aLP{9N)A%${&%6XyeY;wwuYnT)VJ3Tc5RmIEtnuHIe7L816*(NJ2_
zVhUv@#zZ28#e-D~sf+L%fz@`si`J@^Q<syK=6$PuiyX{}UOHmXC?O_ciEf1~6lzf`
z`dGSltHCmdClHOr`dmgMF+tkzYXY*IOqm^$X4-os=loB_FJ3?rlpX!;lmK8c8s2b2
zE$RJcbGpfrY^7=xnkO7jUW*NMEY1|P%o-Ttwx4_7_de_z`NaKrboO(VgfHV%9<98b
znOp}aXI9|=X!rcj=j+KFk(9z=u!)8#+Kj0Jj1W@MV?`1_`fVX!v|3*#dQ@wv#u9B$
zN~y*s&~wPiHSiQsqNBk<?MAZipx-DwQQkmnR3xEf3oQHe8Z1hc?5Ykj%6&vRZk2T;
zpW2CTv8lUO*jR1~v0o%T5s)Q3T59?m<72>0W#{U1=3&*B>0WKr!Cov*U4nH*Iag=?
z<Zy(+A`Nu;$0RdkiziN@si1VXDK2nA0y}m7hx9ldx^w!Wy5c_x6+JbYJ8{7l8jclC
z-k|28k)E&j)3aT80?ce+A@Kx(0x+m3B_;w1kMZ=E0?!R)%9tLCNdKFhV>D09_3t(^
zlr(TUx}WXa%{Gs1D1lNbYA{jlQ2p_z0#G{i={&vqTGg`fmU*ZCbF2TBN8_^Hw5lj_
z+S8nshJ@n!BBiu4=DQzt?#mAlmOKx*7V>1x;K7l%--8<C_8JpPHi={TZ+X-95<J%H
zC(lo!7~JJ27OdJEsx5@yHNs9l{eHT+U`8kQ)$l#hH^=HSGOMN*TfND+frmPu290Ly
zFfKLX)R`>|i?9%p#Lb$emjgO)>jE>Rrp9Qy9`IGBXd|WoPNr25wI?m<nPfhzZO_8T
zv^|6yyqQdbI2u)XZQl0u6~c)K^0_vYF;uFbWM9+X@BNXe3&t{thU(z$vrHgmJ~yb8
zwHh!u^i&7tzoU$nbGIA@CG~IHl_`W+xw|vV2}$zEd^SXaOYlxZ8m>JB8v+bh-Mfa$
z&k&P}4Bn8y%!y<KM(pV}X_RH|l1=%>qlq>tZkSyVAxm8W@SDlzE2SSZuqyM7knVe{
zySHyW82;rgwfi-<wAPALV+>E)todO^d>h~9`c(juz9g39Z`@Z1xH+;^<f-Zci;=)=
zp!Tg1nA#p8R+9FA;*t+g`=R&%W<!&Ae_2k$QpdK=_h37XyPOgtMc<wL^%<XMYhC!>
zx?Gs*MhoZ0*3yMEC<-yFu|-!BSr?$cY#Aeee=S$9;Q3;L-MiOP9E$YY{mpC=6tHf(
zdu9fw&(5%S554+SRZ!XWre|`>QOZhxV9-|AjI_bpg_T)1OG<p<R=fhXWKLxUAKzMe
zrch#HjDO>en@;!UTh{if{GqJ2KU~fOv+10LPeCT63i3i0hSel3%?UE)Z|z;%w6FYh
z9k5tGGLR97BQ|rB4$75(KOOrYJjL<(`H34pb*}7tD?tI2$Rb>_e+R`^<7>brD$gA%
zC*gZ^`Afryw3L2wVw6Bti$kKG3tryv=DjOhbM6=zx#pAzsi4<_0=f#Q#o4ys&Bc^%
z!(XN&AW)TUHRa2$dz;4MkMg1QlDmo$JX6a}7}9!=$A2J%wWbsOGzz*%5CC4RfzJ5j
zAtLsU0p1spteRv3l2;+j)=0^G(RZP_VJH`q!2c@br!?N%C25nRgQdE{560A?#nZ>X
z?hGK2kh#`n{}cJauTsp=(<4%V$9Y~|V}kzuf~okbm1}FGP|%OfQFq~ir5q2d#XA2J
z0YF@7<<ixkY@zn1wzIV$O=o9;9v||?>bH;iPYl}i+T(N{GFC<*rINg5=;Gd!<#jbh
zerPfaepS=`YE<-Tq~$ls<F!dQwWNd>4idnwioSx|mhf}V)PL8Ymi!JQy2~)<_Y;n%
zd1Q5;k5}uPUM$F0#dpuS>&++TqlSL4BLmUb){Opde5h}P`om!hFn+9;UxA+0l18zg
zU*?JDq5m@T+|M{~`LtT?3*vl#Vs^Z&HG1lD9|GW@R~{j?HWB}H>|O59?=W-mFGdg2
zyd?N|Qer@8WPWr)hp>#Z^3PWX9<}-v#VcUf%zI863vOi-13e9$wC_K>#WVjB@=~WY
z#S^N$JqglPlbtafeh$yt-_K9f{JEcBmS0?08eWun^XV-$(udK8^gAQJt<ko>3-hpC
z9JSg{dXuY%ViZ#Y7kW4V`*EYkzok^RRA|HF4<vYobr8WHUOaFm00{<#!RXw(|HUp?
zy;r~E^)Z6jivUcohaFuVyE;tVjQW$R!l!TxZ*(rb$Q2+C@(i7r{-|DujH~{EB9q`j
zhBMBLoaxxHER1|PdC6xcuG>3vFqI!o0)^WUnav77@zzdGmS|0d?HpgV#7>#vJu)s$
zt9YxM{a_~l(1v9ckh9Jow_*X3AYI7T-8E5+Dh`R#p48H45!3lRhAXP9G|7C#-qUB4
zBh4GM2z)^X8~?#e3tS>Lv)Z^?Q)^Z4hQ@N*6;s`6ZS><nYYZt$+V?rYgRzFE9g-2r
zgRX2-bYB7Dr!v{`rFC4XDkv%g_E$Diie8m7-#m0X-QL()a*K=3f7c>h!IYL2BXV2X
z`6aJxej^(=n=c%lz2g933SUsTBOlX$_o7|X)2pt!`lF3|@COz;{MdAzW(RXoqL}>y
zA-1z^_cxq^edV+j%j0rm6RX`sc821~)DOItlKl9}j1#!CBOkOINx7aR^e-~zcKWG^
z8XBYyGknl{G({wm*;GiK*#;r0cK#1u^d{efp5(KZXKvDsUmZqAek1<OQ_>*P(3fb%
z4X)IlYC)J5S1+e##w)%j_XYQOc$awiA7)tD%gW|CwZu4t79k-u^%)-%B_J2LHJO?r
z!D#sPxXHm*hvF3rXp7}r`N+xVC<TG9t%~kjHNivT+0r&Jw`<m35k|?%79*y*bRtuz
z!wj`S^LcmgR0@~hS^q|Y?u?+=HS5)bpx-zp`i_myWo}RZ70%!E?Nt6I>1gEC*i&`v
zXm#lFm%FymeB(|(#9ih~91CSEFdwyY)fzR;c0-dg>wWeJA(3cLH`-+LOR+gPeQwI#
zHY4M>k*=@Uion+Y^%{Es`y~ez1b}^aU`SY9g6t=K`zKzw_~Vc4*>LI-LZCs`#SII5
z{UZO+YH!{~sHLnvnDfo9f9W?y*|(=d@?8tEPo1w%HV&mF*L=$SPueSlk9zxK#_Z4y
zyQ0<5j+Bx_j-HrnuHSaSH605%4$IHkbI(tZQkvTY=`(Q7Ps_%Vg+$O&b!7lE`_7#f
zXX|a;Co{We2x8DH@=R0#^)HroJaS%-_ab9I7p%PJS~>D)nqa`85QV;Od#{;=Hqq0k
z-x4m~x-Ze^cTH93TgbLlH?;tXC^bBpWl+zsf!m6nHzbG77XMm?eypyKor=lgW!u4l
zIL#rOAS{Vf_Qju^ok`*IHVv;gx%Ov;N+>)uR@TrE-`Mo4A>QTTe#zgjVF0yrgRObv
zkdVIaEV6M8c$xcb7F-=$oa!acub@U*V?5o#`cNkbCW=p(n`6eJ#b|o#+8XKN<mv5Y
z%}0Sr;wJ4Kpk{IFLHHO@Daky4ri#!#FQFgR8q>sAmbk%_msw!M|A>PhW;033i-U|*
zs}CeE^w_WTjQCm2VBFj}=WpM9d$=f8?JpRZTQxo3a`pd5N%y}wF8(*-I$g#*dA0h6
zwT+dV2LyyGT|2e2Jztgh&gpLB6Le_h_$WY)ydO>`%i_4a-&5h=1^rgu>u=+RF8x$U
zT7LJ)p=x<mc`i_U)&V$d7QdM37OGv73qd+FY@Ht;&XENNuGLikD-ZguLR<GQxa$9|
z*uyC9MlpZ_>inL4b*wo2f(B2V2X5=0oEM9keQFs=8))3|$eX*LUD~m~MBUr{OKfxY
z3SwWy2_;&2U8m<Z8}xNTdnG~@q`2Xw(WH5C&$uO&P<d?WvlFwk{bq9B#^jIQF?0%P
z52X1ynA6hv^euX}cqkeu93dU-95rmAmHbM@`~`R!+)Ltx$y5D?KU#fS5M%gU{x~tp
zM?5k@SM!ue?bl+C1q^A=1BGV425ZL&Gy(}li`X^CRhq8#J&LG|a(V|j=cnLq4LrG(
z^=SKd-V)XPofvaqlyQiti>L2G)pcE>#U~weZQ?`-^sJcLvPd-C>*qS#PlFzTV2i`x
z!pVL%D)u6FPUG!!yle;4_w{f77^tdrDm<=E;%$)$QjdOBGdt_H_@vGaUre{jW!|z-
zz18_cB+M00?O%$x@}jCeI8W{=@5m41jzDI?Z-C9mw@rRpt<zK=MnF8gwf<Ku4=iW=
zXkw&v3{v{Q#)iiI5FwtEqM?aiRlc8krmto{rA$L)B$zD$J|Jxa`>(Bah&@k=oKHn;
za=LZwvH8v@EkPHE2%^`uf*$Zqn3iIsdTfN#zY_U)fMoK3kigmRHG^R^Fo>sh`o_+`
za<3}8b&Kb*e5*iqZpar;kjd6X;5;${32@5=RW*if;ds!|GH_+ic7iZNsBsSxmYs#4
zpgjFaby^TW(u|9+JWr7}Puj<$<@_MNZ;(i-x%oNDzx(E~IQmH{NIM%`k1w9ji{1OP
zbCw;qA=Mur1AbGm)chXt?~vEVUHIylw3LdusoH|WdSrO>dTwoh^vmB@DrC0Zttkfw
znc}t>IKQZ<Dt8_^<>2SIIt#P*PLZ_(AxbSlO=76s1A2y6!%&Joke(VTA^|{x*cV(C
z&IPA>d{DE*G_x@f6G6<GTw(JPQ)Lh!n9-v<#QP_6O8wVm6)(SQ&N>WdxAA7_(CKP(
z<8P#66=Px)KQud+se(y5v^A1)pgWZ~x~!mY8tqV4thwb=%(&Nd*Iv5wgt_}z>Pbe*
zl&tYU-~mEK-7;czN^@r+Swdt#G`9<OCK~4)LNu!)m;dZD@UNi3Lp7Y!TAB_UWuxw{
zn>!rm=>`+jbF$PS?GP?n6@uQ$AS;oDDh50wqg{VhWaj`)n1$Gqd-}cJY0(>g)K)S)
z$&t}X`u_J>z~BitV%NSGcanL4uWLps)N=5!<#qmltX~xwfSZ=?b9!o?VS36$Bn?^E
z3IHOvX#L4^0(6z?E=$eP7;4BqfL6mnN^p@0D$C|$rPztZm2o;5d2;Iy4-Q2w)c9-s
zf&;!bj4Y-SYNJ3p91iM2E}Ru8gh`1;BU!3vyJIu_fKS*dyAwq3-<S&3Zh1jzK4`2%
zCZkni2WR8n&v~~OSEoMqsqQR00`d?K&0K>+dC$D3YM!1rpIZEvdO`IEDQxL+ydbe0
zz-Rzpr~X6Y+)yFBO@F&sBhV<2Tjnusf)lyipW2nKc-iK{k)?sDwASf$GlvAy?*yfU
zvT+!f+mY^bU2`@~;4Vic6E#eW1srRqz!Y6TAAz9x)9^b*?-A%RR9gh_i13kN1hAqH
z_1*X;+(5Z8Fl6JPqGEC8i-u|wX0*N<_@moiWNJc3mwz|kOoYtp!<z5QcnSU9VGs(D
z^Vot+zu`{1!aD_IAi<v`@rx?huR*2tq}Ba+?6gU>78aWZEUrKaR_icoc$L>9obxoX
z-4Y~PXzr-O(|IyicW)B&<&FeFVjT0IZ>Xz??YfBMhXNTivgK5v_JlbJoYTQ|9M;fn
zENtH57DYP4+&||>A;hf*u%Dq*E6EF;)ZtBeGj!ZjGSqAINc_E1IwlC7NqsyAW!kHE
zmu*;vxjS~=51LM`+3J7^9fh1k69jFW{9{w%yG_~8(yt_Xmi2mP>wDG&4gad=p(2^U
zB)TzdqIloJv+aF)^y13V)x&~co_y?aPiWO$_)It&R(a@A9h4p7ry%w0_w1tHc#G87
zL?pdlV~sa>3ThYcj!=zN6~7oVQPS{V`u)VUp%%Hi$%p?WT<<MbPWdm_>-Y*aa&^gH
z%5plQn)G^aK|QvazgX-B&VTm$S+5_p33=>?{s*sV-DeYf=nYsFcZBi7q!b<>yYLna
zPC)w;3zD7zaEnU>!t?-xDVY_Rd6AM>c5Ig`@xXCLL>r-5A|LkcJ#PPk{u7kC*51`9
zV^aC6by_aZk6Rv~Yr4c$Fk~OL>GJH^9;US0$X;~HcAqPY6#Yog2qK`Op<87J(W8!8
z4*k;J)zaFT+P!p~VL8T+;yq*IB1EbmE1Q!JT*6<{8?UU$*-CF%nHV$kiTxMjfZ_#Q
zwExIxWr*x;2=l$is`o`_pyx^3n7bQtc=+gJ`G|6xb<&@($<br{l;}A6%z;URtg+!b
zQAkQ%s=UDb{B*Xq8I}`$rXe#;X=bx{np3yzIBw_7l>Se8+ZUmp|4`FUGqPG@qVPoz
zMG?rm@nBhb(^~surCCI}xk;??crkttk~8+(!H?J266_u969Y+$%bP^pvoo!BCU>I4
z>(uEPj`o+7%F+`*_bfd$FE7A##y#fzU@Sjd1QA<2g)+eSsn};PrXW94NhB1LOU*Xd
z@kOS*0`mi*%&HS1?1?=P#^+sry;og(U&;BmGfUo+m3%z^rlsFO_-FUYkfkc!O5)R6
ziImb929EwM`+<{3gYRhu$JO+Rv@jO{`k-w12VZziB?OB$!=U$h!j)DATRYa@)(`uR
zJ{o4Iwl(WkD|>}ynBY@|RA{S{Ivc;_GEuo}7_n6G{rUk&!;xvFXQiuDs>PMJX@~yc
zU`!VrSIg(GPFVK0kna#<=b+PqRgEXZQJ~|kX0>SkK0J#0>b&4-^D9YlIB9We<JZPq
zs||lENm3*C(6M0Mi=Bp5-H8VCXe_v{zAw9w<RH*dg`@b8%t723;5AvTBU*!ypIf><
z#j%{O$LyF_?Driufh5^M5G?>bpqJkoEiPiIJ~2w?y!=V-1xzuM*+ib@`-q?P%2hB)
zO=%~-kuLCD_EmvHg{8Y5&tuQyC2E9mdQObb_oTwEg9re&*mLDQryl>DT871Hndp~x
zsi<eGSfgEY;jiO@3Gh#af>QyKF+cbKYBE50w|m`+L@Le4#F>{<uP{l_AcAi*(%Cat
zP*xEIrTNn@mojTb>;z9)oiqR?1rlDiwX%sVao{X8-(ePvue6{PbEZsSc%h6jLfw#c
zF%GE_EL(i*`Cej5f(028Mx~|09*DM=4HvlvxNy!Ks-s!#K9o57D16V2y<Y#Wz>!<{
z5|)b^R!s3k+a^#`<Vr7Q8GUAKX0?9IMsEL4aq{1vcN2g99a?0Z=$*@p%RaBd7L+Un
zYDbiY9(E?Hfl~t=tb`gRBWes}|8ZBH^&TVuX_x*F_TDNej_}|6oZt}L-QAtw?k<B%
zg1fs15?lv|;6Av!y9IX(?oM#X&i~Zb);aIiyH{I#wR723Q`Obe-On?>uY97t2S^-y
zArXHx<Kx+@-%qDV{(QcBf=plc{0bfSe7C*6K8oPc{F>aMS@&!9S0VFs_;o1CA^Z7#
z%MB0PdY6Ji{SkrMe1Q%7wXoxIX3MpDq}CB+u(h!<8-*cJIUYrf;~*zErUWf+3~;Ah
zsk+Ey>A$?i@h()-?i8b*rwk7Z4A4yao9popz(LwSJ#lmN?Xbn3M0F{_@)3ttho<?u
zO)JkZMe5l;nLEX28dZ@7G^*Ve1_H^STFS{Ix|FUH2|8>oUyzb<nvi#Nb$G(@Brb>i
zggJ%*Flh85HFIb#RZG48ow6?!Ay)ssAtt1n5|nU%-2Zm|EZW_CrT3=x^xVvsWLdXv
zwx_b2Kg}amXIa4>-r(h^<0#+6aW_$Iuc>KI5*{5(Wo%Yb1wgTl$=`P3H*nnE-{jAA
z4{jR2{I-|Rh!_D68$9sXrEI6IfTa-9;=4i9sB6!X4#TeA`N6E_`!#UjET@_KAK=H;
zKLC><nfApS-Q@cN{iDd)R+eR)V@;;NvJt{M$03K4YI{9)g866eCf%d*^1cC`z2Gs*
zeG;4<U-{n(SqPP1>)MU_`K@wLq_ISB>&G!x2)U9!Wyn7G-t(Qp0bxg&<Sb*>>%qdG
zoQA{%gLknBgM)B*Q0EZ0whKL>94cXa#!uaqnr(Avf9lD!Gb{ecM361wcGV`5C+|5y
zK!CwGFW6O9E+R&|zJHV)X%_f@FR=FC9ijhQTAG;XxQz7&=Ua3tFUJ^}wC7$?wDV27
z$HxxisjNWqtuVNjY;P&(4k)@eP~*-&LMRo9ZCy7)Sm{y#C`-(ni-=;z0m258iC?f8
zpRqx-vHy!Ko+pk+3eovKcL<hx;yIY@7HvMcumm7`ApYFYLVGZXhWX1V6dyA-Ts+8n
zTt&m(uP;B&mP!Xe^OPs#g(Zw#Zm&dLd-~h`66SM@H9~v3ifco)r3<Eue=;ZMYV;ex
zK`cvx--|(CEHfW&HB!01qU^;T5|Gnwl>G;Y$-N5-JwMw-&%T+#))VkgbpwO1-wk>i
zcotR}-<P9@#DO#lMIM8FDz_udU)K2R32cA;I+KMJYI>%#P0c|n7rEufGe7eA>gT6o
z5vDv~9mQFI>k240e8#0vr!=ykAQmInj`gRM^s6rlvGE)>@EiWB__Lh5S{P2ZZSIrh
z7)4y(Ur{gGrLlcyf*2WtFRyN&#5L1ES?6JYD>w8I!8Rw?+<v6rZ41F!ED4!mN$3oA
zr|V2C-?*LhaBu>Yc;Zt;z57rOnikX|55ESVUgOdLG6;9dWPV}_t?jA8(49u)=&Dz~
z<~JwigLvHtp=?yq>w4Akt2{_3=tqqF6k$A(-*;~IFxFZXvX`5$pQc*YWxm_d-||@8
zG<HPkjLeIRENnNWuL*!FQ)#P1GQYq~<LGNF%+F1;umlJTnw?^u6OWKic-?ozwi`Pj
zDa;f!jL6VfG_$>D!3#ua6eku*dlv-}5cjOF-Ll~#5)##a>Lcd`Fwuz6P!YgDVW(Ia
z!Id=QZbR}rS)mt?mJ`Dl<`a%ear*u&pLb51wg2Fo$<S63xzQvQl-7*(g=46S$TOOi
zp;o9YnqsID0a|<l1`p$0)~*iQU*2<v<rJ_hq|1MmMXqpB@h|SM=0({;9cz=XAv6nj
z*tP!rrfWH8+=R^yRUBLbHq+EpAGQ-;?3y`87P&lmA<5_6AW={Kttj38C$CRgUNe2I
zD^xzacng1XHomH67{VQQF@2N~$R)1_&NI*9{{Ui?E#nhxJ87=CAun6GzwaTN6j3Lj
z*Gp6s%4AC+j04>(a7ta1!j8MQ7HQYt$Vzz6-v=28Q^pp{FniE#*{QYjpcOPLvyE=O
zY>znITi>=W^Vc`Sn>ZnF@Tb+3XMfuD>ahhHM+#1F<R<%x<i5QYPI+Nr?uH3o&SpK!
z!u&CFxy+Ncto0Q>2Ik9;9QO?MoG*jLtc5Zp$Nsp4jUhr(1>+&{%p6+4sSba3#KIdY
zMmcQ(9;tn2@-Mbp%Zgg%UvzxkZORIw!f;ALcw;ei6V8q0No6b(54<|YgyuP{Ecq;{
zb1iUFQy+M**Yxugt(T(U0ipsqsmk09W7Kn_`r7;ua3tLmoG`<jndh8+<=X7*WjnAe
zGwPdOY*mEL+`cmo5B+`apv&r;dRUL+;sh3VkPC_wsu?pPL&dtrokcjC(Gc-^futK{
zuvV;CIX5ZgiN%b;Z}Ea2kzet)tsCDKNy@$Z`pV$)0<qK-HOKtA;KiC>^?!E_jlEyt
zycSm91^R1S)z^XMzdiDf=1tCt@FM3t7Y|kQX0{+I-N_PXh2uQ@#TF}S;<m%q+{ZSv
zz$rQLKz_&}>AoO9O-uwcWT;eeq%IbZ?I5SfQvXcA)s5tyqUq$Mekp1s4;g5hmD}C;
zq$Y}ANIwS8Hlw;>Li}j?UcNRvzw24zgb`7;8RBDNbMC`OB5k?5vZ7oQHhM|yXh#&g
zMgZOHn&sh-<1!?quA$vO6$P>v!U7W8zveO;iu?Z>Ykq2IA1WQ<97AIELSwEQmJ~YM
z8=(MWqDB3P?EgI)QB&FCZ62d*XbogDqJRdeQ8qw9ks$ZrpxHnV(6Z|y4QpIDq;$2Q
z$vV8H8aQcuEq^3Ey$}l1DbsW@?eJq#{82u*e*@%D?rbjh>^}>L4If7;yVK*hVXz$6
zQrov0rKP$c2ZNfsa@L&=VmrLoAF|9FQneK2cDu~|gdHnsSWR2`($Y`}hyIjCoH$^u
zjUZ+a^?%;nQWQB8{`CkVppuy9>L;+AE3!r+6@|kez*~|COZidxf<p3W?)0lv|5CXl
zv`>5K;w5>|zT6Bv_Fz1H5iq-+<>mb6&~~i6o~7G>X9Y5m594q6vU)~dTpf<6OV6&@
zQg`2!Qr+Xe=D;8B)ZN(?qevwGg)w!0b;yF+6@>>14Rv+ZpfAPDOH#ml+48}MDpJ3(
zE6XWo3tzVwmlH9C)+RBH8jH4EjA~G$mkgy*f<oGhm!`I3&++oh@weYmLaZ9##%~{&
zNpvxj4&|I9R7TNx1zEyT)njILnwLmm0t1}GGGC$IJv_Zcr0Gk7Egy+HC!3N6olNxa
z$Le!Ngun@JNAP4F94T)K8az=%UhlD$MaO_MhGl`g5l<Ndxad<E<|k7@M)w|sEfwKU
zJ)GTCjzJ(vTgzrEmrIeh4L=2NrgdH8{nL5a>R2(8Ik(odxVjRJ?Qy}R7M%QkSy8r>
zf@x&Z#5q=%{<>3V7ajA~?$`k*33UY*4p5+B1Dk%fx7dW5pM==Jwz=EjY5i{q>~Ap$
zR-Qxu(PdHk9=<?y(FEfWZfW~0WGj75IPKTiA;-$g)Lq>AGm-$wdrw*OVPJj0#PSp4
zTBR`>k)pD^vSw;73wH{Ekgukys;tiAV)7zKwx8SBdJu!dts|cu>8|~PGCmiRjR^*K
z<f3FN!e!kM^l*ELd19#k2%~~Y&!y|78%q)L(ghc`*-oPIoJxp7REoyrPAobOc1m(p
zgyw^zS0#Iv7fp1pxo!KdH^;)0zENLR8E{f<!C{_<$M|;{xPRG^IFL2gC6*c=To$L|
ziJF}JSzZ`Rir*n>IjEz%xxHJwJ7icUj_2YV4MHo@85aKnk1_!Un+?bbg9ce){l~hy
z+89n9FWh%Yj!`E45g;p|1U=SDKvP}=)riG#UaDSEQJ8`O3&OBT+?N5-?{j1@Fxq~*
z6{kvH`>j<EDo&`tZ!6SF4F1|nOgu9Kv1rb`^@<ectI?(~Nywt9uByKxo)kJ?+B)<^
zrO^S&Ib<;yN$xvABy9MfG$kvb<oR%GYx(wu7NF3G-=@#+$o@S4y)2hJNDI_5XJm9)
z@US=q?<WFKf{?Yz+tf$vyTa$sF1X~pQOQmrlI@ePA9$?#*VF;$=t1#v)!<LVG&)Tm
zoRr0jQSuP9_A{LU4<pHC@XT}m_Ii@Ju$QsJTdXok;O>A>22P>B8>^t*!f+&s6xO^%
z+o|$MPFWlnS2l%VcO+Pw&PT%;d~1N<xv~>27)qE**r%?6V4DpqH(x5ps!}jnA!UBd
zO6bWFA=W#DhJ^7{p}$m;T>Ob2`?_x4F^Zr9Ty9YeF8U$Gr2dzx3g=54{<49s^-1}T
zZa;>(G*Ts?7WKX&KfLf|nPZ(O-u&+tVRIHb7YmMzlc+J9c+<n6BNLZFNS!#ES|fK7
zY*@Ci2Un*HO>_t|Sa-(bvTCI1PEfVTQyQ19#<O`ZAY3+Uz02;$=&Tvz>DS?XK4J9{
z4M&oT+>mrN)12n21BmPDS0PYEL6S)B1Yf-S3YSQ@_*UKr)A*gahL8YT?nS*LRUqsu
z!WdLYIAu0NQ;0z%g$NP8zckFuj8+U*uggaOuw{BWov5Xu1IyQ5zpA0BaN@vI$MC!}
zHOOhNuzz`pm64uv;3<{_37@kqb27k)2Rj87ILHyvJCg{O2wZoy=uGt!<ux)EsO0>8
zMli0X%`R@L5G*MShnPPsk9oD873s)(yh}13+>-5V6DJ~BNYx~uDfm|1eB|rsu(|RI
z?SDz~c$37YvqaQT=DKP>Ou?0%F9+$~E2^p<-?@hLT`-e)s7N$rQs-o+=49_BceG0w
zwcf#y?zyost@M2p;vM6^p-N^2qD36lWhijc<CI;N<rC^<hy7Lt4LGM9YA2NC>;L)n
zDFH>C?)Gg&ZhQavTHEQ6=T?v+;SwpQcj7`h7H)mg!i!X-J`PDzI;JL!u`*DVPLD*{
zUUOkavx=0*Ceh%s#5QEI5j6ZvGx5qgU<Z2us+rdx`P^xPxl?QjfU=f|+oQr7q>#?H
zASdt;-l#!d@v;G!j)Vlua}RmL0(_cOKEa<7+;|nSCpWet<FcX2hMir6hY#%Bv<d|<
zyFaxnAhXc0;KDo1O6G$Y3H6cOV+)VovRRxbiPo|*fRMsz=wQ;&@Hd@TNY;`5!RY_N
z2w2I3gMIIQx41Zs!otGLxuCVMppc+BKi?b6JU`7{SvP>pQEq8T0TicR-%KQx)skjD
zhlFK7ssQ*55lOH-wetw|yj(dZ1M^@o0ICS&3?QKXgBq#g^_=jAzn-B#$*a2GW03iR
zSX5e$-#!`V8%rCx#*ZnK^O*=VtfD>>x|b2&hPl2b>gxC>ZkJTG^EzG27AY+Jg>`)3
z4!TU`AK;4S+<4uCCuO-U%PF3KqLFL73GN4cBnfH&{{8Gf0IJ_L-N&tg*+0M$DFnfE
z9<=@saK>}#_0I7q+AR8lR+M|K<_G@|@RM`o{V?cdak*z_IuPa`U`x?H=xuLP^gaId
z@ny;nQd+4LFntmK5qh@$|9|2CgR8V8*OM{b+g2Qh{mfQ7Fn&gu@pU6XieTzH$md#p
z013*+$^u9Xg6|@;eE+ScdmFF__#5*NK>k<s>*?5I_5;SMnqS5@4Vy%EvJ4IY{A2>W
zES2SzL+(nJ6JDn$?s4xGOF5*eXx9sOZG6_!`S0~c1rJXE%>4Z5Y%Akgg_a{yEiwWC
zWx%m#&53sXQINsms*u}yUn8#cu=3M$yn13>iE@_T>T|S1)0QX7+}5LQwudY?Cv#%!
zM|3{<%%7+Q!cYkT%~$E!(*G*1{NEAnq;(EUJni|0w|WbM<5{0ZJ&x2Evy4W(A1o(N
zh9lYhCK#^@%HU}tph3dv4hmI4h>i#Zked@D_aop;$r?Le{R7f{QUB4h#O~o*$&6?a
zO{$gh&1GodGsY7YB$=Zp{J-?LE#m?`7<)Nu8OM9k#c>&XH_*i)zS~*qi>nCTnEge+
zT<~GRT3Z`Napme=J_MjrN-Aq(EwaX!WqrV?2$&NmUf{Ipn2R(A6|T=3a+<2_-`~HY
zy@VT|wmp`NWybT!HhUeekACxF-5Q;{R3JoJEgH7uz`>X|uXDacW>v-06}b#4iEFO^
zep<#zQ&L`9US6D-!$232qvwc+8)9a|cQQsG3j>9OSyh}83I$ytuz+42aViN;m`oVr
z3$JpmQXfROmKG<#rzUiP2@R2z9%1=$Zrqu?eBqJCg`J$BwO=nNX|q>4?f6zi(2V`%
z{UUawW4Jm8GW<16zFj)xh?E2-*uVrT8Dcv}hU0p@;=V-VydsnhGEQ+t{Lv(H6PuMl
z0D!@g42e|GKvq&6dPQ!$W?7>yLrofVT(=4+u}kqPc`GC4#bPrg#`d+>0q9kYp&wg<
zq9n3ywHZ-sYlH%$<XeK;rTq2Vh@=LB%N^r|pXJ4~(ku_}#>82)*ypro&CPOX#P@9Q
zOI_9+A9(D#8r(f0T}j#&v;--1%LRhz&<*4{UnZkse#c`-s958y8%g{6GexV>$WTLX
z{V2(7bku^QpTti1giM5ABNv~zV9;G*xp=YJ02+rlIA-HFbl>|{(!m}z<tqy}JNucT
zR4f>brDU4gYiCwTTI#c!Q%EB$(#l^R1J#VW_;@y|cjA05_9F|M&59in6X4WrZa)1`
zPxaKHF^iqn-|X~iw(~Z(o?Q%;gH;M><*tG9PU;gUur!8<aa=}A22=#$gHz&fT<-gP
zTYpiyY&hDOyU86`s@fQ8i5lFOEUoEJt=T(JC3V!}IV|^wNB)H9TNhU&HT|91xMgD>
z^W(j$m$UNz$gz^AR(B=+Ljb`Bj6Y(f5JrR=LfY@Zqf><1!ngfj_L@41EIOrOwVo`@
z&aJ4Ss8q?#=kh{6F+yWp)%fMs2^cd9IsPdaKWbm=af9HX80{M|cqN~hQ8a0Id8?TN
zgnS%Ye#KvuK=BNX{6MaouR?{RNgv++8*h6UJHEALRCU32pjN!Nm^|?-;XsiBplOiN
zM`xIZ3~OY-RMm_~b}A%?y}$s2-W`%s=pS-i+F!0Yd$aP|WBm{((7@Mt=8`m)*-NNY
z!X?;Jn^D=#M3zxpXlq}Ef(zutPENsT<i2U<<Cn25w`G`4jViD<XYK8_e)u>PUOV00
zebN2a8sC=z)GDeVZL(N6CFRFcmq$MVang^*&JM447aB;EBMHiUP~uh>(S|j`#gqh>
zkGG)9oiN?1vV|0#bnPsK(Q^t`H1h`Tp60Z#%#2!1I{tb%>(z3|l(RmD&OBj%^(6)^
zAJ_#=nbkGkE{va+yYe11g4W$@H>tE04H$M)iqzLac##W*+v76nt5wsmW`QSYFiS(>
zv6Sq9Oe}SUmwEpC<A8O1{SDHs-aSs9Ide$tQ-n3FgN9>~SE3mdl9^i4Y^edQ3}lv(
z5j{<RrR#3R^J+=M$kQ##SfT#|&B0AZF3NW8UO;0W#cfHGB36?F|Lm*yAgg&UvO4q+
zfV`y}$(V^ADVvfH&ceygfAuk|Dl8j5q9<g|rrP6_OG$1{Qs(hzUzEWuK(LU^j?ZWb
zG-%~?NRyV9H+LqbgRyZ?Z_)}=C^T#5oNZFiP!N2tpLUBLXpd{{gQ-B{kRgB}WWWE4
zuO3Vu^N^<Jl#|}?*#4G2<;kZavR&N!#7jGqS2^wQi)ySHvK(0XjyRdo?}G;=Tk142
z&YBxn)=nE(40ME?d5GOPuUPI-XQy;haUVW#;<+Q&6gGZOVArGJER1+jvFmVt`Ao8s
z$~}+%gDX<0x9j)tqh;8x4bCNR_9q+cuk~!E*=l((WoouFDV7y!1<44a_a)Pnn?UZY
z>h2z%)Rp^t?xrucRr5Ld8y!iWmaaYskCwo*hA&Q}RCM(>{M(JGkwr2UIrWixKTtX8
zXi*QlwuHO+n~w{^SpKx3QpOfUVM||YD#+`|ZwcGp7ce`DEp@{O`!udKjTxkQ+L7m#
zd!qgxJmazGi{U{^+RzI^3yN@Ee0u5GdpT*jKOD$)ak0Ulkz<(2sxApZ{z=@Z$Ecu?
z=^N1rbWa*gaZi#NmmH$jlo{hzDSegu^5*A44MN1VrnX2?7KaHzE2I2D+IU>g#8gJ_
z9}m4Sq=i6nGm?*N$&Hk6cAaAF&Jrw%A*K~=LvFC?k$J{Rn7MppEZQ<%HRI!aHm5bB
zj5Wqp=_1jdBjHqx?y46_{VvjD;$cbo1KGoY4h(uWx|6gv^`f;iEs@cOjx7d<<Z@_J
zMSs>wD+mEsut=&>Ck<%orrUbg=;;u?{}h%`RHTsta&Q~}&P{uSZXRiu$)AmQ=g5F+
zg5m(EdH;Bzpp?<5XT)FOlN0q`|D4*yEG>%B4}#T&@;)KMLY=WK3WM>`6fAVnwz^I6
zQCKA@DKp(M@3|->k&C_u*c`nOy`pIsk`UbM2*!6eFKhm(e>NP%(Hv8u9p0t-F<)=l
zqL-%>gAXH}efA9sWL=U|Iq;Amv!;||CpAvfbZy_=w6ESDWmguW5W-Q)Tm^y5X)Me!
z&3$9HiD4|7pT;f&B%TG!*eE108JE#{J7q6-@m;D4=dvZ$Y~Y}nfT|ObZ7P3AESyJC
zhGoXV#^D!0D^M1Eb~%rXE3p((Rq%BhXO4`nRL~{0jf%+0LGtxpEy=WPzWEtNztEY)
zHLl-_YxW`Xce%YeC`uTo)AtCO-G|w7b^I!D^y6qKs(2`1KdS{x4~U#RRqqN+nSz7+
zvQu4FT3cv?aT=4OA1)P45x3`8Yrl>x7`repEkr5X?gi*iT=16QQP$uB;E$;xS|UZ+
zXe@T}E#rYCqGGXdFn(6oFI+AtV_QLm2bWVe0;Wf&L0yjvn>brUGR<i&9=s+Tt6u`*
zTiYL<#iOgra5`lDAQ2S9K{QfDBJQSi;r2x~8tgeur4({$?pa2;m6O0%(N@w!hZ0<a
z><ni7Q$UCs6+oQZol;&rA5ejWp&u7E`>rxwH%_2nnBh%)SUB<h!lX8IR^;jRCe7(B
z@s#!DIeImh+{KU1<NokzjbJivV8R|LqqbuLI$`?4P;hCY>-Y{r0-lLe8vau<JS*1v
zGIUFhnQr=xk<1PE<E@H!dsGl^*ec8p5eg^ysZ3!^K}J2MB*LhpkEd+(Q=*>!=N;Y~
zACIES{wCx3l)JK0LS$01TJ~qEw!2)`K#g7AQUe<8ouW`D4=Z(hu)XG3MpQFNR%0De
zU<;L8vRy&zL5tKXQfsH#BX#B6k2E|?Kd*+d`rDFql*RJ6_rD$G*k6sNu;a*&5fE;v
zgao8J4L^5{n-RAcU<01Ny1X}?o#4IIcEg=JMUpTzwlCK_7{P6C2~IqTSk=OkO7t);
zX0?|@6zt(KrIwe2bFrE+s};PJ_kM0H0H5}JGi2LLpU-h+h&;-}wk4oG<61K2an(@=
z|6X)pkkUU<Ka|VIidZmItyV~aRP^v5(SM;IQc=YW;8j^QPzkqiI3>oxz{JNMGXUmM
z>FA7uZEZ8eX>cNtqU0F}!5eG)ksBSjLcV^*R_*^ywfbMZhNn6I06D1t0GobfJ4)W~
zH7R9-11nukjm>bUzVhZFz8B>>Eqv8S)kBB{7Kt{uJg@qx0zbPm%3~70(4Uw1zqUGf
z3Z}J&8LU7z6~{D;sH@RnO5)p+@#x`~-`cW|!dD8u-nhY?)xFX-zZ%U;WyM`N+3;(K
zTN4sxtTJ-RTBCpYGggiQj1aK*J4Q3KKKozK?|*-wnFOMJ{sVZbTo_MWeiZr_OTCg-
ze4F(o{^D~8Qn2?t8oFc_*#z~FKy$>UDphmw7gXlKIW>j?-|Xx)UgsQe>8uW>o+RM*
zTV$aASQJ`sDKmR#GpFcZFD&dWO9ge@Wq7$vZrqH+on)EW!FFJP6pBu`om0j8lp<NE
zONVwwOn!JYdUdj$l^gx1w8rGWvCig=b(muN)fNu82#}PFdE<C9!R_q@gbMoJ3AkRV
zJ{gqKNQnE}tHvko7acSy!zW#i=xZ0X<yNUWx_i=4MGYJPWKy~c##8}W((i~LYVP(}
z=`zoSV8)@q-LPmHBPpjKjiosaRk@Ro1^j5g(9+l0R|4cMOt%FtmcTECnR4B;lrp2T
zlb8Y;%++!=;gZif`J&cW?^!)I)HSQ?S!k^`1<8GaW_G4I3O<X#NgOrkqtZlRA4PIN
zz}Q><^jpUClB>zB6Sv+aZ`lj+0A-tOv3vWnMlB2pH7eCa355BYr4%K8+~U6&SugCf
zhz~ng$a8zPQ!JJC50K&zed|^6s?zqoDTD>JKe_9PBaAH9m30X|)*Uhna42~%;Wc@F
z$>yRw1^D;9{~#^PeTIwx`h$H9%E|U(a#8%2vg)|f(GqoqT1HV4n;-0e5UPa$n!U83
z<9nBUo0kQxKqv~Z1I%c%Gq^CH^k_S$MLmHdNC2}=$GD;RH@A!BzEE0jr3GFH1-Db^
z?EA5=yo)E6TrBvdp5fr=`NhMbXZ(zAyW_FQ4{e`rl%z_2xs5GFcs1=AYf1Q<WGCZe
z6P=;^((Rc_RsXpV=RTOpj=W&h5x==fW@l7G6Uo;5Ru3Gm?@cHhDaZfafucQZX-QcE
zVbFe|q*U8BmlbDTLj{1-d!i&TYUyvwQ=0dO>uzr`-H+h}l4sxipB~zFDmC(tfY%!L
z;O$L|`VK*4_N<A|a4L}XJ$958th9t$zQCmO_4fXPB#^Q4=cgDITrD_$;2v`r1gd5$
zL;m-&LbFxm%auw64}YgV(8=hhD)fSCPGO1a72H-7B}`R2dt(#|5K}@b9+Vf;A1rq_
zKR5V&)7}f|FwVWFCh;{uwC};=GV;U3idJ{ZC~{P1SMv!+gflMdQ))b-Y}$zWGpDY<
zt7VzX-wcPEANH~8uVDjS+<!5CF#nFKd&SgqLIK2m?(p6xWe9L(i<J1o)EzPo>P}qU
zvlFu`VlCLD%$$)knv*deS69iLC$|OES9u@ji<r-4<Hev}pObc057<vOZx!bFKb(&`
zDs8R2A{%+$L|a%EZ%j+A2L@E=C9HQec<i6naw?{kjhP$H%*<;o>nulQo?F0#u6H$9
zY*VyvvRvshYfoUip1L4r!|4Ag_*yTCR2eK$Cj$fGb{;_ciF^kMdO1}Z6WLJU_$YGD
z;LWU+mr4USQm$Ax!33M9H>Ikpq@8Eg8|zQ+j|=><g&8A<w))_LB=XhC=J`$RRb&tU
zTL;2PW}gkS^O!hUwxp8k?7*?2k}-)C9`Cix^ce>J?ya`KONXos2S?LPnmnd_+Q^h-
z?+LoFEdel<Ow}%mIxd8O%FClqQMW-6cjW-0jg7VT!2T*OfOJZTNR7!52B_yk#<Q<c
zb^JYfsl+;Q9^1BZ-+|`TpEW}GjI_bx*l&~(9T)%k$Ewe-Fjm6@8MB5g*V%~#d2q##
zYcodkOn!?bEv?hbuLoI1nXG0FnZNgZ<%NXFz%(}NhOwd{AH+d&5vSM)4MNtHxB^d=
zQtQ83s#+$9XIF6+D;nftY}7J`OK#+0KqeS<5I9BBRI5Nk&0`8LFUvrS&3-&AMm&mo
zRN3gC+t<L{{yHH8JEj)uf=N><5WYGgp?sc>7;Ib$X`d%i^Mx7n@YYRu%;rmkhpV!@
zhiw?o7&EG?|BFD*(w4av2puRw__YdFP;PXX;~*}<h(f*AGtQGg@5J{#t*u4oVI$ik
za!O~sW2E+D08O#=kr4PG<5|ek&V_F;V}{kVR~BM5xesf9C#A$bf;o0>Hi_%i!VBW|
zAHkWb#C0*0gEb3I<B-x`!H!WlzD=>XE}X&X$d1d2Vy>o)GS^<$XCSqV_2!zD<S{32
zPGJlVtpeKw!}@-iTj2T}EA@<y&VQdKw!AbBe|iKG+lTUgBrB_Oi*J~CBRk!Lj6Bos
zeGh4t1{vB~U#^*b-r|A%{{Xd*lE&jVFh`@y%Ox-Uu8rtRntP=+MbT6`M2d=%G)jm-
z9i+O5300*z#L{?uj4}p17~?<jP7$;q-i&W<n3=fw<YZaSZ;|j9XTx#>jNZZgI8be(
zU-#ydKNBm|^+#gM_fuPAvVX>{&qJyxyZh*Ay!@?Sy(rRiI=$~(izFzkQJ6va@S>;C
z6e{zQj8PN{9{vZ|`5+7ND3--qd`SS+y5_k87Eta}M8#ku><qF3L`62ZOT0almXDSo
zLw6c{fEeXjxz<bNnk0kEeQRr151ENWWsdR)c)7suHmRcp-uNqFsLcg&>UniWXB%8G
zI212FZ&+4QhsXSGY21$Slu=vXJ1;6TGt)QH0xW~L8&;wl=lQCrxJn!M=xkt};yk2?
zXKIa3&y8Qv&_Kx;WxFt1IkeCq1)ed;ApR9B2Kb~QFPZ>=lIJOg#;DG9^b9h7D+3{%
z)^k7m`hI(}3`cT9uhzs<r-9MJ@t|+DJ&^zCXO2l$2C6cb!^|lpsw9zfRCqs!CbO}U
zP<bzFhrFPseFDS#nyIVp7>R$yu211+@Njq?<Ouuvw5YIensOlmoL93(5hIVml{<aR
zRr{(*V3OEtaebCvQc$#E5Z1(74UZRH@j;jS+ltErJ?5`oO{msMfuy9OU=jK}8%R1b
z#c-m*4QDbfiYCP3d-g0Kae`b6sQ+Y(nM@sz4nFgt2kY`+ZeH9}5+*LReu|s}P}k9B
z#(Mt)AkZn4m6rnXZo@n31ExDfW4|36N25d(g_8X&Vj@nFATMW?==S8kQ5I@yiY|tx
zXHtsv&{+@;u0C9(5+~{N<My0!{e<(>pZlXWpDI4_c$cStboOWRcViqf#^?DwiSJ;M
zH3lXq=0o<mpX~)rHKWY-TKfM0(c5bxzm5;yh=&yEoEIN>EQy}NwpaY@M5U#H8rWt@
z-j2Umv{4hqGWow%mlgHz+ZJ&IBNKu&#)mPeW@uZ^+$qB+3bQxev!@zvg;7@Un+G&J
z!Y!;?iYXn10s|9UU}<kwqe+a}kT_<MY~KWv6g7<-r0#?w6)j&q0Mn?ivA@^-*LApE
zr!qHK_W;s~jW`mO{Z&LE$~a|}a>jSki%BzSmg}^N(VthLyp_Qj<z@IV{zEEEaoneg
z<$NeQW1?vo=Ua>0+0mJ&*+;kVOz9hx;liv2e5g=0E;_}Ynn-T0Iy1;O>$jaQS_+_G
zNS*sjhHk&0pRww`wO5BjH_Udy+O8yp%3%Pa+P?aV-6fNL=BIrDMX>U;hn-HwRH4dn
zN-vHO)AyLb0Q{cx=fH}mp_UIxf0E<ukybAfhAVs8&n{Yy`t<u7R-fu<$B*nhFFYmj
z<mG>kD$B0mXt9TXhe;w<vy`HaH}}tIxq5x%ym-6lHjt_%LK+@*Hg}*$kWd7e-QX{U
zR5HZ4H@Ibv&y72Pf6K7ajtW^by4px)qD=^!jJ(m|J$o+xdHAh)AnNRZgn!$HGNAM>
zFP*i%aQ16t(bT0)$Wqgd@Z|+KK09wZ&%r~(!mUcoX`bm*8e1|lqev=#u`KV@a*5s)
zqs%>puV)CHMNhSeD~POW#C4Hn3}crN`W~VoF(ur&#r0EcGZaY?32I@l$o7+}gMm6>
zirjYEo|hgi7Sa3Tm?oo+1w;4pXRHyMuft4VK;1H?24lwi5kJGy9eZn2$MxJ;tEY1U
zw;u$&3iU2T|7UUX|HumcXX68w`v~ZHka<P>2f*dB47zH+$n_z3H2nuC{oeKuFjr#o
z(&Mm%{{9hkGG$NpRBsTp2HD{2|9qV$ZG&BeY%E#h52o7!T`rYAoOp7oSF-8q?8t{N
zvsYtFO3SB@T2Pb)w1*l!V?1Uj;-i|82+VSt>)kU2zLZ2D6#0nhdTr)<RtdK@HbXuJ
zIi_tIv%`Zwq~OBzY-IAu!Sv*9C>u~Y_2HL$kIp@h?H{ks8&2l+`xCT?%%h(`@^WQi
z=!-_;a$cUub>#|$XV4Xvo4F8a3)DQnG4F1?cTpL*av@i&1gUSf@-Z*mXstZ2q>4iB
za!^XLuQYa6rVN$WL)Nxqk`T%HGePF^aoy5vH|d#0q+Fj^`N^`K;LD;|(PT0iX3{B9
zW&378!fWP*U-GYvRyPR)H+m5w+zlc_SLebc1G#;eVD(vR?>u2jzsF}@f45_{2;s3c
zpkPg%SG<i!i_ulpYUBn(PVt~aOtChneQe-LYKzT495{|A9OGeTafC!K&ITlpp63DN
zILPgU=XK)~J|_~;)9-6A+LR=s4YR>!2ZBJh#3t$*8hPj_*7CGRL2V-~#PJuRylyZZ
zDev1Hx_X9_Ajt62R*;(~dcc#=jJ`%*r3AS*SPZ7-S@DhJI6mX{u}FAXxzozATM)K+
z-9dO!WKBzXFstwhyj+Bxf@1i4r3_iBJ|g&=<)TNT@ZBR>MnDg7^G4_OCy%|S9BSWx
zfQIYF`Bu$c+neeyn(SViWUC_5kHL5CcgcLrOH8(=*F}h`*c<Q*NWykI#q`qj-pjc1
z>TexE$xaf7^+w+|-%BH^&SQ>ln1^8Dzdmv~#E!K%<D}qttOyteQXwV{3@I$6d&m{!
zbkUZLb~<o|?qgI+b)Wg2OkPWNx*kqYUT~afd~Ld+N?ZW!H&i5Pms21hAZYfN(wM(?
z2F&~5p5CSL&u8p9ylC9Qw)MRDP(-fg&>&(B7etDcd>z*KO#dka>GeZ@8>ySwf9XOr
zMJp>DZ{>c|p_YrtxTUn5fv@PP@||>Uqpj;*S&{UlDwNcOEh!7<d%o+S>`o9lMYN%U
z@s(fr@9r)8PSC^r8p+lvKkO`rtt7S0ClUO`wf5|HTZaB@F*45{%Ycf<w9J47g9*W%
zi6t(HB}Q6c;<rqLDoPDgirj%Xb~z+yxIP$-Ugw~Rpl6l8HP(tZ{{VHbT(9e!S<7^~
zuO^m`j`KBxj>NEVwl=n&&1)kX4r4d&k-y^c&GbFT1eXuU9ziUe)OL7=uPs-BR}D2>
z7lNYSCzg(d<jq=8<J2_d5tGzs!Nr~Im>g^RU{%e(@tXseH50$a*eLJNIEbp9J2PU`
z<h^I*F~@rc0O;N}yEgRbDoRP11nBU<6Rz|RWl>ZCc-IGbr?;rf^C7(9H-p`twskjW
ztAe$^-s6+e-e8yY9`9L6R9QDH{Rv#oED{_Z!_)0{3y;6dp;yq;Z?jfS=R)NZbuGLi
zHMmle<X<}p>C;o<2@;E#^WMmzLppNXdKx;z+uh*#{J#IjENwZ~JlO?_f2I;0Oj3#>
zl&nCnL?r&<FO}fI`4;)1wT&U@wdd%zPu8bAe7(5ix#i~Zhr#)^g{sq&?5p}k#3>nH
z3);<E)Ok0wE8F$z?$0Ij8y&W=0wNCUWY^rT&c`}8j~b@eL|bH6rNlPtREB&`O{wf)
zs*#PNKZ}AXbuyBde4CnUA`TCG&PUT0POFw7TY7tlf*azl6!1gQe-#yp2P7F|zak2f
zz<SWuBb-rEM+dOx{~U@<H-v*vklhayK9n`=wxFL3kKjIi7EM5VPabjk2iW~w4pA`w
z0WAE6ox1Se%GcrFnMdArvnp>suC88uejWS+DA4``G<G;Pk3WV6cohEEOZwmJe?i*C
zb8R0iH%?JvGq(+L@>4^xFh}GiQTA)54jFX^B6@fK#0Vwr*Z*z*7AeNNpjQbVB)<I^
z3YhHZs-A86zB{@(>0B1ddhVYBr+Q96?ylP7r0w6;WaQXV>5o5*ZIL}zAQL*39RUam
zjn^u@N$d1`h2*3s&b$2(n;znxp4t{u^hjzpHbZkZGW2}GS^o1gLUs4?QVt4?dS$Qh
zLFe|3D=%F`9gGJbB#P8L>3<a$G}(n771O#}w%YVbrF#xKlm~314h2)}(o^Lvb6CV3
zNgEMS2nN;BdqXOv#f9O0j0b}Jp81o~*@_IFztOWKj<&SOkU#kb&C+7S?sFI70?T^4
z+Kt*;j!!^w@vz~=MN&w~jVtZ=HnU=+iO9~(VnM;AyJyA*2WNs#h4m};`HfKDF%eP#
z_efyeTt;`{8*17TNt4EV94F(5HNn(X<>sno!QteJJ-)c#KRNUes5LHiD5T|V%G}&R
z4f=9m>{Mb~fbJ0S#W@?@9sB#qgsqR$uU+!K){D_vg&%}-)_WWyZdid|4&k-o@|biA
z+Y^=XPbCM5KgO?*>mICJzHvZTjQAdK7-&1jTt;Otu4QB{``TkVkhILb_a&`&r4fMG
z&H9!dKSf*O(q@)OOTf<Ul36^@r?*A1+V5XFHC%TMu53CuDljqg*-^-}bhS{!&UzuR
znpKyXXw-f#sWS3bdvay^gthM*<pO_xW<YlIe9N_iHdzyDK-TpkVpeM~?Ykp*X62CX
z=Z4b4(Hiq1h-FacWp~6&dskNWO0pP_A*~pj^b{!ZYf4^-oj#7-WJ}3)sN|@{5leqd
zPMZtE0p?G(;zlVI|LESse1T%ypG+F93Fx>Q!DrI9juTao36ubx>EFxS@-a`*5tZ_@
z-}#p;@oh{t+rAelLyff<7w!6M<5Cp+YeXsRoT{N<BkKiv^2CqBoP2b)DWZU>)GPP7
zA-R&o3|(Y&<se7DZl6EmCmuy*H!^t#V(=Al50Y~^|F@yce-2bLvlbaIlbM`+h(J94
zJER@hNgzbP2Z2a11akiVpNWmeYxHi(*4CW1qtQ<q+Nmv9=6Nj*Zw34JDNU*-$+66l
zxk0NT3q~4Gcq$p8w1h4x9A9<dLTjQ-(k59x#C%-(Qn%b*b@5uuY2aDkVfMhgo<^n)
z$^(~{4=u;@zy+Z(4Lm}|Vz*kAHe9Vf<HL-&v?8gxr=~Jy_<W6>sav{^_9c{ZE9@WC
z-}Kq<ne@YmQJsAq<>t(-57dC)VSLcNLvKaQrl(18wl;f#Y8TmmNmat>(pLr3L>nJf
zjz%w@+z3ccP`L=Q`-v|%!yPZ)cz_mxJU6;vUwy_XynIkdVsVbox73UZTlmhZAnfH=
zK?7xCzee;aY<UXlP)(T+;u3j7##%3{L~~3;G6lx^Q3?s+xy{tAYq^-ExZ_J5bze9m
z1sri|8vs<XdlX3ANa?liRfjBbL&IUR*jV<wUU#$2pxLfMhD@OGFaO{1MGc4ZkH0HC
zuW2<5Os@Fp)&~Rgs_9uwNfA>Vw^ZWP<&S}SASQ&Xsy$T#QecXXp$EpXCbhF6vknb#
zB69VsZh?T7decwOX;(BZNh%U#?0jxp+y#k-VPkf=IW;`i{!;QPB`8hGtl+|z+_R}?
zTu7g{a7Y=G<jA{W(A4a<;qI{MGId*0+{mwf4MNz7_Z0eZ8pNb=>(rjXrjUej5AV?9
zMK`-w^}l?i(E8EgFGl)Nwhn}?w(~{;<xz8uLpFVd#DR3tJMp;5Rj@WE#@wg4m)i!S
zHJ(eF-d7jXA#0FcJER4RN4VW_4bwVqMCNj3s3`*jX0=GLZD}078O#{>9JO`jIoM?F
zA$vM-!{K2n%PI5BC3%)IQg36PHYzU@@R{QefO!z0s${gKzp^gx;pd#FpI5<^02T^U
zE$=0k=Y}fDR!f7#f{(<3%o!xnH%zE~nZ6tD**$G_5(Oo7sl_K{r@pTi`xFRO+KJ4G
zKuc4rZ}cX$GA4ALa}U#(1>e7I1^jL=0O0FM-2*g=41bqSOp#M2f2_O-i~m}@yi1}<
zW0a6DCl#!++ZUprzO{i13U)d92z{2`dsJ#Az8X_aT^|oU&@t^@wfD{+|8u*zJ#wAg
z$hjy^bQu+Y<@9yB(dM8y%7>oOWp<t&iVoxHS5fYjAnz6%b63y9@7ed(IwzDS=7<vh
z&o-h(LPXy<P_^VhcyE&0`E#wp)p|pnofA`7q^7Nx0M4AhP>rnq@<>QfYQ+pOYWEc1
zK7jrmA13_A0{;MqsVl#|mL<aT^49(VXkHE@>)R%QO!WieaHmn7nqvk!oU#Qa;T$Zy
z2D+&VjBf?Z-^Qu~x*sOCCgl0zZTS$I9bIv3nk!Nf;=EfzbhJ}y`mZY_l_}*MGK&bL
zd+t=Jdgj~=S^Vm>U?9T&f{)#z*!CPM@JyqMyx5Viyd$mhb;R22aU1Bw%=@^uN)Jg*
znlchk$O{hFXCe>t7L$+tsh=qfyr3~>*BbOT*SsR&PfGRrP~Ws%ZA-IBoqI+F-Xh>H
z#4%QfkIiPIB?|c_HE+&4ZLyejt+Qd;dERLb?91Ya<OR!0cqg5`=Q%m4QU^E%otz7p
zO*=}9E<U^$7Ba$4%XM9J-Mk9o(0C}-J-fGr@qR@s;iaiW5RmRV8+`U?_fYJi?UoAi
zu3&O@UJ$l-E4rChh%G=!{-I8kAG?>zpjInV@gfGnLUN;?YE_s!mms`~E<StYK?CGY
zi(1(9HF)<zJstGHu{|aS-#Ndu6Yhi!9MJ!%&SKcB$|8y_|7~zJX{<|LUJ_QF$y1X4
zWcJ+@bM21$%7S*gjdBVFQO9EGRN?qyp^vGg(Nc$Tu>FxMl_|+lU0}n2H<CjQHHE+0
zn#bi91`41V%wV+55GZ-MoHy!$xge>UTo%N74@x4VCAGK5QZ-;EqE+TMT)-K+IgImd
zhm4{awhg3-rm*m+{T?qzi{nV@Wh~}+F#GxlwL(yTkf$zdS!jUq)R6Un!2EU#%QiK%
zRC*Z|2F+eg@&siYbqTv@)C?0AlN;Q7AELo<N!Q=zR<TR_l9u(M_b)DXerWCu#i`rt
z8QE8D>>W%F^GzydqDCl~u<+6>6rD|ri_C1hMfnA>2N~0dgsE?SE3jE|yS^(pJB!Qb
zsD&W`HFOFdmNzR#URguuC{v)djIGI<FPlBTwz$V6KucCkI}x&PvK%R6MTcDdnuAno
z8ax_=M<T9``ws0(w}-zKf22w@YJkO{DmMphOXv%JJSV{Va;|%>^2ry+@#7#>xuS?j
z5{qn=<sNw1XU{Hoq5aI?LO-h59ay@oe7h%bFE0<LGm7dr`;*hgP=Y3IV!*cDS$0Bn
zmiW$yNZKb9+PIlxaa48WUgvI84aM3-&W?IMXp8;rJx5wRZyGg*&#&l(rDToZ`&<gQ
z5IbOJ;Ktpy);lP+hbWNvP3f79%;YjcM9kvV%>7S`j4R6EDxvV~_mMwmUZy(p4*rz`
zpOsb!ZUsGK{ev7{-4?jR@}uI-1(WW`gdjU~*QuNnLI-D9MiKzf!b8DMp$%C`h6lb)
zVg~h3^(U*w)r-eDgCxPFM*e)5>o3D_Lh%RlUbn|j-#3FMH4mG}>=x$CYu7bd)?eeB
zU!fc5Mlvgn;55SBW}E`1NU-PB7R>Ct5Gppf>*h4aLkO7cY~H@x3|?Vh)Lw8oWChMT
zz_$4bN{6x77Y+OKVCx7WdPuJ7*Vd${it8OIMqZNa&r@e+1_y7BMBMcW*@UW!bVDRm
zd;vZ@jaN78KO7vp4<eI!BN~gE{c~d^q;zD&E@n4jUP%)?j^f{D<^&t3&oY{7O;!0=
z`gbo6cV7;by)@cPojHe#X1;#f2jukvKB**0VmnI{V^mQB0cZ*T0NQp*i_Ig%&PC3{
zk;E>PBiPpY>QvH55m5l7vVvZ;ya&bkE^~<2aQVLnBL4@}`#%DuR^r=h(0S|w*$1=b
zB!tZ1u`Y7UbqTQtsY1K`0~9Ou{0&^Mq<DS%2bj-X5xp^QhWt?w{Al|8m?P}^xvEPv
zHTiFr*|VHg3%oX>=p2lJ-M-B3_p(AP?SFtG1%eg<Q~fWRiem=YU(UTFQC1uChz+*j
z{5tEl{EqDGx-=j4GKWx9gy60xjz)n+H6_01ber7<u??3QZH~k>CTCFVj&s$C+Al>n
zKe(Y%zDA<vazeeeFHjWw9)L=~Hg=XZHntUv-~));@HA@J=Jd3JF1@n}heuOxnyHQX
zaxls5N=O}-M@t$hiXMOsKn4JM0bfzuK6?lcwj>!UQ}K+sDq_l4c`wHwEo}(0iFSIi
z-I7focnv8BIDUQmdLD%&aQ-W4%0#cZ4yPj=tMRZ5RGevp_u3|{RL2$Aii2;6u7Y@}
z-4Rf_rLjiR1a$ZZ@ar990bp_#Dk_-0N({bmP*r!^<E{VRd8F-Z-PT*Xw#TzBt|%KI
zo*RL+%R~S|z2s>g&Dudk>pMt6)O3o;wMxl9K)%;VUD{T~pZ%KVqmNn-tRSzNhn%CJ
zDM7NQzeier5QGL(;`CeXGgtDIwlZiG=v8CYCv2qYLjyv#yd2xTnIX~n42vodg-<DN
z5l6qM1pqvPh<`ev)KK02;Jx_~;m|xB`ct3AQq;y&Uc?;a+jr&t_<3_+GswlU#?e?Y
ze%ouJ?AK3&a-i5fQXW0@CoyP%hsXAHPSDef2;`St3x}NJ<G0nooAoQ5kDXiDw}tk9
z0N5VAn)j`sORsj5JDGtGVXsAX|B&hZybrVN;@0A_%nBOuJ4!H^A*VpM7@lA)+5Mhl
zL;#CLKtoegmRO%<PfD#B;Fra(zl8gcWZ9_o`SUp=Lf)J9=5US&b&@f4=HKXF&q0v<
zHcU9jw$S7<#+}kRA~o4umuoO7ISM(FKRJ>!i80?By+D1HfYn~JFe9x#QuXQvPYSo~
zzUBhZ?7_%XZ9x%Vz*t|ZI$cKf<d&zq`)1&>fspjuVTJ-4j(r03A+(}~$Uu?KIf>=f
zWAGH?tteG*J;rB8jXD#`33Q;SHR>P#jPP7Y`@?=6_w-x0pD$giY*cQ2hlS0aCvyUG
z2b%3P<zVR#J-WnS-~U?Dod)E;_JiX+cyW<F@un_5e{>d#rV4Prrj1d(Z@0A>jR7~<
zBtpE=3R}2IL)u<_7urQ3@Bs?ZcL=NM*UcHo=_XL}jl_iR_R~K=efp*7o4AMQ>-Kq#
z_rzlXL{u023VB4+A?=M=9yw&2?~sR<>sQZ-)b>M~!_unpwNrJY$5r6jX3+o1@YITb
zJAXZ5nF}JV&)9&H=k>Bak6r9+-mv2+!4^(wb6aOBd<k`DPPNE>kh!~X%eWT37{5oT
zIks$UxL8oNt9O&Rz;hU!hRt*0AkI8!HA!uZRO7?Y(4i`O&D0<n$#_<^ZZ*=LMZ7|K
zCZL!}&{<#_pHjhrYCWC$V1M&D+m76XUEC&XpT<*+TqCh);&}REjD0hfHV)>|hJ@VZ
z(ZGcq?G1Me`*t)=%fga5xZ{*(uWc=#+p3Ez6fO*(Q2~LH(D^Tv1wTxFpoYssYL9i1
zGS~F2%q;Yd!Z5e9K2b3U`6)ryg3Cn{Pd9Z+?fn}!f=29INNi|eX$d2@QW~1P@AOQP
z%fD}0mF30x;HKsTCz`VnHB{xCBEYN>!EltP*vjv`y|CoGh0o#vd}#vW6VjU38N1SO
zSnonbk!B8ER>uYOD=h*b^^^FgF(&cnG$V<aVZo(w;sM{j+hvL2E|i5gF8ng%E_OK*
zgAFvINQ{ZEit`0KrHM|!R|Lvj5yL(9?sH|~n|mz{O?ct<t+mNL9FCq(icrzERt}%r
zYq5*4VXZz@rKD8H<x)4!HR+=f(WS~$r{9kFXD;#nJl>~*F#~mf)rnO2zHVqXYWh?B
z)wj+h?%iq`(nwO*h@Ts`E{L(%=&njU>8#eEZAq&Y$Cu=?f3{yyvk~a7$PP}`Qggsp
zL^Ds*obWd|T^aSShzbY|6P7iIjB%`v9jG`zy?B>i6{JIHKcTvo*ZC}&R7AOLky=Da
z9Loukx5jnWr+sN;E(%ue3Zsn~qN2Dxeqj*O(z!d9dRSKZuiNcE%gX<4o%zp!IYnRl
zfQl7e!m5T&=lkbMVNL38#F%SUMIib&*g!rCSr!pVJW$Ef7Gso+X^vnvGpkdrLS}jX
z*`^MelfU6+)+aC@>6pUB-zL+!MeG^%VwvYY%>rASl7hT2jP^3q#9wFmKbcHX3onYH
z^!i(?Lro3&%KiaZMEgapjE^Ioy1V+XDlMRA2fl-BkyBJW<B(GYpQ@K8%ozvm3|G&k
zNi2}e!<57*%5p~;sY`55GIBCYsu73Q`PerdILD3UkzHlb>qRnfVBMcI(AV6P%C%4^
z`p3knUD_$S>f&y+quLjnP$a<ed*$LdHBff?K)d1$IlYu~qrZ#pH}jXg8?PM@Hm%Pu
z6_Hfs5?7B5OYo>{a<q%7tGDl(p?~_g5`FeM>0zdTc6o7$4|y1<y_$kqP-cD-wz%HF
z&(6APb|umpGfHjn^mw|mJ8>7q;(m-A^>zRYN8Zn;<)=ZctK1w8w6dM1kyr>U)WQij
zRK6{^x_9_Oc<<+yw=MA!Y87=zbGEHAcM3L_j(TclK}JEPKGOK9+L*c`C3C_AkI>rZ
z0p`U2gS58{iZgt_G@B405F}WD#)Ersx8Uw>!M$;JNYLOG+^uo#KqDczyEg9b5;W7l
zshz2snw|gd)>gq6zEHf~&GX#%Ip;d5o=9f~j(ZDU+$AR#@b=NErfftlX1oiE1To8M
zQmqic(b^vIuQVHjx;T7%az|A1pVVX&iMffS+mjt?SE6Rx9_ye}JI5i&ev0<wY*mA*
zHP4+fo@L3{Y1Jxsr3;b13neh&r*&i#H})9f5H6Xk7rz_br}NL}?e(q1ev@2v`8K-}
z{ru*j1&Qk-h9WAa;NM+7i=LgP^+`P*5FCSKwVh%A3_?rYz(1dVS5O=a!jHoT{d>BB
z?<02vTHHbQaM<h1{iUMi=K#25P{A-qjSnpXsrGjD9@L*9Dkb$7^+%T4ZWRB(5kNil
zTH{Rh*)TXU94T_#<M(risxN!;&7j9#aQa9wR8W5sijAuu$P#W`y?b;2WL4QwfnkSo
z)Q^%?PWs!Y%`BA}EFfeuW`-(gzp2w_lB71ojlAElbK-xbf;XdK!G7s^Z!&Go$?bho
z=*=W~15E~*`-8rd&iaU}r?I1~b|<I3EZq|)ENPukD?}cMG4>Dd6q}|qN#Hfi0^|SK
z8%K!j3Z*|6jQIDFd<Wqdfv7*wMRKY>Or?7NxP%+6j9x*+5bJFe<>#KBfz^($H`Nd@
zZ>9RS7wbcD|55ahsk0*=t8|3rpWGqJ;ItNPRfQ22zYl<?6*j2!YTMY0-QAyqQ^6O>
zLbUeJAOALgv7u>9>I%)pd1g#dy@8iGxzmJ;t_sZoR~8eCdV8Ar)Q;qbyEr_^Xx8%G
zeR%V_NzPXMt%vh=<CikXipI_yxM>fJ>uSR&<Cpwk7^$VjRpHU;MD5#lirgfLm5QHz
zp51TMH09SA*pEqM6KSW;X>tysclYOr^)-i<Z^Owe)nkRB1(wWXDDDxIiWl;P;OMHp
z?7EiwB)XQ1hX@#S+g7lq>uo4i0{1(B+;<X{h)?(x-SPl}4!Y+V=UHfouk~K|Naf#!
z)t_J+%E2ACrdz(X)`>YT*_4NOU{}{6wI+sZb^D~8BihPdJR`Zpufv^#J_~0r%mxnG
zo2OP+S?Bcp%oRi!E`&o&lKH7cgpQQ7HRzwd-E^7V19_oF=~)gir?s@;w6~J`gQ0<d
zH7({`GiAhlgMIQL%x>5c>is;5%gnB)v4A{Ko-`g(esG*83bCtTC>aBh<odQ1qVZWq
zsxUWM31kB0b;~IekF53EqMe*OXOKtya2+5#j%1e<b`w<i7rW|`F3fhQ6q6`m!Pdm!
zSbwhMg0Y?Sgu2e?uk&D;!*UdLI8DwxdMC9&wLtSoAo^AxX5D-#oQ$_5?^#|rEbOU_
z)^4ozF^le=aG+4JM_i6NVQxqvrg}(9i7Ot@5kqP#kt*rn-MwSdwRN6Ue|jXi&izcD
z&n&p^6lqR@{_UJ!O6r9CDVu4#e2LbPbn-w;>HzSK826iqw}^2uT|=*jqaMh}Sxi4F
zik_acQ)UINNx^AWgF8POIycH!@KU)Zw4Mp@!*!LY)Y_Hju9v;uVN)xRzydl_yK@wb
zc=DT3NQ=b3ydx)~Rr-2IuW6*H=S0zJTl8N1U5U3fo$9CDlo@%8Bqbya5^FHzqo0dX
zR?Xm;hFW4pZX=BmbM!4fw+Dx?l%<sX=Nal$PTr3|8It#Ym`S>`m%>bkfAqhV#294N
zi=ODdIEYdQ3m?~dSd)|ZZn*Co?LbP8`%5ri*SHwCb=Hx?D8Iw5hcKi$9SapV>5n<)
z-lM0!8>YGPHvLM3_T)X-l9o>3YDyKG4Zmq=F$efZl=!w)c*Rln){$on$YP}tFVy<d
zHA9i=S07{+6P%PImx%`~&66E0J#U^goCjE6yNBxM)D3fljrCj)Qs?k#ZDOhw#lR&3
zkao|`j`e_Pqwq~nZUrXCp~7^@kXeckt#0K^2*q_9OC)ygA>Y)NPiQYO=B&IWSfnug
zz9TX1tFS*;PRYM&8i<zgngoJ^?!LBlIeO;lso!=UD$aAdsU(z@z~Dd!4&p+H`}WR&
z!rP&=g5RgW#RBJp%ZH^Riv%i!pf+gdAw<{V4#s^`2f|&s`#JdbFu$Oj+eo?D7zMu^
zk0!gz-bo0e;s$J@&!`=57xCVnL=`zW$@{s)n)LS{VBtw#)~+Ro_L$hqNjww(=2j25
zA|goH>e>{eArp(oB0_FCQ><A{ea<`urfO;kmTJ!!oN*K^y>Mg&UOhSg{0#hp|Gv6h
z4$eT}<ji?5t_~n2ILm4<6nEOnkA9~e!TmN9Z94S|fSyOGu`qf4AnT7B6rM-i!lt7m
zgK5&_#XM!j8#YxapOW!>EJIB!N+4QM7WU4vS)#ICi(ifrUcqNfBmTHzSn`dBL+KIi
zls1oI9FLu>G%`Q?qF;c8U23aouww_QHUp3(%9tc$pmA&Ur}%iRNc_80<W7lH)!3Xg
ztDP$+V+NjVfD+QDW%}1J`J+1KfK=JX<xXQGg9576|2M><|6jv(W%8@$Kfq`V(j_KD
zbe43u75U)hJnQvx3M6DnqpaRo<MmyNn*~|AvkYIpL0jk4@P&p1xk`gN6|eaNsyhGM
zhLHHqdp{YE2{oA0N>|ZipCfs=xf!0y2b$1uKD`gg#r0_2k<9cRR%NRS=QQT0l92YC
z@j%KQ*igGx27+gEo_rCzxVCq(l<HA%TZ*=%qcTR+IVk#78d~Y8eSc=&BG8`{MwJ*a
zl(9tY1YxA-$u*~80zU4fS2<tv?1aicm>4cD6IRUqO!>gFq^JOKqgxXh?ibMwvuL-)
z7UIrS_-di`SLSa|U`81NRho!p9F`tU`<2N`p4)24er1g<44X`x6DHwT%451FGflzE
z0M7qu_D=NOk2m5*{_(G7<Y-X84Hb`*@s^WnNOPlKa_N1`#A1L_;y~xxO3I-G251fD
z?Hd4<QeYLu$zYVHw=68x14Jj;guNTI__C&XSGFP?zcOyzwb~L@7RvOuBy-n5pH$O_
z5c*+MvmUe8GEDs!^>tq7MefM8O8v@e)73q@fxe+q^MsS5#h`hjq-8<WM=lK@vL*(w
zQdN4yi2n_I2u@lbHV*zfrEvvRzBw7?HDbLWb>>;P^c9-Zxpdk%hDxjcb|Gv}h(8(s
zLTao;aP{7}e|lk!IO(A%YavyJ<rK&0FY<Qpw5sjGrfp4&v49HN#f0wCJ@dUpLdUPb
zK%vu77u^7Ly~yU`>e?Rrq??OvU)%X?+e@=1t_rpUXbdX!=^vo|9<)3tl@9YO`z1){
z;`rQz%H?eNIiq?reQ@jQ^MD!&H!8j({ukLoNg0F=F*4!t_DWk9)8S``xevC&F9()w
z4=!+<Wc0ADnyNS<wXa8H?ly?WpiA_+^SEUN)$=K5?M^rQ4dMXJXw45qfSBc18?jHV
zfLr^nA*Y>xfG_?w6VH)V=gLDpw{s#Fy&m6rmXg`zGQdPWbso?&#RiRk0F-`<A6DNv
zn)=#9*mi+VR!!vh;X7+qdru%uWrJmEsJ+)O4qJMzh!2PVc?bsIy{$*8nx0bqvIcWu
zt54tQ1l{lqd{+moDCd(}8i@_l%OZ$pl$)z<2k<Af8dqTpc4t8u!s&~D(dR@|%=cau
zEO~2~TqH>4)wNIco`6E5{N<au?<%!(F29cA7wWlRmOlHX^LsgVHr_qiEVDWegVatL
zaHVC-6U6YU#Xl9)>(A^f*Uw~oz2rIHm;HQ*8-B1@qFq0;mJ|C5q-#r@JJ94tOR&)-
z+0m(Vd39T7?d0=MJ&ue2bK_*U@r29J3`KO=ZM^Z0W<F*9x#D59Xa}@w&0~uikh~nx
zu>caqPE4;ng?652M~$@?L9g)#*iVx5ySba}zGq;TVyO%2#iQ@#Sk|udu1<gg`gTF8
z^*fz5;jd?FcRGn`wCdo&VBioCQ61}zFZ^EyJPIjF_(;B4Yjq0&d7dF!IQ=+#J`t*6
zbFwJs#ZWRb7G!U@TjM3tA^9~b>_He;(-y5eON5C0V+9~i|8ls4>9S|y?CH2}zF6`L
zR@f4vH&+DU7^C`JB#_O35|JlO?h)@D(7Y35<&&50Q<=HhxK`HL<{p(~#awIuhDw`n
z)h|cSb*^8E!N~2yhZcA=@gD$UCiB#NpH^1mR9`WW4}bY}hMt3iPD%yi{{cQ2sl47l
zF|BdD9CYm}FNz*oi5~T?TF2i91<j1^vpuTuzLdZ`T6EfpkE==lGh3ScUq!x}t<MJn
ztRj~OBxy7M$u$o<VI;QS@zC16o3<-nPq~HKH?>JKrX)$~J184K1iHw7RFs>2eAmGI
zoQgKx)pDie)qE{Ig8}ro03~{Be$nSY+|!j{|60VX9Tu;4&m)JqFiKL=vEsSRIbuuo
zKsU?S#Jm<w6Ujh_sCR6#zQ_I#fTpwt8!+1vsNDR9V!sE07@btX4S;8!xLV1_!pE&G
zffP<_1;?aiNq?jwE8`t!Q4cB`iAshMOw@E!5<*D173o`Y)xwFWbDw9aTE3HgWuHE=
z*U#lrZ^Engi}-S!we_ZoCDY;|{?2zkG$?uX33~sE>*MJZ;N^Lr%Q6%>yj!|LTG@F8
z?{kqq(zDAiD@_-%IW*-;Alwdrw;j#*TS_$=K*&-8mMIj}opY0?Cy^NpD!(z>9@a0F
zekrSdz0B~p^23+P>d~3rb<wi}Dz-4u$f%J@VM>r2pv_G!Ol$U@;@#YGT}8-fSZO#1
z^eex+#Gef(5kFcLlp-F!?5!7SfFj9G>E-;q0;m!-`-<evyg=HHbi3Jls)LnLWKgO^
z;2j(9V>iWxrDfQaw3L)$N-B%wv*qIC#crAVmTW6+z@?uGmaOo)9Jz(+qU<QBTl}iI
zRae7a^!~HqHU`|ZFsW)+bqu_i?7e*RxmjNkB{f_A`}pH^B!)`unReUt6g;FumC!#~
zn?2B4eoPUb_ct7^ln>SOf=Nsc6Op-+JimhuXS(WhK!7-@wx7~_-AeIZpP5;Y^EeX<
z_8ceKCtlad!C&a5t`0>YLTe5lTKzUgMjpA#V??edfdl-EZPz0U^ZbyYKxiW;IZ!kb
zUZLhYe<1bfbdfwTQ<CoYJhCcEcE9%~OmLw|aHjIUhKCt$NEI|-hvN;jD7_ab<Mh!o
z^{X5~3P9S}s^-L~f=nXhq>~sLSFe^V9U%v|6-U^Nfm7OPp{#}KkiM3IE@i55ga8KN
z=P^d}IG1~J*PZIU`Ty8=2#9I^9L3qJRDPYB5mzrs%HQmhVCa+mh@m9p@p)#pSGP|M
z-Hp=2d!;zCfzoCN?Z9Cr6oEX?8CEI%itC~-em(eb%Tg4fW%*aO_Vh@n;}-OPYjXIX
z7ENZO?#me4JN}As$0dp-;x)Zk%?DpbN)b9y292E<w@tImG=U*7AKZiaeX~YdlZCpz
z?0a^&4;9e63~pu6#v1iFtK@8W?BZ_*7cO^XwR|eJYfI!|*)dP(wgkH*z4U6qta&KP
zo}$4#KUBy|vnUn0+Tn$htz)sz^H<*UZX60<-l1@P`sT}#7|Ms;>mg?*mo5n=V#ExP
z7JtCr@kQ~R&@<!dKdf3!)S1vzH(UE`zLge6s>H%<aO`Rh0d2n0m`LCYEj{$>;N!Wg
zkArV!?YBg1_2qUx7++)b-7VmUNmmkHD0~<d=egu!x7DVW<`N`8vl;jBjHZxsg7i5#
zFHj!Y+~B>*r9!bwOgnq??ZVJvHcN03PC20*G-u#2xc1n;Z1!lHns|N>l87!&C%GzY
z>q!{0tba(W$mKF4rHaOv+16OzA);BST8))@LXjp#c$u0qh%bY0{A0}QbzDyks~j;2
z*bVEqU3IhJb!$p0A*-CKUoKSe-A1TqQ*YcO-^y{R|89`Moo8yuRz4>A2S8>LL!B|4
z#6jTNU_^NEP?!B{TRAc!dh|fn?ETQ#81!>t<aMUoomHWPotU%sb8`wTI<CtJgf#9k
z=cv#8_wc@D<CLTtldQCvesj28)oiPO+QK|GhWl*;seMlF)Hzx2lgY?J_C6Mmf=8Ep
zIISMl#TmSAvfVRsoIp)X-zs&B?v16P$D8Y%bkS?=UCbfc@r2U@31sa#Y<@DT;cmGS
z8{98-uW#I@pAg{b2o%xOz4rv2Py5c(UMho^5^`xUm>C+Qz{z(qNlgV78msOld^j@z
zkqG09WSMYw`Y4c!hV#qBUFR?xf6wZ9yVP#~)KD5*(-m2Z91Zhui4B55OfVBwqRFM7
zOPPQLI!e^^h+}%vOLMs3*wKcu8)m{_N(IVb9}$;$&n-1~pZ2%IgZy3iQ<;cQdD#pp
z_<Jmu2%{o45Y}EiicOB|x2~VV!}(m2Tiba3aP*Ghn(vTdSF)nK*58vhYEg(mh4PB4
z2&>+B)X!xIl61Y=>jj)dbz&td`nvLES%w&wSQDp$Fi8(dB7*>uKXi|n)0*tpVib-O
zqF?#;>*q4G;S(f(@K^~!B%0eC*gurexc8VP5o;LKdRPrxB34edze?JySGR6CqvA?_
zFyiUdaaQlnD;d!CK3uCwXjC7gw<*TQMzZR*eE@^>*1US})_-~_7#rtA2cK^aQM;EN
z6)T!E7bnCam*{`KSWKV`X%cT+*6reOY)J-T@4v6msx<C5Ek}%%2;mcm(28j1RX9V>
zNW+gy3;k|h+^0I--!$8Vr#bwoBs?h-U$(+D`rVwlB!U_q!dKzo-6XkO>6{p7lAO6Z
zyyBaB7XF<*o1`LRhtCD3M?*sT3?KyfN2HfY5!bhPE-XWXJkQaUltg-dY<-vBsO{Ah
zS$t}DBvU%R5^&Sir<+jQ8N)YHbbpij{H3{~r&~aZgyMB3gH^ma-oxC@5!K4%1FAeJ
zp2>_ScH5EWT)7=nIa3k8S*T+x1E)b?N*qAI&ptDE7Z_5&MKKA~`~Wyg7L2dw6$S0t
zbIi?oRLJ4YaXoqACJbp>>~wF4yq1FFF`m^cVwJ!6N~M}7fgLrJ&5;&g#PlC`K{Xbs
zRPV_E0HkUFFgk9IRk}s%RK1rKaOh5N9;@{;`7XJ4K9!%s`Rz`KMs9*TyPS#wa8_}8
z2<W@x7L?x#4bW31egkq4E;<~KE$bsI3)qC3ot*alz&)u>)s4VVF~J40^g$`fUC_LL
zg0-f;idq#0`dc}XSgYCseDTniHU!r9bAJpBKQ9<qbaI{LPGz-Rd3W5;=WN#59X=jo
zMMf}5EqW_TpDs5&fVC%9)HkpGqPKjhDcMMqdKvv9Iq1J!6vrQ*$;;o`+KM(z7?`>D
zM@b#$aoaOoTipij01QsNv}kt5%hlI~m99YBe>@gt*c7HvaD)om_b!Ap97)l5K}^k_
zM%ow}pf0XV->V|*9Dm4M>f10J4}*J14OCR{Ze65yMzm)+VjbP<d0G+9R2I*CL{mz`
zoNdOAh)R>iY3!5eW!3%g?L%@iR%()6S0s8&&=1wr@~$3|=aS)|<@JQcoTBt2;rh7_
zr&$9OPG~2c<0!9{*6rPFn4==?*uq)1G7k|9MNb7EWE^81@_tCanX^!<NzoztZNTXQ
zv(zY$Z96D^0n`G^lEZ2GKA$f=idi>`_v`I<Q*{hE>KnHXljfAr`DMO=C;<AG$;+>N
zs@kbrSY*{2uekfq_18a7=E?W+>?hUxq*y<i+$cqHaL%h3rN-hotU7W^Y{kW3$EO6p
zCvZp!afp|qZBJDY>}WkbqX{5m2Bt81*(7kpe)SiaE|U|UYD?m(D`zo=)4R21@el0S
zwF>&YC$~Bk-)#vzzIj$XnvF(W<oBhED!f)Z9i)wqwUEOPRCBDLHQ<frQ5SRcYOH<7
zYFU0U`_i>TzW<VI#6PuvmtOl{>m~nFxmTCDK7|W_yo*79>$5oj0Rk2ro(3nN1TR7u
z6R)Wp{{VAOpt^|j>wf@cd$=UnmjrvAJb#>JTl2mhWKAW+NNwYlCimTMc_k}jh(4~u
zAUj-3<?82rMgcAC*F&xH*fp?CnWoV9%+gRSFt$0FxYKqh+g7R^YIvRuDua_(2hAhN
z`!|7K@-J$>S>bPgLG~4Z`2=~bo<L%IKn*^Q4wN|K+IeNf3M7<+)$V^A`o9I+7;1+W
z(^Rp6;aNC^MdS79e*hEvHrk33rnpp1K{|Jf7SQeqqmYy&l+(tlr60D!4|gG}saivR
z`1rK!(VlgeRS(W=*zKT&G|8Y^)iJqqoN23`ee}~z2Y_$~s0w`=r1Ay*L(|1Idh5z$
zcvd=~t0!6M?BW(<jmrvn>LbCG)PJ;NIqdY(h-3jIl-2B73+m54=OT~%Q`0Y6?S5RR
zL7Q+_G}~D&Khr-z7zt!G2pzv~KUmWKJ6`{1HWys-e322}HHY0!-AAWm%v+?q*h-nm
zWe?j@u<wj&?XrN#&bedj_6k<*YnkiZ{N_!YkO>mejdy0KT|U=bLB(<Lqx;O#D$@!n
z1AKRWcdrW<V+Sp?wfno<@75Gh$dtZn+K#g})F2fM{rxD#5zyXXgZ^HB8}`J@enQfR
zJ5hJev*1$OYnEuD<ZTC-vzL$$(RWYIY{kuP{j?<ra@@^Y?bNBsBP05RC9hfFf$)2_
znMsuqVS75PqLat#-e1kC!H9j<0M^L<<l2x<o?E%>-CG-hYh<82r<v0H<Mu-eT>g1q
z4tSIinLcmd9DZ(OX&375G+0((OcSTFWkx8V+Ce=SNq(u>e+_JDhwi*;LswW%m$aqB
zd7P_$ry>VWCSaW$8gzCNJU1L;lw_{wL|vXYdRmRZ5+t;8SC&qw-G62)!B@0ABB+&g
z_^uq(&CM>7%w@CNmu{!XOJ{Uc=e+YzR&!$?-Og~5aJYOMKfDK``2bXQr}|$`yr3lY
zO~&WY`%h;dp;Eszs2e1YB8gHz7DuBs(vx#8wD7{;S7}B$P0rB!S`pzp(AAP(T&C|R
z=HBm3s;WNA3R^JP#yT_FsZA!;ys9XTgDX_;9pEwuWW41nG7;p`0&1VKcKRhL=Dm6_
zEQ^kS*C&p0eGDV0UpsN*nX>M35Q_O_<Vb)9m!YDT44F8%-yt_yT0Y5$jlUcR_8hez
zJI0MIW_8s<a4H8s!zMtxp1c0_(z|57x~?fr>psd=EW6)^h@N@tF&Ek$1y}3Zm+tvk
ztAnEH^zi(n)NKN#Bl2ZFyVi1C<!r(pvdo}$9ps@~bWxGjj31@cwSQsAlT%HzEv1XU
z)<!%4{sER0y~tlF+VWn`?{wO&o~D9^bLxVoM}y{~+9pKLUg2q}jB%5jLZ>H%mScxn
zZ{7ucf&VlOcm1bK_}S+l0RH9s+6nh8SFr69T^X~*=8d@Rpg2#OUHCzSvy_?}1&-m0
z9&-x<r{9RjCeI$HsPbREijp*;kF)}@1M=1UZaQ!JPr&XJwMo0}jeCwQd&8TBnQx4X
zMgexkBp>E37BLy+wsWKIPg^Fumd-s-hp}mjD@r2XaE7A{rA&ofQO%J0uLvHM6+*l&
zlt+$$%VV`aSCi*?UJge~@cmlGSH4qK4({^Q_zFlw*DmP+!QuL{YnGLf03lDzx^XDf
zkw64<vqjcCP2FEsRyejd<tx4F0~(w)3V3sMbd3-H6P(IvLV@1AV)1kGQ`(X>C8<)}
zAJDRApJ{?gL|7rbsr{xd^}y)o&Mz?p@!^k(x6QZgQ`3J~nSpX8YOk$#;^j!{F3O^*
zL5l}!U)&!TYV#Kca#MakdmRRL99B0QB@b=gvA)S8de&e|tQyv~;J^`TZq@HgYSGhA
zimPSP;M7o;g3CKZl(Ap(?+I4N?{zp0xe@EH2;tifhU-HyJiMdvSDxE5PP!PST~c8s
zD=WngtF>bJg1eMiB0E{Lu_<j;tpV!H!>!VYF&)Y`QWwA=3`q}V1n!*@Y729iSkT;S
z?RZhiybH3Cc|7_*K*Wo2o=6oHR(SCr4SDS55sJv!*};TfA@?a}yr#)M9BMA_N1zAl
zTlzQB5IT)UXiAdqjg_FAad6<w$qFkmxsi^EYRckL-SpPw^$gC^aHivolAiohG@5Op
zE^Wz79EbX!v&1=|wU_s)Vq-;1NW9%X)q_t^LLRgK!Ds_GJI~}csB-^60F24^_#rSi
z?>@c)@Pv&Zoj)O&L*5mYv0{AHWAXUpX?oFmz~g@jQUY`QeN@cao(F?<kC!v-3vw7N
zimEf<)QCU7p27+0$VNaltPUBa4Q)wO6pYJ6>8dvZvgINXCC=UU-Z2<+V0rVeBh?bB
zkJaJ@WJSW{Avfg5SogISImEZ?@VEMZJ<9&)!;t)xZhyME8&L^+s(c^2La4t=?iM>d
zEv2J4h8tyjgiWLUS!;T<5MFCgH8~7E7#@DNNDU0j?U?iTwC*z+sJA=3x7O)X>trWv
z>*{iBOz{A({%q5=Gp&B|_b?nI20gpJG%(E!4kf!s0qhPJ_4JLj+*NwFRkt4=U)lrL
zI;NVJ);|eUdVW2;Y6Ok)z-p&WhrfE!_<K9#GSMJ%@uNGWJV+I!mD-_|=kjyW7F&Lj
zitYJSmV|;FY$x&iN7!qvvanxa&Xqws&+AKgn6)DjunRk82wpWgXthiip4-*}^o^Ef
zxU5i(5=wDK%itc?($=nzR|lMQ&LjWeiVsutIE$7S$#r_+qtL~FG`|11eR%ew1J$|l
zEf*PiReB*`B8^B~SAvl?hnJ379J{ujC`kp7osU@@9a~*}dwo1><sh;MjeXONwbE^%
zN+GF}u}HwLG_vkn<Gjct>*+G$XVD-9EC%5h#J-8v`TdO%XC2qp!bmb9ANa1w^)B6V
z#c8M0arzXo-b!8ahuqaAS+)3YP4-e$Azyyo)7Y6HT;HvL_!+1SZo}pEZ|Xrgh24r#
z%d+TPLL^T=eiIsH9d1MT{riYEfTsb8#4orNlGB=(bI-Hdn&+8zbWSOuN^K`6U>++b
zyFiDA<bULwzyogvU##v-wrkWiy)M;@uVk-ee@OC$o7Yl|`f^9*^gh1vHNtBSl^@Oo
zGp^*Yg%fa0$j|C7N83F{9WP0K_?vl19law^M1_5N0b5!5t0T~aEruV;t&A}HyZrqn
zx3m~jsQCLcizL1g8Toh)RJ<o-IUyuImobK^uZ3%bRjD75OMMD^7S8kuT?w;UwQG`+
znT!zCN`m12WaeW%)e5=Ksll-{ai7qmh}xo8PVYZn8%u&Mqfr>of*TlSby|a`85gT<
zRNk!kuIRAKC)9tfr6^YyGh;Bsq$AqYcR>V4J~+X+eUw%+k59XDpH_@WjdbpZJJX14
zHH0(u5B3MPm^8I#HFPFVeC2iN50|;Vq4w?^F^`Ud1fvZNU`rCHy4z(q81M8+`QD<K
zP0+~AE(7v^=&1fSOOpf2H|h-Mde_LF;%VjM;cpqd^}-g{QDBkK)Fi^uv6`;&chC*D
zOR5s)fK0ESn++_n$+zLOeC!$XOuOuNFht|??bolGmy+82<M?R%$-h)RKZ`=&*Ap#T
z_G;{tw6L=9A_I*~tufK&9CX{OOY@d&^AOZEZrbNLrx@9zdg2h^kfNnG)*4b=u>!4z
zb6xD=bNaP~?Lm%3tu{^&cFm7BLSrZV6OemBHu`gdd4llwbCTG<(E1c)gX^@x$;A-t
z=#BYrM2??n*0$~O>W?Cm)iQw$6q;74We>g;qN#rSHN48ZYwJXToE}}~>Mc4uq>=`_
z=1SaF_d`R-(rxWCr$VIGmx^o0D@0XkS0mtV6^_~2;6k4Aij)T+-_BU2yFJXr#V6e}
zq?*{iBC&!P?eIkopoT*qrKD%TU6VQ?4a@24`c6A$4%!kIMOYEKC@qPa_5TO3Juo{K
z3b)>_y*hgEo6kvK;2W!0@-WJ(XJmKJy0@I!hH~0FMPn>9(c7Aryb8Yc$+kCj{uw>I
zm>^lou6kBHpxQmXzM^+6+9vpB*)Xc5-fW`@Brm|Bu!UHBSip?kenh{dinJxi?8#I>
zZ3z-mwGk_)sOH-rE*j3}yCHrC{LNYl8eQ1AQU#IZ2rCPMCO5BO>-<`>4D2_=_Bd1O
zGT23ZY6IwCv+rNy@GpVU%RjYcG?VmjoOai=8(=(Hm5#*&P7qi^FDEBwd+kNF2PgZv
ze*!qMMSQxL-6MdeZ`R4JV%PsG0HD@;0dOX)pb6(oyjl7iayjC(UGB-N?$ECP^^Rw-
z+r0i5i5{Ij%MF`E^B`1P=So{E6)?E@BYD`UMy|EE!CN+U1Bu{@9Ih&TKJ2WyCl{BC
zDJbeU-;mb_qUq8f92WkH%gxOANN=W)<URmI7#n(iV%<(2sPz#1Kbg?}=TP-OY-)4V
zK_cr<Q~?q2jT}*<=>4kaMEj4Y`k<NLEB^q88f-5nEywQy;YHFndo5VcdMsV1a4=T&
zmzVu`!_cF<u4L`uqqdy*Yedg`_a?j?xAsd?qsu=nWt1gm<;jr7RuaWuw>gRPvAaVH
zW=-Q_9|V~pK(=$D*9+qC8)zQo;?-6oX#UF3B)Id-9Da9Mo=sBa-|spTRd-LBCo6T&
zU1#&h<7ZJLI(18@)Q~q`sJXQIlZQ0VXrdcjzOmd#dC>DRUfzM4os-<O)e7p2@wQd`
zzvQjh0ztsOSo|zEVFhBqsmiYleD~%=XH?vfub{WL!_VE;V?rHGZWvMIDjsMZq9MNo
z$g@F2SYs->A!h_MAj6RH=boXg%zuD5JtHoU62uaF60lH`?(lH%4pp_=-1!}EzhlA7
zKftg|Q=7UT{muhQgUhPmRdQQB`vB441_u;Q;Nm7D#!d>Lm9>N!kYj5}Z8E!a3n~h8
z6Yz~SU4MUlInNy%)pR;)?pZyZk2hY>{WN>lStysG-}#LV?^vic24+;2@_M*3HuO&8
z5x)E;TWtqn&veqZ!^6w`d{c$Za@Z+AI}D26R>t*_K&YR2AVm<T?-~TW>Ta-?Re6U8
zH7hgkRO5BvSIrs}r$wsE-_@bO&yowf2hgtd=bp<z6ea>EWuVk75aOX{ah^Q%YRa09
zfTkyxS<`#-EU&QTu69W%Is_FO+cNU!GXYNcC2J=lDG5-AQT$CS>APE>ntuTJ;mgF9
zH0^&R*zd}_U?6@eO1V0FTkq+ieV5evaa;;wH7-MTSl%lhQx=4mN?_8&eN_C1@Xa^K
zZe+m0F6C)$uxMWm=1$A^z-)=Kn~`rXpZmte#%tdtf^$$U+xN3-;ezrnjPsvumXA=%
zhL#QL$N68ESaF{?u}JbE>UMUW<g)<xaD=W057VbG(dUk!pS0xp{g<HC>Qy7fEEZ2>
zX$R$V?kKhBEUIS$N);UmZm#uivx+PH)c4}mJ{>V@Cx#9@okxDAE^zC=%2SkS+oiuH
z20mAvk)1e7ml7kE2bNst8IS)`(7peC+eBjD(q4Ki>=~=nQ|^ckSqZ(WN>o;)ni?lF
zcw0GI#?vGHS_GD31mz@s&ZE;PXRy6I?jR04&+as_c`1=LCs&CjYWI-dt_d$h9#@d3
zn!`olm*}p)6WU$fU#jdl>c`X-<X_i?eBbyJ!}5jQ5uNHSDX=mTW?Zo5wHx35x;p$+
zy)TSuK~i2I6ja{!D+x%XDpO5nr7onNX;&Isd|4(<)hX!L;#>6K8pPZdSA7C^M9*Ja
z)(7l9>np{!T??8v<n=(RaNun6$ZRDohH5-EHOfdixDTs}U*wNrZQY6AK9uad^tN$%
z6)c>V2c%9`E?2G==q?4L&BUUptNhB|9P=-^_kU_r7$F%7fV5XY?H_G-!;E9*rfUDV
zvy^GrR#4bE8K>l71S(qvy6#Z_rMXu4)KL+3QboHV%n8d_7LXI<t%NdRL{yHNgY#Ds
zWmMEs!rRiqO^C-8uT+5Qqu1)Q0-sczeK^)(HUq83YkfC5A6@C@V3eQMwpO#L5XrtI
z=;|l|-nM=Bcw2L4y~>p5zZ+!Uv6FS5+OmsR<kXocVYFmatn!ItSh`I6UC%91224>=
zpUx6*s=cLD$Ml?Zwcf3hDtpPG%=r|3DD?H?@M(6R6)wf(3gVVs8v)ZR*%dCRGr}Eq
z!YgR^BHYWsxDc0tC$MluRmHS^7n5tU&Knzjf#7B7!HgxLN=8TjoBT78EXqV>$E%p=
zod)Ru{OPim!GjPlsplk}HzrqQ4&*nD<hN#^Mz^P~uERaI^cVW9*Xh$X7}FZY?R?yS
zzq<dMTZhXkH9aq1v0iWjX7=-T7urfp_MuaPjXMNa)#r*LqtX7QyT^=1)hjCTY4WH{
z4SY2fBjO3`6`b4t-uFY>Jm2)>i!eA2(+ZP&fXE)I)VqF7&FhptHaKD<CRvzkB9fEV
z{D<7joCbrqTiZ|X;AvYE4h0uimI)rn!V5@vl*Xpggf(oNkd%Q(d*k)soTUW%mfW4E
zfB!d#t@$n6DhaE0I@Jc$H^_b3c0W#~Wyb_tNLZI59%c;D{}31ufYZ{l*K@Aa2!VvJ
z42q}0vdZ4atne{^=S0N!q~er9mLb)_HMtp45NNJ-@gtM@)iJegiz7cL_tv=prR<TD
zloNKoprxgoJ#E3n6R7WA0gfPLh@lG|E|-jPF(nFqubWU4Wlqg}>D(R6-bS2d%I3;V
z1FzF7KRmWwW?j%9(4U#vpXyj$r}WhFT&<}nT*V{G^nG_|R#DieHl|>ZR53)II5ii9
zzM?AGTqjYoCeNiG?R_Mvpdrw!8~XRuP@s{8=})Ig-eZ04593X)XDxW9@3m+Oum*#1
zcDmsc301?*1&;SxoRj7lk~8YtA4`gK^xYH3c5L!vjdj?#VsLz@UGtx~qq$?983TN2
z(=;ew<J0BHK^~wulRufLJ8Msk)FGYAF?O^fUTRNfMRchHa~ce<<6UH|>Z0&hzn*m^
z61zXwxAM7b>CiGX4@ahyLFG1Zyeex+RJ!AToY()`0sg=Iz{t>eJrACF@Pfy+3m;&4
zq&zBiQ4P`Lc245Nk-Wyh%#U_MZ$B}5Lqr%dfkqSJ1hL2&#*DwVkQk0^Z|ixYb$-N(
zV*R`lJ-XdqXk&eH+7tmvmZp0-jat5sg15bp)<%E_QN*qo18NL-HRLvIKQQIEbG)U_
zp9Q#<)U13*5G&h<Q`J~IX3D-kbAL8HtQ3H_Xlw4%Yoe|2+=7ewUV7fyk}hX4Mfc8(
zg^mPoNGozq4P%>oZ!yokmpvQg@<0mId>fDgZ*e0%H8QGG@62*HyE1SR6iXti(_6MI
z9_-c1Wv7p&&dqFymZLJo*J4h^OJ4k0;<3NHF+5VCU-^pF<P#J&32$r3+BI?Cw?DZ0
zd)lZY$&2r+q!gP+J%=-?IwTbHVNh#EqX~DeM-nw<rYa#bo-k(QW7j7^(ELAu8o}H#
z&+oZVRdz%Hac(pNIKe{6!`9B0d64>IQCysc-57CCY+ISDycR8b0SsC0h)A^<nf82Z
zj-?aYx8+6@+mmc_;ay%ZDq%RHl90uz)ROD)Lu2dcxf!nsHI|9^ZIIH+x!Y3pt-)9$
zBsy94AhFuQRkcQwGA&x71b>HPN7MS9Bby=W$4hqsdMk4&wQ>@iZdZD{FNghD6`Bv$
zzwZ743~!q;Z<m_6%!<4%oT28R-Fo(|;{)3xDb1{L^cU6*_|m0ZkCdmFy+S8NKux_j
zoUrigPz`TR|2T0BQ~8R~n-OW|5(O&h?xNqP+OGK_GKo21$um*5j!ZPY%%z_Y`Y>#|
zLof!YSzPV#5ad0SQr%PM^dxJNsuyt-<EG{9nv*72TS;0|%MzokX!oAuhfv*3X9jVJ
z7!E7GW;WC`6ru?TFxnL7f?H||rJ{4wGT)_^<QDoEQrqOGc>-MFr~nV!9E}F{AR^yd
zXDhD`D^dJku7tNM!V#(EHja^H#UV!(cfDG?3CcfPe)g;5ta}*l$kbfM+kFBCjlkiI
zF)HJM6GtquzXF-=>9kJ+Cg{vZ8tz%i8yUQ;ERT3{eGc+}3)8ANYDk$F@E{k;udHee
zQcV%5M-J`+Wx{xT?oC{Da$1D9-9^RmF8@kVNwLrEP)dn#6(X!^U&DPWTJCiY1NP7s
z$cwfFxHw_a@Hx)Eepfk4R9a>^{wf{(l*|yal0`+=ao_3H++w`*ijva1&C&exs4Cpk
zKX<TtRP5#fOv0*&gn`%0L>An@&U+UyrbBEzH7Hm*0Wp>lorLv(jw?uKHl%PFH}!%y
zh7q{)O9dn##rMP=9letcQAXKcgT0fBb1D3z%D$+KjbELx!6hX&K@*Fudt?>5rh8F0
z^NS}x0%2lJIcgXvjJ(dJ`6^nU$n8q{W^ulP%YKK6IkuFFZBC^nyQrnF*>&v@Kij@z
z#enhe_a+QZk$U|^Am%R8Af8%sv4_#UOHK`2zO62dDp`!tE;Kv^DIW31?1N7AhG@#d
z)yW@!nj^Ubv;Klp*5UH}!L!3Msm#)7G|!(KcX>&S?eXW6XbVYAGHODOCQOC07vd_V
zhMCjEL}x5p9k^4Gmzwy}h+`6fWz-6!U~1J=b(?qFsU_h&Hu9P}aukUs>g*;B`BvX9
zk3pcAqXXXos~#008?TQx8Wx<_OCD16G0*8Ae*jo8xoJ$t&N&BrrnSTkYpX9W;z$h&
zps;}d6(0IuFT#rB_u+jk7EX2l0GH-G)~`=BOZSO+o@|fa#Cb1_mhdRq-Kr_p`u=P7
zd^da^qJg{=tlyTKv|k=480j~$*P8qT&<<y&Ccz`}>;C{8hyFOdYYcRMZqHDyLv3i(
zsoyIlES1bf93~%{@rUKT!2Djz#XdV`A=D1-C1pIRn=H+L73)cT-H#V&43K^p3&x_{
zguxa@xb(I}Pvf=m7he44g9I2lnS$8khKDv?;D<syv4X34r;Xa299BASYa1>eG}+vW
zcA)L&@q(bnCmpT+KUd~Q6lF@{QiWqP9&5soK##j3n{erLk6fN*S>!0vV{bRw8m7(Y
zLhSCj?CB1bC*-~n<9n&oh&6(rHTee0CQTXq-`Ii0=?*`X9BD(sdGU2Jlogp1q7S>R
z|9)S2SpS(*`8=U~WxGIkCA$6bb>){3u`GP{d0)C%^|vDta(Ek{<G8`er8(>vpqBQc
zEJtv?&I)t=IC8Q-8M5JM(2EVdn6)~~n0TIbx1!otMl4@nHumbc_si(K>T$CofZemK
zDFM+B9vzwNKL}w3$JG}FQlw7EV(r#<LcEOp1zxR){{hUcuMAXtPID`dPsS0Qw=$`R
zHXG__FWBd%xh7{N8+&zw<v$bLS)aYGnnT^-P9&>cyJTG@AAvUBKf{uILhMt#t682a
z@QfdMyY_kgT1V%;J!Gj#y`YE*6%<VIplQ|_5xG4%^4umO{v7=f(&5Kh{HnTR|8%_l
z(EtpI(`jhzh!5`riZoUZm@hjZ2Vr+m^-l6oF=%L4B}!Y{Qcl`!zO&8f#)6Vm4rhNi
zZM?>!m4;gLm7FNN5gRiI9z`sYC_h%^P|hTw($OVF>pXki^!t8}d^nn&bM`H^!_SF!
zNpN+@Jz9ITkW)s$(6&n59zoUqt(7L=kM3I&Os|jj)<MiFds@GEtaipvPg>~QZ?XS?
zjJlF*|LohEC-a9E$%7ShIrQz0<m?Wt825P8)ulDMsh0LdmtpHq1E(xCo3<o%LcIFh
z9+=^Ytp(a|KfEh1=Lg&n-nqVB+dMS~Y&f;}Jyf4<wZYo?%{-%}s;4Wa2es0`@|oD7
z;@!epXPf76mK~q(SS!>ox%pmueK0ay0<l#P(QEIb`A@FR(O3LmqovxV;l<)=II@|O
zhlvuHVj_E$%KEz_?<3DnJl_+7lG=><KFQ$YaapQLiBn8oa2@0Fvik1ltPMMMdF_)<
zA3G&w7N%YKP&rb6o{gtsQVaf+KN&17qm6R48T@JhAGi;EqZ~|v78x6H;i?ZKD|7z!
z#IH(t8vO9&X)ve^KG|p+RQ<S5`1sWR0@HMvf)C=$cJAO;oqquG#wXr-jeP=7wVlU-
z?T7&fvduMhCyWU>jWEG|mx-|2UenKhjOmo5+{#;;c@##)!CYGSOc*2%*D57yPh(@+
z(75S<U%N{<*IB%JIBaMf<lSON<5#KW@$cn%zN94tR~r9-w+yeG5tDyr>u5hF$#Q}`
zy;V2#o(|2^V2Ij|W^$h8#F<81QXT*J!DA3b%Vo)6TzTLmu;)Y$p3;j@=(=CKSi3U6
zMSl9YniWHn$7LA|$TUxwbbKvanQ3&~wpqH%DHbWPcf=Fu@aNL3-7oDhgYY=XWbhaL
zZ2i`YU3*^ki;)9wj7nCM{PTNNa*>+G|4lpd{$I4SF}D9oJDdOS04%xazCzBiu;FRo
ziSh2!usM=D;qni~{vuLN?TuKRUb<Z1qdX(HB5;e}JTX^_<HHc}FOGyjJ!Z-+3JP+U
zBcROqcwgpuBPbEhm3byxd+KWSCAR}9|M}~pfAi4h|3WO4KJI?A<R3OO(&W{FLDOK4
z5?7N(f8b`~bm!Wm@m52g(Su3BkDR@`O@f2~=k1C&{w6pq`oVdKL<)6NVv1(9;K$#@
zJ%Rn**8%-!Tr2to^y11&=Z#kh1_KPyys~=wY1g@0*|z5O5b`m>x>t&=^0pqYucFf?
zQs{j~Zd<nd*iHeNuGS;QJW3uO4!Zha20OV5zTsL()Dg9({!i|f!kiha7-tp%&(*{2
zo!`#orGZm<=?1f61=UP*1KL5t@ez||NCC8qXW3~|TXWCIEEV5En=KjT`&cZkb|Ns5
zPEh632_6mIP9j}zZ*8Wf5w0r=UbS9L^0Y4r7K)xOdG}CMp8JlsJ03@viWp+;7=@1;
zIJN|grW!eJxlUCXIPi9h@HO$@@CVMfWp~iX_db$qx_-i6bG$m8j@&B^`~4%lEGIzb
z=hbz;Z$l~-DX{O6T;&#iM}(sa;I0G97lSfI%=c_<Zg}3zNN*pQJHNOg;UjTWq}ggS
zFj^ocP|2Ex?0C{>^G*HCp~wrg)*5MM7&yU$2S)`~T%b8rbd~-GYYh>VJi@d<%gFsJ
ztY;lpEvfAUxx_TCAL=p!H5Cjlb&S2)sjQ@Z&50+1ZtS_*K|Q-uvmgGdl|ReG!zRa0
z<8uGc$ol{K#Qu+T6*|6jm<u^OZKj<+34kbM=ab14RAI4vw12O@DPHx*%4R2qGB*3?
z!XWmuM*ih!lC&P?Tn2_(x$nJx$MeanhH&33?w+4$Iryq$V7}ar@%ZvmEd%m8ksoF3
zl|>g@@J&3cPyIJ)QbQtMKX$IJxx$AMy0`bLyzpS9`7@~>m}!+*h9Eau-@k)ChK2+~
z{8?;T?H>TIFjA{WSm_h+QUB+5SvA)du+1yBsJzTNT+3!PC1df-OPjUyqX4&N1v7r+
z+c#elQ>)cNz;)=w9|Tl{n{?jGsDV>z82QX8Hm1Khf6Cvu)yfm8Pj(zDfjBq&#Wwh$
z$H7r>pq2uM94*Ni^J|4x#&J6+W(wg6>w1z<)AY>mrV)lpTSgLrDo0@L8i=Z6xw>Yv
z5xX}QPiq>0%ooX6TTz_cL}}J*14Kd<h&HfUexDw-H!EwsrA&0JPLJ=V%AkJ_jMf0d
zerpc-Y^M%|6MEDXD#v_A?#=o(6DSh4s8YmQCAtYw)tWFM@I4dY(nt4iPBC(eulmMc
zRTXc<BjGjlzK+~p@{hdT=VAX;ggu}ndj_6Zsz7|tLK{J+`n<c2g}>|ryTPw}%%^_<
zSyH#QyE{(n&Pi~AQZ>(MfrFH%HByHySVLQbB#a-ABXTsz)(ES(sjl64Tf}THXKx~}
z)hpeBHsW6E4;H>2s;f%09G03A6R8;9m<KXS)75nUvQgpVm6j7JmMse5%<jIr+jGUf
z^h+~*`OtO=Gb?O#l#1`W?MG$T!YA}@z~{o2ORWfH>l{>}NMg3B$xNd!h+XbW2_BUN
zOr-IffOd(_r%8VgxdgD*k(Ap}(8-5<S(d=*#S)lw&wPD#>@%Ii|438HDD6K{Vgoq1
z^WQ$h7}B})+Az_8GjJaoNR`4*^vZkbn{Z7pu1p^*aT^a0nQU=TY4Oy|Ign^rr}d3!
zswz*gPK%w-1mUYqooQH+6!QVSrs|Q;QV%9d^nB6j_EhQLG5p+#4`xKF4;T4j49|~^
zwL9;hf3fGJruRROp8VnXHCEJS#6t!H57?Jwd2D8;Q%YsjR8>^4>AJYhb|<i-nUbfd
z;g_e~x=&3cE-sg(R&N_K{DdN)MIUPBqwf{TG5e{$ajz*9V|=G8M;G&ni<(~5Be^$o
z7U7CSztbHtid;f8Qdp=}p!vjMg`j_v5r~e&T%JVZY5Kv3X<a{Wsn;G^5YtZft9WF%
zk_+Wu6x@O5y#1q9J-Vij|1X#E|9rG7s2<?s>=N;b=(Fxv#y<c&VH2=py&ChHi@Xna
zL}dgWy+Cv&?jPV55AM34tsyvJ#K!Bzj^JF#cZWa%bo_w2lr>Qd?-E)Ab>Xa<&O8{t
zI$3TV)HS8(5jJF{RZ{7sRE_Lz!S4#A^3#^q*cm}%MTaB^C%opvSt9GB1{2%{z3|`a
zG=-zhDu4Kcv0RJKkiMEP(KrIy)k-qfaV5&)=jSJ6GFJ`OD-QX{t-T=F2o(&e7%#K4
zqYa)kuM*_!@?$e~{|9isv4V|O)0y1IN{?2obD<}3YbH5lr?djGe^ltHs+Jn)izfgL
z&MG!ziNDvkY!Aak4!cf-hP;rgXFxcS$_$Ug_|0fuwj~<E#Yr5#H3MgCoLBdBZq`(e
z5K~Xm-RiMF`&y1GgPHG4i!{h*^F=;=*FMEN&J*_!Ihlwhet<H8Ir!Q=57I$<cO?>g
zb+fG}mc}T~)t`q|=ggVjg<58mZ+%r^9K`BylVLo0-fY1r@{3v<l~2MzR|_j~Pw4rS
zDhjFf^E+eXcrx$oVs~xsbveUuqGqZ7C~32UXKCpyUX8HX>)!r%^_r?ZkiM_W_R)*7
zncmiq*-Xbv?JOWKYBj}U=$k{9`Br!qV=cZA>a(%)Ac77$t1#7)HLqX5NcI`b{CrAz
z!n*bk`|xFAt#XkTMe-uOf0xKNGML}o_}U!n3pt~bLp?kzFy7EjGW>@PSFAYtH`c6O
z9CGW1zz1kDyv4KqoaMXT9IUaP{TEs1aR0@=C&b7Rqob}Ig27dVKFbfz#;4X}Y<Cnx
zuqweV;X3Xu-(J#Tdy*Q=hO`cJ=sBve9)wp=Uk$N;;lso1lfa@aE!dIyLgw}~;@3R>
zguYVW>NEuBE)>gQRDFgq=U?IwCK{z&Sj=tK{Y`C?_IG}0UJt^%JG)-a5l>pi`$hVa
z+;0gH5%q9r7dZ=WX~dSD)uh2?t|j?A@ZL33mKiZXrV$f#x1YwpeD2h_ZkoNSU&QQ4
zQj3ictMXeqFfa$#&*?l*_(`V)^d!TiV#mx@ER$*#%Fu&{PVgk<;6>s)`QZNRv}=#|
z$^a^G?CxRpm<)#5o}<a@GY`UEl$u)3zIMwb7mi5W@mG0pXsZt0d;h)VAWms}!D?8I
zUshJ#Jzbvgg?&Gt|J_>y%`mdlN}1D(<TD?b5GK2}UQ<~Cx$T~gq<MXZiF&SrBQ8#=
z3w^1hD5ejA4fhn)m{Kx%%A^|4qavC&6M7DDg-brhtpUjkn$0O$%E_)CX|R=6ba$->
zf%XoKAl#t=8ig?$NBbOexoNy03qO0mJFg_j%eKq9(<YSo`x3GQX>Vest!h}aEM7k0
zQ-H79aF@@yJHJF)3rKUhtj@9UH{Uk}+qYGn)UiyY>Qvkc{A1p#KJJ+Q-yh<yG<Jn<
zOb)x68i{LhW6JTpt1D!b;$d05q`F`=rcD?jnqeSo5e=S$79$wPH$`16!Ei-<xO3e#
zf`&P7ZZ(b1+C@4cElHa!T!y*Zf4Jhk;Y_~uuiRU|)Uzzf_WjXo!)58-Vn!T#yhQm(
zGtD1$_y|k-@;Kb8iBpz$97l{te}n!Xk+RqSB~o_bzu%~Jt)gh7buEn4#)$hEk0^fb
zAdwi!*R|me@{-5HH@Ba)wyxeI8!;Rej7TML<H&rQ7(lt`Eqg`4<UmK_w#3I;QQxw2
z#q07=W6{*(zttQE3t16vm3z!)LdC90yyu&)DVz(85l=-9lAQhlcB3u`8m`s{ysUfJ
z;_&&wndxZ|2C2GwgFwAvJN_eJTSK0``2|x}l|v;`g7U%iZ^dvUF`1Kj;cJg5f36jp
zvI6dBu)ShXpZioOVn5AG82AmmuZA#)HMiziCG3fy<(1EawdZ(LRPi1ONycpRal3{m
zcQ)AJzcu&WQB8hp)+h)9f=ZRH0zpEP-n;bPK?ooLsR8NI1q2o8y-4r9_omXj^pb>5
zkP@0efDoK`@BL=YZ+-L4+?iQx*7ryLIqQA1-c!~&&)IuF`x*ZVoe>wx5KJCIc1V)C
zuq%WvU$otc+$!S}B;;Ppnq|M|Dwmg~vs|3*n!bFnwwNjI$twtSlr_VZdyDfdjX;vQ
z^Zi{8TAW*@SXgXwmH0P~>B_IK*KYGy7O+Hi^*2AWb2$oET9_J|%-M1|P-9Gx1OEeI
zd#8_LE6geV2iINhu7*8P1FOgJmb>hG4jCLq+OetJ;1q)|4}+Yv*4}E`POcIqlyk_4
z#5z3ZKbaUQ2i7yN_hxlf!Bvi#z>x8>-3kIQ82{%!L*qOh)1B_-r-=Fx$=Qx0v@Jsn
zTs#Cq+3<5LeQbI{Ta`s7ji(?$@*7G#GDfmTrq9yWDle2s<?)-7M?YmxYYe*{Rm(N4
z{zT^MHI&u(0kRURP?UliRA7fgGXP&!HGfmH6wsiocS~(nwb4i2PsG6~jCf{%QHdIB
z48>ewK*nSre<J&|VfO6>CE#6XuYXLcK*{5Wv0|=Iqosp!c2wrjOXXf0d;&DPFa2L%
zEVkMUHDSI_i4UnLWfv9ZSA{-_@CowGhd4V4$)&JI#(hnlG*nEeFyNiI=iBmLZZdV(
z($zqkM_%i>tllri59Oz<evbdFGW##2#ANqOK+y7UoDF|Jl=<G*&>Mm)rfRgyKiG&r
zc~!e*U3Ni0^VmyiDm`zf7CYaVmSVD*s_kCw>;uGRxs=I0(|TOhqy8y_(N)0!F-)&z
zGFFq30!}RwsW#txQH?0PZtBwaBvCqoU}{TC!o>ySMqYVq2ud`1KzGws)5VC0oP>5C
z2nmTvFiNu^R1MQvA55ne5_2VKW*NY_kdVhM*49jmytnzjJxbQS-@j>9p8Tfm-OI#6
zf9iOn$Ol0WE=qMmq~GIizM)7bbJh5b!w|@M*tM~;s8Jo4KZJ}bZN`%5D7OwmI&ewj
z__Ny7>Q+p|{<v>dY7c%er|WmtQp=r(hHMW7-0iY%-;OJNSr*vyHR5JDF`aLg1&<NW
z_7{W6fTw}%F=|88-gU9;sv>-9p>aW@HlgaJ51*i@DyO8yQ7O&S@T~Y5cG4PwcQxN{
zVJV4{B?}bTJ;2k&k>Wv^y#SZo)8KbNm7yG(5vC{KK2A*a-P7W4pW)K#?Y&IbwhVfL
z@SRVfUZLr*P<JuU_BRu(b#X#Uz3z6MF`A`axc0o*&wSygOJQA6T2j$p`l}(r!1|5B
zr#oP^aqW=9jHYEL$89oGMSTSsgHJ}<OXWHW?mF^%@;b4aV3@gN8>B<=**<CYb07)(
zd9<W)_4ll`m~w0tnCc05yNL;&2Ryq;4>z)JETX7_#%#1f-}H@WMRKy97JxC-Q$_EA
zw{}J02Iea_-nJ~me5-$q166&$&R%-h+^D^r$j>p^wHT?W^D&)$(~9(V4W(@v>5)m#
z8*>Y)=Ag0c`1bo1(j9^gZ~YZG&t?}RqxhVkJ-^^&(KS+$mya4TlvO@G>Yv~V2FctW
z?ov`47dMACcc31mkuB1gD*`j8lnLzeruD?_@1#a>87CC5-&5l}jY?8~|A6n!9ruK<
zx6E$!hmLm!JP)M12K6B&8|Od-a}De<&~~-^YM;>`irx*TF4^$g3Ip_~JL&nYPeg&G
z91fe>-R>shz_K(7U<wBrCDZLy|B0)*p!K$2yjCiEuRzVswWeBkK0{knUDZDK>MALz
zkems<r?$883*7uQ*az=!*w?B%QDMnqtMs@$1pTi@(1u10fwcbMybJUs!^Q~#0^m{z
zL?1GA)`{ENZ}{GKJ6G3HsBMNg&kf^`B0K8s5sv_jZ!KBI4RG<e4j8*p1YZgeS=L+Q
zMw`!2cu+>lc*V}>75*2j=0oI&9=xN{Li;%#2;&Ia0y0P+H=ecX*9sUDx=7Ku$I%D_
zt<P;$F4xIE$9+QAs*ln(QjsK!{<(xPs`tK8!kxmDn!?bxvqCAQ#Dg}46pgBO>jcmA
z^UNx7Ax<;#o9yJ2252=72L2e`;{$~)DE#ov(t0a`A<hf)qaOdgdVLtqq}IoG>@)mY
z+yo`!SzcATi_Mq&tsLnYJ_|_?Do0FJ>`Wp;HohgL^(V7BXwW7-lDrc*Ax7}GoD}+%
zQ@R@IwN9lWEmB*|Gpvu2N9J<}>4<Jr5IPd`%BWpJo^bu)y_!*(`>;Jut5f4Z@WdWq
z=ccWDmO<wRf$2N*m|ockP>yKZJNhY2B7*4DWQ+6h4_FSGr%>WK%eY$L6m-N$7mNFu
zO)IAF9V>V`T)1jU1!qUoQR6N#J-K44K<OF`HKNH|uI9l9BFASM^5z#@vmLyT)a!H%
z^XezDR$GoAw{TLIN2RiQ&ETydCs^qyv@cG_$FUiv!I-O4C6YOpKdMg@!~268su9tX
zhUwkZG=&>PF9vm(m=06yfay`Z3V;N8`NAj?5>oqV3ttF5j|D2o&55fiNe4L=w`7X4
zTV<{)6>J;|gSKb0M)b2nz(7He?&MTXylzgr*@6WWRv+Nn=7#vz3QrRDrqWhDrJ&u6
zGAWS=Q^`5m5tfEfnRQRluhk;UdR*$^+^ZjXXTFO#vqa(25@iB`c0hN{kO|uWJYS&|
z{5D5xZ>*#!AageJGpS*|9pZezeyi@`D>t`SCmKc#Vm)35qoSct$dr%rwrYN)QLB(C
z5@ivd<DocGg&B>uh%tNi*3^?@PGulZF4oovK-qd{mHkimnZA7`z`j5Fz;JRzqK`hR
zQNzV|pBX}8%;{{aDoC4MN=6<T5hE2LMy4=v_UdNwBhw-7!v5L)n%taIrq$hx-#Gti
z(DxtL5%}@9pzkk+aBSW}3s6(23!*9c7`mV_+vrUtR!`F6HIC^0Ve56{M{Yr`HxK3)
zar#1O3@Z|A%N$n2JMM6M0vuKt=wyk{uZZI{p?(}9OE4HBc8n8pA9t=I6I;cAP~l>t
zOSs9@%_C*7tAB^2F{!$wI>yT8+?l`8HT8)B|M)^@cS;GIjz^G`G099xJ*m!Umc>CL
zVRYUF{8`hdJzCH-gC%aKS14wyuscbbJGN<sn6~^mCUN(hbc)sq;3DI?)4P)A&H71u
zeVgAjlY&Le_j4-rXS(P<<lVZ&YT5XbMR9QoKvB<Toyg^8adK5z^%LFL!5!l7@yhh&
z-UvVV9H8;2*YHC`sP4?TDJA9VGbzuV1um<1yEHC(voJL2Y4M*p;U_VYq`1Y-?P7U(
zPhCowbs^(*1U;z>vF=`UVE>+|+vz3e!T1fJRyp5oEo35g>CjMt#l$EX>(962mNct;
zR`JnL&1B*8YeBp~0-SgD*KD_T(rsB~_TZ9z@XS|wG0-$x4Y-0?doy7S%+xm=D<1C_
zj_a|ppR0<fk|1H=Tue<iegwA;2GN)p;~V1K8qHdBvjw_5JUK^qzxdMkbQZ#VUvipD
zd8X+HXFX+!!*jV}mE3PTGvOxq1(DO|_m_OrRG{KS<*Z8KDH5)t4m%S1k1##aBan!;
zOOi@T3c8S(M`v!WuWU5bgNo~*E?z!Fknstd)|IH_!#DO6!Zj0M&dTV8_>*V%A|2la
ze>$l)JYpp-VKv&658^d{j}_z$pmBq+C@ja;G=ulye~AL!ov*!OLcy4JC9x#@zfB$3
zxwFUso`-ifocK}KdxaDGK{z|OD80y~vBrS>4u%FL#a`2TG1c#RdG)6|3?4L>G8p3?
zTE;q%Vqw;K|MeRUP*{WOrN+*&W?jAC{*tc`kdMJshvBJ91&B*bga0><cR5(u9_2x?
zVH6Q7msDl;v``+DCZ`p*?utdLrO^z2m9jTx`;sFqrF>|4AEL3UhRcQXPA@j;W=H$u
zg$e~PFtKVz=##Yc7tw^dgWt0Qsg}iPyPJ~J5D$hG+iePyZs4xXh3fGN>jX-7Mr+HP
z!`3Y8l1dC*J|zxTm1`4m+olt4w1O9^3rfx5_he?PAJhJb7r`wk71&K_x7fg!wy|<;
zd^DPjpo@Mn0dT>MgC5HV=M8P7M;%}6Ga^Lg(rimY$`xKJ$7#isFp3&p$>SZKM@>Ln
z$X1yb8;O)ZXbS?;KTyod>1osU8);9dt+s`4=;m@fTdxd_7B~^8Bq7ZGmOG&EnM$}L
zzT14mL6{y_JiZ{J-d;&BuArcL=ypi5Sv0em{>j+w#rFw{>UKPD@@|H#>+7(eglha$
zwV_KTR|b+@rz|bOMcgV@dyxQa;9$N3PAbin=IyD@y?^rY#)8gv4W+r>%w-?SvlNif
zDAcI9GxEig;c*XGgKSF^-q-Q45-f{VLs5E8X)q6Q9?R04>OFZ%2tig_TQ{Z-SCqpP
zzx<$@BK6p<B+Lcgdg3N#!zfRC@sYC3_2uPy@myAFrJFB|8VjlEberw>jvz|Lr1s(L
zlprU5W-diG3LGbA_DNXkwzZVcH{(qcmWOT2JT`hFKD<YyOxxGLamMDZ_?LI)+y0<`
z|2g#kmnZ%w>^;c*c%LWQlx|h{<frE4#YXyJ>4_<LlN^#BspV?hR_WEN4{tW+tJR{S
zrjDbjPqNPePGMy{B-IsA1|dv&hBuFUz??+wSR67U!T2J$Qg^!-Fk}C?ojXcEf&*m1
zU7z5GxbN&GZ54R9kuBMo;_t(S3c@Q|6a4s|WN;5pfj$dRryVjgofCY_7{U}|yz)`}
z+JE6-bfrIH@T#ZC_k-o3X8X=)jHB~@qXGU-g8QUpaZ%;U4CLd;?0WO-SNW=AuHt&y
zV?a5<uprxxd1)!6Ep!~zj5rhTUkeb>gL5^g(n^zjc}O^yo3HvaH(%sVt<DcEXt}g)
zYgoX>wpup??&D$y<tlEhbwsBTjlPcH;&SVvh)hro(k)Z%-!F}&E3EfmQoin7TDgll
z|F*l&(_evl>mLvAW@tCPHSZ%)r1pBo%4?iU*m#-Fh@q9OGJ`S;)K0Dkq~aaZWB0+e
z(^Vr7aA$jBjt*;d&KNm3hk8vjoYjw))rH4J22w;l0x4S`R07L`2XguSya%&RkXe)N
zfNvwEBhBqi7;dN!L%aC*p-1650xJAigQ-`sm4cK$cZ~H4dGroqg5iZHX!~pZ@(ZQl
z-ZSha!(a|AU-J`992mVgyj`O=w_$&RiFvw3_Cd6{`L#SH8(f?D#l^)g<&>_K4ZHV<
zw7Zb`i>_^J6q(X;V5Al&{#~gwov&80B!Ws&rj28sNx9~`VPDEy{T_}5?n44+hW0mI
z-PWBgH0}(;L7xZW=z2`Jjn#^j5pN`v<#IlmCB|NOc#q<5?PR6hSTJ;9f~OM$zJ)@A
zMzd><BtdhFQQxw@@BeI;VzV){I;Mm!brVbYI5lClgt}sRiRPA$Wpk9ViF3p0i0M?H
z&v1s15Yu1AW@E$JoxQssPg0lOjMkKglpO-nJH@FD_+_WippkeV=7nfSXUnaJZOHTG
zb<JeMD9+liY-%LHc@jF#cm;YXR^~Yg6#)k^`3KXp8TSj(YOF_&2p4V70BU)};~Pr`
z*&htev(O;nq%kKf1e^xLKZ2r1UPVGRVtZtTq<Ba`)QNc=`KtG6;tlA=w?|Dmr8dw3
z-7Z|MGCt<J=Sypox;8TLFOD_xA~t!;ByZ&iir!N5@dj^3+qa)<En|_!+&c3hizZ~%
z`IIP2JbcUEvNgglh@!r~=((YCBj1Ny8JyQ~0d+Ue&k*M22;pI_tp+id2I0uxI0Eh9
zV&7`Z>yQJWRL0J=f6JFSc~@r;w3Uy4W^$y%or}RDJmy|q<yyGPM-K0g)$ZF|%M_d3
z>d@-y{e1!+Q;?a4jl;Z=It`V`x&qNM*^EJ9?vTN^9zsz+sFWeLw!0&2*%Inij+yzD
zi3uy9OFA)Le4@hA67NG(_<5K9gT9)}!{;oC;W(7Gqy9`6J5cz}vBN#VAS2J_E1AN5
zSj<ph(ghlx8o2Wv>C0UVo%O3r;GbV?0}jK+sXo`co|34~Oe^9G8Qo@Zt}sz(Zh=8-
zPA0?zdyP_pR3UTU56&l%w2G~+4^<Mwl!W%>9hjDG!DZfnTF~ssVqy2+I8E$e*CrFL
zi>`pB9w(R;jEti8Qx%mljk!^zd4Hilfb+5Y3qI`xw$%>-{$~3tNh0vZ+Ac<9bnFP&
z%f)lXqY1qTU3t4D%wABi3rA`t^m-uy4t3S!ZHg{-8hX#mwd-{@b3Z-IWQb|P3~xny
zEM9Uu!Y8t}V3vNLWxem!^w!S6z8h3VJhMAhrLZ5g8zGk?P?e0`UUBrvfD>yJzdFxj
zNIxf*{E9?9FoQ|FBPPx{UjD@L_5c@}cK?%tb()@L;p?X#HZamB<iBx#AP?EJ7;A3b
z@C*ipmT&&w!f2YnzX+py{sUq3-|KMwC4T-3>h#Cq`%i<6?Q0j>Unw~YrmyR|viXg!
z#hS&X0CzVBdp-@$8tD93J3iyjp9Z^$HszJ3s}2}F+6UbM8OHD3wcGY@fs0nBb75My
zIxm}cteQ-bQ%HS&=mND}e#q^wW$=~Z7<w*6yZmT-3eND`_L9RUGR^l1;}ze;<y>nj
zxc@A>^;$}X{3~M_Zf%#L)p;05vv;S0i~9tI%l<Os!`t6D-J!&FC$07l+x}5fvkT(h
zyfF!$dX0g_X5;H+!`8sf`6t}fboZd=+Y4DQxBPJ3NvH8An}%~cMCL?!Z1PITEu6_K
z>W9Ri-TLYfEHk0)+t2NQ(scKLI{z4W(`5vl=8c1#;mReSPl|Co7P-$MP9JBGOK3(t
zf;DBGot*Z@|7w4p<n)F!9`Ypi+l&s@A~T{czKT=Gty_A|<Z?aVc2*&_uRghjuXhkd
z?k?OQkuio=hiYG`{Y=lz>5d?7vBpVy(xX`a7?9}U%k`$>Zmtykz=#(@?K;wlbYaNN
znRhm)miwL)W*fgOuXQR));*<r_ovlT_jA9PQYm8(MrMy~uW0mz!AS-~qu6KLgL~4;
zN-bguo93qIt=NUeS)P<ZYhgU7cq^UDoF$N#yip5f>#8HKTK7$DHG?bKh;acak<hpT
z$>5~^G2r6Lakq*sc`HvRr-6{OV*gbX$Q%|v_3BlwHhu(s<W`jpHtzv)uTnx+d6Hu<
z@<AO3)ol$n-dbzxWFgK;<u<kFK*T}kdta)5(tYCJU2Xrm9?ez+u$lNq1NYO7+lDKr
zn@i5Uts7qcL{mFk)vg5Snd0pkDFF8RhA2ETs?xKXD1w%)OHZrPQsnI22)COcZ<Gyw
z#VU*9F*4@Fos)@816%S-IHIMQb<m`~GaQ@uPYe&8Tail)QQcleGZRkgjW+VgfHPp{
z>&0pvSql<>{l(qk{t>--8aGcLsywu^TfF`VVm6P(lC=@RQGzT8S%lkoPF>Q{c(Uil
zXeJ{KV$=*gxCBtb%IV*!lRz_+dIsNSNbdF+=Cd>^kmkQ!^{CvL*z}w7lkV`v`ql|2
z9}S<Al3RgY4>f9qxdHKYgeMm}W!uHQ0IMe7vcV=wN$bhMXEfGX$~gj4>OV%;)HXjj
z+EK2CZFJ75{fHq9f6E;^IGe+)$Bs+;)}vM`*V=Nll7u(3f+?*OPj8dt?R;f!7u)Hm
zU$YlBN54)0C=@=P9PeOv11pqLa(nUOG?C+pl;~;>h?2jgRql!59h<c~y@|AU9NuEG
zva>Iwrf1t4yX}4deZ%#?DC7Ti#{SQS@u%T`lKl4b2AQ2fM<o@vlNE<_`H0biUmQf`
zz!#8dEvUf5l?$he=Pnu(CT;vLcf9%n#p2Xw1s@JrS)YC_Fi!3;@k92n!v?y4QH@Lp
zw|lgIelaybp)EG|sMkJ?G6qL0+4#C`5ShOMiRM<>VpK=OIGiKb8Pd3^2yL<s*lr`%
zs#x%3Il=2dezV7GdfEs1TL3zm=u3v?wv~J#CByySIB_7qx+apqX=p2EGGV}JvO$;<
zu$dwmRyv_?IKRp9YqlXri}FRtv%ZLcyMWRmYO=9mZ@*?fGjj{1k?v@nm|~FyC9Nds
z17L~F0ubnbbzke?ERkw?4FYQ)Joj^+?_PjH8+1m*KS~gSGhPZ*?e{H7ggcNZei5^V
zV(IqggYjL>v^}m&75QejPP!G7pjcD!AiXgzO)z>sp>GQOWWZqE0qn1z+9s<~8tRCC
z52mY%cP=`NYw8>bTtQ`iS4?IYfS9tsdW?58oAw!>VJW)IDsi2}{so;;hv`k<&~@oB
zTCn4d8Io?=SsNCjc2W3>sF1eAKpi;qIK1-FLv4+5=#4epv))fJbQ3Uh!7(Kg6K7x&
zQPF?2A9FZhIkQ@q<deF)0jJR@oR1%V?nme5%v$z}Tb8xbW1ju)OCzg0?dPFhFd=)N
zmnc|fzo!1f_YwE;adxS)Xh$Rk$7r>6?#kG;<^|6*HU}VlTx=1hfdNaH_@$?)TSa_k
zAdJHF3nZYMX0@JY?d2GEQ$=nevtA}kt0cap=dY;*r!(7Erys1Y-S(Wfc5h}5K|{;p
z1H`S~q<i1Ca;srdgb9=l?iZrE<xWPg%I%qbo$@&AQzL7J=#)5&H$2a~)H?SZ5M0F>
z-21{AT#Z~$J(M$*<@^ejDB_ICX!&HSlJO`R@Gt!i2}xH*%)Sl5`j7`J?N}9f=TM6l
zef$LdyAHeH$LVY&xVbWhmNX41QAtUIJMA9Vd!>+`<K53CSEjE|yH&0sNGCQAr<;`T
z&i8IMLOr~wICvG3N?-xOUHlLGzQ9aWTkOW@_1=OVUfO5s3m2=+NiF6yB1(mqUuC~R
za4ioZS=+6ZN8j-AeOwLmW7ak`p%hEK?W@$`cXil;4!F;L0;!rD@^5eJX_2*z9}$l7
zq^KRVX>E<YNKiJAV0EJypyMma-4z<T{C+CPu+t>&UEn4C*25+6yvnpqm`U^C9>UK#
zs&FAqY&Rka7U0*#ODyH$Y&{iiU6AZTQLUpzR61Q|!P?9Nd0#%_oq=_lgTMxwOjz?k
zPg$}!iE`e$f5*gg=T;ECt56wd2ZgQ_HDqKq9XM`|Xl%qck4=HTn^MOct5fT?XVcCh
z_}9N*F@1lXpAuz2f?ugqA0*lgAg^tcetYe^Th(^4(|99hxLw{hV1;}OMDfo~v@cHk
zN`nvmho_w@ub|a*9NIIVtc#U*j4upD31hLB0X4O#{M7Rs`{gQ>>Da8cnZ}cc@1BmD
z<FOmB9YH(o9wm=ZJ=&=pS%D9)q_uMRZE_pcEO^~m_|Q%*KcD91Uk@s4js0{GIdr8}
z8hf`auEIK*88C5Ug|VGMH*;XCK_A%`U9HqKXYsgO`Q3M8xa<~Yp&{a$mepa@OsGCe
z8c~bhBNF>ET52TW5mGQlZ{bAq)G8p>!cVQk#p^l5tnWY)vpny7-0<+?dB1-D*V4?n
z$~ST$IZf&0)tq895DOnolP$>jcED!0jaOxRKu3h}!IrSF9tUS_5{DysjT-BmJY@_>
z|E)|J`K(FF6xR(4_E5q8deP}uy;Ba3v&X-29y6iYqc^Z^)Ox>hI&X$ikt@DDmwHY2
zuS{aDYK2X<Fe@vkzeGoF60v-oy%!vkbclbor}Ve|{2!HF{@uO(&+hN>K;N4YI^adZ
zV`Ae9&8KN~bGcbvHlqZ2F^g*CZlU+Rl&Bmh?bf1&_&e4gYUFmb$t4^-Z9%0ZHyyfi
zVrt;$@TvJU=Tr=@qX|pM&NI`#a61Wuhh^b>4SBqz$;Ya9*a~mMBh7(ziS+JqCxS)3
z)R>V@wx1c-^;IR<GNOy^)sEURhm_tX2SW~JR=*@)stKC+EoS%UKUM1yT88=z4}>MC
z_NzxZc7%mX&AKi3UT^Y{v?;l_I17cZtEP{g9*w_>`ovaO`}DmwRbhJYV(L3gAI!z;
z#tdHEpldEpcp7}6Ccs-CBln59M#|)5H?#|N2LLY&B?zm^ivV@ALO=pOVaMAjd|Fx&
zZw7!>6}`2niEBQ6RQyYp^5`rP1|6IdFvsg3(MawBzw-B9$6pC#rD!G96>hl&H|p~B
z36c@AY2rUggP4ztAh|#fz8b$<eH-78lLTt`FkMvlo|J<9mSS6NT-2a-vm#k^Hgi;I
zQQzYa5CsJp+roaW&@9{1qN;BjY1S#sEnY>Mv1-CmyXAZo6L~USqOV_XHHY^j6vJ&C
zLrsVUi3tjc+TSQ|$?59@nTaaZfS*mrq}FU{wVV}d3S<q-!U#)vtJGA8p8?Xd6a)mO
zM)k4*rFD<)Z}I*L64g<Dg9)CL{5)lvQYkF+j%1)-92X<uG4o5d`9!%=Pu_&v`!$#{
znT#;5Wozj9c3WM+m+4`MqadUjVmA0LleD%Xi#%>yRv=L-^<>xW+>qe2BjQojYT;Jl
zq=J=rY>O7z^S3`5c;h+ZZ%IO;qLYh?nPerMnCwltSUG1Ca~m;@`mxM2db>A2!VNis
z#yZ!bw@Si92rAz1djHpfuAg)msqFb1!82@#G9TQ1wX!dQRr3DH>+={ZFvCc*UHxI$
zQ~vSCMg9l4gl)VAEnGt%`nPLZ?_L|URCH2G$%Rxsmk-NIE@chTAbV!R0y4hMDf6dt
zD?pG5U&zeF9`MaYV=U&YL=21Zy#oEq%i78IS_<QR%!`>tm1p)FkCjmUZDs2xT91X!
zPhiUB@^S&ncsE!lmySh0al#s}aSnUr0^>b%097<IKOxYeDBY-}qN*avP%ycvtI8<Z
zkf;nao@7u%LS`JVp|S@Dc4F%g{M+d3KabD;^$Ej?U&a?BT{pVdT7wYA`eIRy!&+1o
zas81W#5$a&+2os*HzP4?a6!74atbqm$wOZs3%qWZ7Awo*t9|lYWORj!a%4U2T4qv&
zx;vjA0+c_SD(-IH+nJ{=XJWNl27xV>o1qM7xU~I&P_#)*-wLOTRc8e4JKLlDbhb|_
zIdkAl_#MS!1=T2!!}CCL|3SQ%bNw#G;{gV)h2EeVX6FU;_{v!yR?B#k5s-f~jLpES
z%yeVMSO;K<neRHIK`5>cY?Gwt&5-bD47!geuKSABj}DvkIf3<7Ff*6=jZ?H@hc&rt
z54u{M@19dzwzy`c$0pdjK_{-J=erjHmskb;+rks!-#9O-!9nMuhbw!Z2boTxNTzcm
ztkB0)40Sc+H-assmY*hlV2X9Tdg+Tov#jt*A5wHF{>J&4wC{2=Ac@Af`r!Wk6S0<h
zd$#7kaZGr8f{qg1*)St6(tBFi2I~xj5@tPRa0Nrw8TA`yVY@r1isy0Av`a(KBB&eV
zw70UyddPD_7H$0-rxmh|vEN(SPw*ea`mXC<VtbTlRNIZFM;)H^ZQj3voX4O!n*R)j
zAI7@#?_-hukFoH>#Ji+1p&~4pgHBb?u^j_vVQyMFf`8*^bWLJC53o0av-;|wij<D-
z3supCo2};Tv*PNYI*nh<H^*w5E;pad`+wu?yRUT5Q^!j0G%rc-SFPMMc^;m{qf)SR
zm=a$Qtm)TH!`b1vN|$xeGP^&vH<KI-E0}0M)YbY40Y(U|gh|3it8?R>H+AM%x%b*L
zgcdq^IcP4c^M7-q7RWCF*Ut|$6NbD#yhSnonD87$S36JblVmpt8%mXvv;k|65%%>a
z*XI_vAbOg6f;`JsrH}Kmy7P2bM1suc-jntDWeym(1wzEj*>nqyt?ERmelkKw5GfS$
zF=D+85!rVdPheM77W_l2m8}l8HAF2jIU%uCKhZSg?bMWf{wrTe{Bf)bXWfgh5{_je
zbI(`#y&G@uyk6i~<~;im_%{^(AGYKF@3VGN?_>Y$Jh(1NU;mdiFO$!;P?K^}aW2hW
zU7|@X9(;k)u-k(K_b4oWN+!XOex9@ED{Ua-UUXRTr`2J7>W`|q)<0lIFW=FAvE%5e
z43WtZkq8VBM+@wM@ZoWdihEyYb%IDkc}NsUO$pO_RHPTXR+lnj=(u^@EG;X6LmE1I
zS^}OFSEnz|JYoyt73d^NTx$-PAsr_EU~&Q_rJ`z5JD7wU<+{w{a@}J2TB6b0@llAc
z&QvkfAuNhYN^%|-amt0(GO$}u!yIKR^{I4p1=p708l5+y&J-2Z-@DLz#e+&|(Ds4*
zct_Kd)^-KyKwJ|e)9}H*M(<?)!CLF1R#lVL*c;f9IvF8&jH^7gsmi0_=vCVlXcO@1
zi5pP=ovCVh^=D$6yeu|dk@8BACjEg~ce|U$dPj26p$$)!sP+TO<Tf=b#RtQwCa;oc
zOxHXdIDiDWpOyovJ97p+Ne9QQe^I(m_b3_K;~Q2JYM_Mjqku0g;A7dr-+4Y+W`e_Z
zs2Bo0Nebwe%^(u3jVi*t&XY<GWh#_YRrU#5NPzdy<9Qu{AIhb``Va01hH()ecl&s?
z@W=QZmHE1UG6F}rQM`rk?#Rs><5kN?isPrWh-a5{CwH3{3cud3%0ot_os3+@crEkE
zChSEztATB@#b;Ki0a*s=oCqX5W6#-&qb`we1n=}>)GP^~n$Ms|?KAz>7(pP6yS1R-
zvgs%=eHd_YYO7yxkEd6;P^JX*;tm_PD0Pw+yHhQaM<f{o8<PlWQ;)(1R+72;x9whr
zMO2lML`n8`lKyuXqrZ_%mQo?h*i-N4J6VFCe=?8z@WX0_o6(bhJ4Cbp>!<U7gSq<W
zUiq6};Xi5IQ(?3{-=?C5Ka=9x!`wvgJnZl~>4p2We5M0IcoDIIJVmLgL8N|KM8UT;
zQrve81|fY3Zl?G|b%Ds&#kaw;+HaJnDz$+Mk0R;GhyZF-oiREwsCO1mad&cQa!bw9
zakWX`zLTLj`J7L_siigN*}!nT)XgZ=>1>$5)`6;4IACb57f#l*1DEni_X~ZYo92H9
zBd}YmtJ9#EO==+40&Nr?`y><EstDV7vKFpSNS2Mc=0()qw(GV0@j&B_48i;iX=0e7
zs^W~+&uNUs){fv&5cpbnFEG5%$s&{{uwcTYYH@7yxRItSe}yin?ipV@{K>#bt7CIC
z3VP{(+8!D>^Np3?NW;Q_%c0jY@_q2*DDSqhRv73aqinFghT>kKT?Y<Muxx+guhLRL
or!(&Zt?8neWM7f4NzcFUXMaMdKkMS3o14E7k^kSl@_X@L0B_-SUjP6A

literal 0
HcmV?d00001

diff --git a/bsp/stm32/stm32l010-st-nucleo/project.ewd b/bsp/stm32/stm32l010-st-nucleo/project.ewd
new file mode 100644
index 0000000000..4b27053590
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/project.ewd
@@ -0,0 +1,2834 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>rt-thread</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>1</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state>$TOOLKIT_DIR$\CONFIG\debugger\ST\STM32L475VE.ddf</state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>STLINK_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state>$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32L4xxxE.board</state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>5</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state>80.0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\IARProbe\IarProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>ARMSIM_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>5</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\IARProbe\IarProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+</project>
diff --git a/bsp/stm32/stm32l010-st-nucleo/project.ewp b/bsp/stm32/stm32l010-st-nucleo/project.ewp
new file mode 100644
index 0000000000..ff955eb8e7
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/project.ewp
@@ -0,0 +1,2259 @@
+<project>
+  <fileVersion>3</fileVersion>
+  <configuration>
+    <name>rt-thread</name>
+    <toolchain>
+      <name>ARM</name>
+    </toolchain>
+    <debug>1</debug>
+    <settings>
+      <name>General</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <version>29</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>ExePath</name>
+          <state>build\iar\Exe</state>
+        </option>
+        <option>
+          <name>ObjPath</name>
+          <state>build\iar\Obj</state>
+        </option>
+        <option>
+          <name>ListPath</name>
+          <state>build\iar\List</state>
+        </option>
+        <option>
+          <name>GEndianMode</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>Input description</name>
+          <state>Automatic choice of formatter, without multibyte support.</state>
+        </option>
+        <option>
+          <name>Output description</name>
+          <state>Automatic choice of formatter, without multibyte support.</state>
+        </option>
+        <option>
+          <name>GOutputBinary</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCoreOrChip</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelect</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelectSlave</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>RTDescription</name>
+          <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>
+        </option>
+        <option>
+          <name>OGProductVersion</name>
+          <state>6.30.6.53380</state>
+        </option>
+        <option>
+          <name>OGLastSavedByProductVersion</name>
+          <state>8.11.3.13977</state>
+        </option>
+        <option>
+          <name>GeneralEnableMisra</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraVerbose</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGChipSelectEditMenu</name>
+          <state>STM32L475VE	ST STM32L475VE</state>
+        </option>
+        <option>
+          <name>GenLowLevelInterface</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GEndianModeBE</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OGBufferedTerminalOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenStdoutInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>GeneralMisraVer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>RTConfigPath2</name>
+          <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>
+        </option>
+        <option>
+          <name>GBECoreSlave</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>OGUseCmsis</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGUseCmsisDspLib</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibThreads</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CoreVariant</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>GFPUDeviceSlave</name>
+          <state>STM32L475VE	ST STM32L475VE</state>
+        </option>
+        <option>
+          <name>FPU2</name>
+          <version>0</version>
+          <state>4</state>
+        </option>
+        <option>
+          <name>NrRegs</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>NEON</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUCoreSlave2</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>OGCMSISPackSelectDevice</name>
+        </option>
+        <option>
+          <name>OgLibHeap</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGLibAdditionalLocale</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenLocaleTags</name>
+          <state />
+        </option>
+        <option>
+          <name>GenLocaleDisplayOnly</name>
+          <state />
+        </option>
+        <option>
+          <name>DSPExtension</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>ICCARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>34</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>CCOptimizationNoSizeConstraints</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDefines</name>
+          <state />
+          <state>STM32L053xx</state>
+          <state>USE_HAL_DRIVER</state>
+        </option>
+        <option>
+          <name>CCPreprocFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocComments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMnemonics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMessages</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagSuppress</name>
+          <state>Pa050</state>
+        </option>
+        <option>
+          <name>CCDiagRemark</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagWarning</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagError</name>
+          <state />
+        </option>
+        <option>
+          <name>CCObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCAllowList</name>
+          <version>1</version>
+          <state>00000000</state>
+        </option>
+        <option>
+          <name>CCDebugInfo</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IEndianMode</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IExtraOptionsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLangConformance</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCSignedPlainChar</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCRequirePrototypes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagWarnAreErr</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCompilerRuntimeInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OutputFile</name>
+          <state>$FILE_BNAME$.o</state>
+        </option>
+        <option>
+          <name>CCLibConfigHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>PreInclude</name>
+          <state />
+        </option>
+        <option>
+          <name>CompilerMisraOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCIncludePath2</name>
+          <state />
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m0</state>
+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>
+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>
+          <state>$PROJ_DIR$\.</state>
+          <state>$PROJ_DIR$\applications</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers\config</state>
+          <state>$PROJ_DIR$\board</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Include</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>
+          <state>$PROJ_DIR$\board\CubeMX_Config\Inc</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Include</state>
+          <state>$PROJ_DIR$\..\..\..\include</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Inc</state>
+        </option>
+        <option>
+          <name>CCStdIncCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCodeSection</name>
+          <state>.text</state>
+        </option>
+        <option>
+          <name>IProcessorMode2</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptLevel</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptStrategy</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptLevelSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>CCPosIndRopi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndRwpi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndNoDynInit</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccLang</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCDialect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccAllowVLA</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccStaticDestr</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccCppInlineSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccFloatSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCNoLiteralPool</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptStrategySlave</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCGuardCalls</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccExceptions2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccRTTI2</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>AARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>10</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>AObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AEndian</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>ACaseSensitivity</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacroChars</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnWhat</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnOne</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange1</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange2</name>
+          <state />
+        </option>
+        <option>
+          <name>ADebug</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AltRegisterNames</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ADefines</name>
+          <state />
+        </option>
+        <option>
+          <name>AList</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AListHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AListing</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>Includes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacDefs</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacExps</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacExec</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OnlyAssed</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MultiLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLengthCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLength</name>
+          <state>80</state>
+        </option>
+        <option>
+          <name>TabSpacing</name>
+          <state>8</state>
+        </option>
+        <option>
+          <name>AXRef</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDefines</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefInternal</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDual</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AOutputFile</name>
+          <state>$FILE_BNAME$.o</state>
+        </option>
+        <option>
+          <name>ALimitErrorsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ALimitErrorsEdit</name>
+          <state>100</state>
+        </option>
+        <option>
+          <name>AIgnoreStdInclude</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AUserIncludes</name>
+          <state />
+        </option>
+        <option>
+          <name>AExtraOptionsCheckV2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AExtraOptionsV2</name>
+          <state />
+        </option>
+        <option>
+          <name>AsmNoLiteralPool</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>OBJCOPY</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>1</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>OOCOutputFormat</name>
+          <version>3</version>
+          <state>3</state>
+        </option>
+        <option>
+          <name>OCOutputOverride</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCOutputFile</name>
+          <state>../../../rtthread.bin</state>
+        </option>
+        <option>
+          <name>OOCCommandLineProducer</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCObjCopyEnable</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>CUSTOM</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <extensions />
+        <cmdline />
+        <hasPrio>0</hasPrio>
+      </data>
+    </settings>
+    <settings>
+      <name>BICOMP</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+    <settings>
+      <name>BUILDACTION</name>
+      <archiveVersion>1</archiveVersion>
+      <data>
+        <prebuild />
+        <postbuild />
+      </data>
+    </settings>
+    <settings>
+      <name>ILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>20</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>IlinkLibIOConfig</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>XLinkMisraHandler</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkInputFileSlave</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOutputFile</name>
+          <state>project.out</state>
+        </option>
+        <option>
+          <name>IlinkDebugInfoEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkKeepSymbols</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySymbol</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySegment</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryAlign</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkConfigDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkMapFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogInitialization</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogModule</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogSection</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogVeneer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfOverride</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile</name>
+          <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>
+        </option>
+        <option>
+          <name>IlinkIcfFileSlave</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkSuppressDiags</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsRem</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsWarn</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsErr</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkWarningsAreErrors</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkUseExtraOptions</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkLowLevelInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAutoLibEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAdditionalLibs</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkOverrideProgramEntryLabel</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabelSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabel</name>
+          <state>__iar_program_start</state>
+        </option>
+        <option>
+          <name>DoFill</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>FillerByte</name>
+          <state>0xFF</state>
+        </option>
+        <option>
+          <name>FillerStart</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>FillerEnd</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>CrcSize</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcAlign</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcPoly</name>
+          <state>0x11021</state>
+        </option>
+        <option>
+          <name>CrcCompl</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcBitOrder</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcInitialValue</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>DoCrc</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkBE8Slave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkBufferedTerminalOutput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkStdoutInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcFullSize</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIElfToolPostProcess</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogAutoLibSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogRedirSymbols</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogUnusedFragments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcReverseByteOrder</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcUseAsInput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptInline</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsAllow</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsForce</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptMergeDuplSections</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptUseVfe</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptForceVfe</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackAnalysisEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackControlFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkStackCallGraphFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CrcAlgorithm</name>
+          <version>1</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcUnitSize</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkThreadsSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLogCallGraph</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile_AltDefault</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkHeapSelect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLocaleSelect</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>IARCHIVE</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>0</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>IarchiveInputs</name>
+          <state />
+        </option>
+        <option>
+          <name>IarchiveOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IarchiveOutput</name>
+          <state>###Unitialized###</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>BILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+  </configuration>
+  <configuration>
+    <name>Release</name>
+    <toolchain>
+      <name>ARM</name>
+    </toolchain>
+    <debug>0</debug>
+    <settings>
+      <name>General</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <version>29</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>ExePath</name>
+          <state>Release\Exe</state>
+        </option>
+        <option>
+          <name>ObjPath</name>
+          <state>Release\Obj</state>
+        </option>
+        <option>
+          <name>ListPath</name>
+          <state>Release\List</state>
+        </option>
+        <option>
+          <name>GEndianMode</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>Input description</name>
+          <state />
+        </option>
+        <option>
+          <name>Output description</name>
+          <state />
+        </option>
+        <option>
+          <name>GOutputBinary</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCoreOrChip</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelect</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelectSlave</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>RTDescription</name>
+          <state />
+        </option>
+        <option>
+          <name>OGProductVersion</name>
+          <state>6.30.6.53380</state>
+        </option>
+        <option>
+          <name>OGLastSavedByProductVersion</name>
+          <state>8.11.3.13977</state>
+        </option>
+        <option>
+          <name>GeneralEnableMisra</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraVerbose</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGChipSelectEditMenu</name>
+          <state>Default	None</state>
+        </option>
+        <option>
+          <name>GenLowLevelInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GEndianModeBE</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGBufferedTerminalOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenStdoutInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>GeneralMisraVer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>RTConfigPath2</name>
+          <state />
+        </option>
+        <option>
+          <name>GBECoreSlave</name>
+          <version>25</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OGUseCmsis</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGUseCmsisDspLib</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibThreads</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CoreVariant</name>
+          <version>25</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUDeviceSlave</name>
+          <state>Default	None</state>
+        </option>
+        <option>
+          <name>FPU2</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>NrRegs</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>NEON</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUCoreSlave2</name>
+          <version>25</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCMSISPackSelectDevice</name>
+        </option>
+        <option>
+          <name>OgLibHeap</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGLibAdditionalLocale</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenLocaleTags</name>
+          <state />
+        </option>
+        <option>
+          <name>GenLocaleDisplayOnly</name>
+          <state />
+        </option>
+        <option>
+          <name>DSPExtension</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>ICCARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>34</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>CCOptimizationNoSizeConstraints</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDefines</name>
+          <state>STM32L053xx</state>
+          <state>USE_HAL_DRIVER</state>
+        </option>
+        <option>
+          <name>CCPreprocFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocComments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMnemonics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMessages</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagSuppress</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagRemark</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagWarning</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagError</name>
+          <state />
+        </option>
+        <option>
+          <name>CCObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCAllowList</name>
+          <version>1</version>
+          <state>11111110</state>
+        </option>
+        <option>
+          <name>CCDebugInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IEndianMode</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IExtraOptionsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLangConformance</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCSignedPlainChar</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCRequirePrototypes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagWarnAreErr</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCompilerRuntimeInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLibConfigHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>PreInclude</name>
+          <state />
+        </option>
+        <option>
+          <name>CompilerMisraOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCIncludePath2</name>
+          <state />
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m0</state>
+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>
+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>
+          <state>$PROJ_DIR$\.</state>
+          <state>$PROJ_DIR$\applications</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers\config</state>
+          <state>$PROJ_DIR$\board</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Include</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>
+          <state>$PROJ_DIR$\board\CubeMX_Config\Inc</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Include</state>
+          <state>$PROJ_DIR$\..\..\..\include</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Inc</state>
+        </option>
+        <option>
+          <name>CCStdIncCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCodeSection</name>
+          <state>.text</state>
+        </option>
+        <option>
+          <name>IProcessorMode2</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptLevel</name>
+          <state>3</state>
+        </option>
+        <option>
+          <name>CCOptStrategy</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptLevelSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>CCPosIndRopi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndRwpi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndNoDynInit</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccLang</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCDialect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccAllowVLA</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccStaticDestr</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccCppInlineSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccFloatSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCNoLiteralPool</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptStrategySlave</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCGuardCalls</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccExceptions2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccRTTI2</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>AARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>10</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>AObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AEndian</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>ACaseSensitivity</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacroChars</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnWhat</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnOne</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange1</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange2</name>
+          <state />
+        </option>
+        <option>
+          <name>ADebug</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AltRegisterNames</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ADefines</name>
+          <state />
+        </option>
+        <option>
+          <name>AList</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AListHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AListing</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>Includes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacDefs</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacExps</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacExec</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OnlyAssed</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MultiLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLengthCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLength</name>
+          <state>80</state>
+        </option>
+        <option>
+          <name>TabSpacing</name>
+          <state>8</state>
+        </option>
+        <option>
+          <name>AXRef</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDefines</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefInternal</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDual</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AOutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>ALimitErrorsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ALimitErrorsEdit</name>
+          <state>100</state>
+        </option>
+        <option>
+          <name>AIgnoreStdInclude</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AUserIncludes</name>
+          <state />
+        </option>
+        <option>
+          <name>AExtraOptionsCheckV2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AExtraOptionsV2</name>
+          <state />
+        </option>
+        <option>
+          <name>AsmNoLiteralPool</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>OBJCOPY</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>1</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>OOCOutputFormat</name>
+          <version>3</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OCOutputOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OOCOutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>OOCCommandLineProducer</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCObjCopyEnable</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>CUSTOM</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <extensions />
+        <cmdline />
+        <hasPrio>0</hasPrio>
+      </data>
+    </settings>
+    <settings>
+      <name>BICOMP</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+    <settings>
+      <name>BUILDACTION</name>
+      <archiveVersion>1</archiveVersion>
+      <data>
+        <prebuild />
+        <postbuild />
+      </data>
+    </settings>
+    <settings>
+      <name>ILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>20</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>IlinkLibIOConfig</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>XLinkMisraHandler</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkInputFileSlave</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOutputFile</name>
+          <state>###Unitialized###</state>
+        </option>
+        <option>
+          <name>IlinkDebugInfoEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkKeepSymbols</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySymbol</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySegment</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryAlign</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkConfigDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkMapFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogInitialization</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogModule</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogSection</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogVeneer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile</name>
+          <state>lnk0t.icf</state>
+        </option>
+        <option>
+          <name>IlinkIcfFileSlave</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkSuppressDiags</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsRem</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsWarn</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsErr</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkWarningsAreErrors</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkUseExtraOptions</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkLowLevelInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAutoLibEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAdditionalLibs</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkOverrideProgramEntryLabel</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabelSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabel</name>
+          <state />
+        </option>
+        <option>
+          <name>DoFill</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>FillerByte</name>
+          <state>0xFF</state>
+        </option>
+        <option>
+          <name>FillerStart</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>FillerEnd</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>CrcSize</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcAlign</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcPoly</name>
+          <state>0x11021</state>
+        </option>
+        <option>
+          <name>CrcCompl</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcBitOrder</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcInitialValue</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>DoCrc</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkBE8Slave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkBufferedTerminalOutput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkStdoutInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcFullSize</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIElfToolPostProcess</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogAutoLibSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogRedirSymbols</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogUnusedFragments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcReverseByteOrder</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcUseAsInput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptInline</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsAllow</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsForce</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptMergeDuplSections</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptUseVfe</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptForceVfe</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackAnalysisEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackControlFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkStackCallGraphFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CrcAlgorithm</name>
+          <version>1</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcUnitSize</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkThreadsSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLogCallGraph</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile_AltDefault</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkHeapSelect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLocaleSelect</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>IARCHIVE</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>0</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>IarchiveInputs</name>
+          <state />
+        </option>
+        <option>
+          <name>IarchiveOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IarchiveOutput</name>
+          <state>###Unitialized###</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>BILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+  </configuration>
+  <group>
+    <name>Kernel</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\clock.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\components.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\device.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\idle.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\ipc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\irq.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\kservice.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\mem.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\mempool.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\object.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\scheduler.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\signal.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\thread.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\timer.c</name>
+    </file>
+  </group>
+  <group>
+    <name>Applications</name>
+    <file>
+      <name>$PROJ_DIR$\applications\main.c</name>
+    </file>
+  </group>
+  <group>
+    <name>Drivers</name>
+    <file>
+      <name>$PROJ_DIR$\board\board.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\board\CubeMX_Config\Src\stm32l0xx_hal_msp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\iar\startup_stm32l053xx.s</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_gpio.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_usart.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_common.c</name>
+    </file>
+  </group>
+  <group>
+    <name>cpu</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\backtrace.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\div0.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\showmem.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m0\cpuport.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m0\context_iar.S</name>
+    </file>
+  </group>
+  <group>
+    <name>DeviceDrivers</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\misc\pin.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\serial\serial.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\completion.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\dataqueue.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\pipe.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringblk_buf.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringbuffer.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\waitqueue.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\workqueue.c</name>
+    </file>
+  </group>
+  <group>
+    <name>finsh</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\shell.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\cmd.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\msh.c</name>
+    </file>
+  </group>
+  <group>
+    <name>libc</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\common\time.c</name>
+    </file>
+  </group>
+  <group>
+    <name>STM32_HAL</name>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\system_stm32l0xx.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_comp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_dma.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rng.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_usart.c</name>
+    </file>
+  </group>
+</project>
diff --git a/bsp/stm32/stm32l010-st-nucleo/project.eww b/bsp/stm32/stm32l010-st-nucleo/project.eww
new file mode 100644
index 0000000000..c2cb02eb1e
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/project.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>
+
+<workspace>
+  <project>
+    <path>$WS_DIR$\project.ewp</path>
+  </project>
+  <batchBuild/>
+</workspace>
+
+
diff --git a/bsp/stm32/stm32l010-st-nucleo/project.uvoptx b/bsp/stm32/stm32l010-st-nucleo/project.uvoptx
new file mode 100644
index 0000000000..97f78109ad
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/project.uvoptx
@@ -0,0 +1,932 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>18</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>STLink\ST-LINKIII-KEIL_SWO.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC800 -FD20000000 -FF0STM32L0xx_128 -FL020000 -FS08000000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ST-LINKIII-KEIL_SWO</Key>
+          <Name>-U0671FF535155878281103613 -O206 -SF10000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("") -D00(00000000) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC800 -FN1 -FF0STM32L0xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableFlashSeq>0</EnableFlashSeq>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Kernel</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\clock.c</PathWithFileName>
+      <FilenameWithoutPath>clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\components.c</PathWithFileName>
+      <FilenameWithoutPath>components.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
+      <FilenameWithoutPath>device.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\idle.c</PathWithFileName>
+      <FilenameWithoutPath>idle.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\ipc.c</PathWithFileName>
+      <FilenameWithoutPath>ipc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\irq.c</PathWithFileName>
+      <FilenameWithoutPath>irq.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\kservice.c</PathWithFileName>
+      <FilenameWithoutPath>kservice.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mem.c</PathWithFileName>
+      <FilenameWithoutPath>mem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>9</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mempool.c</PathWithFileName>
+      <FilenameWithoutPath>mempool.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>10</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\object.c</PathWithFileName>
+      <FilenameWithoutPath>object.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>11</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\scheduler.c</PathWithFileName>
+      <FilenameWithoutPath>scheduler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>12</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\signal.c</PathWithFileName>
+      <FilenameWithoutPath>signal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>13</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\thread.c</PathWithFileName>
+      <FilenameWithoutPath>thread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>14</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\timer.c</PathWithFileName>
+      <FilenameWithoutPath>timer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Applications</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>15</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\main.c</PathWithFileName>
+      <FilenameWithoutPath>main.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Drivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>16</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\board.c</PathWithFileName>
+      <FilenameWithoutPath>board.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>17</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\CubeMX_Config\Src\stm32l0xx_hal_msp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_msp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\arm\startup_stm32l053xx.s</PathWithFileName>
+      <FilenameWithoutPath>startup_stm32l053xx.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_gpio.c</PathWithFileName>
+      <FilenameWithoutPath>drv_gpio.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>20</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_usart.c</PathWithFileName>
+      <FilenameWithoutPath>drv_usart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>21</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_common.c</PathWithFileName>
+      <FilenameWithoutPath>drv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>cpu</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>22</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\backtrace.c</PathWithFileName>
+      <FilenameWithoutPath>backtrace.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>23</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\div0.c</PathWithFileName>
+      <FilenameWithoutPath>div0.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>24</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\showmem.c</PathWithFileName>
+      <FilenameWithoutPath>showmem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>25</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m0\cpuport.c</PathWithFileName>
+      <FilenameWithoutPath>cpuport.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>26</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m0\context_rvds.S</PathWithFileName>
+      <FilenameWithoutPath>context_rvds.S</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>DeviceDrivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>27</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\misc\pin.c</PathWithFileName>
+      <FilenameWithoutPath>pin.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>28</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\serial\serial.c</PathWithFileName>
+      <FilenameWithoutPath>serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>29</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\completion.c</PathWithFileName>
+      <FilenameWithoutPath>completion.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>30</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\dataqueue.c</PathWithFileName>
+      <FilenameWithoutPath>dataqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>31</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\pipe.c</PathWithFileName>
+      <FilenameWithoutPath>pipe.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>32</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringblk_buf.c</PathWithFileName>
+      <FilenameWithoutPath>ringblk_buf.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>33</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringbuffer.c</PathWithFileName>
+      <FilenameWithoutPath>ringbuffer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>34</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\waitqueue.c</PathWithFileName>
+      <FilenameWithoutPath>waitqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>35</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\workqueue.c</PathWithFileName>
+      <FilenameWithoutPath>workqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>finsh</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>36</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\shell.c</PathWithFileName>
+      <FilenameWithoutPath>shell.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>37</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\cmd.c</PathWithFileName>
+      <FilenameWithoutPath>cmd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>38</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\msh.c</PathWithFileName>
+      <FilenameWithoutPath>msh.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>libc</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>39</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\common\time.c</PathWithFileName>
+      <FilenameWithoutPath>time.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>STM32_HAL</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>40</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\system_stm32l0xx.c</PathWithFileName>
+      <FilenameWithoutPath>system_stm32l0xx.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>41</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>42</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_comp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_comp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>43</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_cortex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>44</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_crc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_crc_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_cryp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_cryp_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_dma.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_dma.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_pwr.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_pwr_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_rcc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_rcc_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rng.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_rng.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>54</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_gpio.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>55</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>56</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_uart_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>57</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_usart.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l0xx_hal_usart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/stm32/stm32l010-st-nucleo/project.uvprojx b/bsp/stm32/stm32l010-st-nucleo/project.uvprojx
new file mode 100644
index 0000000000..0e71514be5
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/project.uvprojx
@@ -0,0 +1,717 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>STM32L010RBTx</Device>
+          <Vendor>STMicroelectronics</Vendor>
+          <PackID>Keil.STM32L0xx_DFP.2.0.1</PackID>
+          <PackURL>http://www.keil.com/pack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x00000800) IROM(0x08000000,0x00020000) CPUTYPE("Cortex-M0+") CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC800 -FN1 -FF0STM32L0xx_128 -FS08000000 -FL020000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:STM32L010RBTx$Drivers\CMSIS\Device\ST\STM32L0xx\Include\stm32l0xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:STM32L010RBTx$CMSIS\SVD\STM32L0x0.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP </SimDllArguments>
+          <SimDlgDll>DARMCM1.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM0+</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> </TargetDllArguments>
+          <TargetDlgDll>TARMCM1.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM0+</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M0+"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>0</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x800</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x20000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x20000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x800</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define>STM32L010xB,USE_HAL_DRIVER</Define>
+              <Undefine></Undefine>
+              <IncludePath>.;..\..\..\include;applications;.;board;board\CubeMX_Config\Inc;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m0;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\common;..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Inc;..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Include;..\libraries\STM32L0xx_HAL\CMSIS\Include</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\main.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_msp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\CubeMX_Config\Src\stm32l0xx_hal_msp.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup_stm32l053xx.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\arm\startup_stm32l053xx.s</FilePath>
+            </File>
+            <File>
+              <FileName>drv_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_gpio.c</FilePath>
+            </File>
+            <File>
+              <FileName>drv_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_usart.c</FilePath>
+            </File>
+            <File>
+              <FileName>drv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_common.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m0\cpuport.c</FilePath>
+            </File>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m0\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>STM32_HAL</GroupName>
+          <Files>
+            <File>
+              <FileName>system_stm32l0xx.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\CMSIS\Device\ST\STM32L0xx\Source\Templates\system_stm32l0xx.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_comp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_comp.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_cortex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_crc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_crc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_crc_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_cryp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_cryp_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cryp_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_dma.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_pwr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_pwr_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_pwr_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_rcc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_rng.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rng.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_uart_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_uart_ex.c</FilePath>
+            </File>
+            <File>
+              <FileName>stm32l0xx_hal_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L0xx_HAL\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_usart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/stm32/stm32l010-st-nucleo/rtconfig.h b/bsp/stm32/stm32l010-st-nucleo/rtconfig.h
new file mode 100644
index 0000000000..4d177a0aaf
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/rtconfig.h
@@ -0,0 +1,170 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 1000
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_DEBUG
+#define RT_DEBUG_COLOR
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 256
+#define RT_CONSOLE_DEVICE_NAME "uart2"
+#define RT_VER_NUM 0x40003
+#define ARCH_ARM
+#define ARCH_ARM_CORTEX_M
+#define ARCH_ARM_CORTEX_M0
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 1024
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_LIBC_USING_TIME
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+#define SOC_FAMILY_STM32
+#define SOC_SERIES_STM32L0
+
+/* Hardware Drivers Config */
+
+#define SOC_STM32L010RB
+
+/* Onboard Peripheral Drivers */
+
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_GPIO
+#define BSP_USING_UART
+#define BSP_USING_UART2
+
+/* Board extended module Drivers */
+
+
+#endif
diff --git a/bsp/stm32/stm32l010-st-nucleo/rtconfig.py b/bsp/stm32/stm32l010-st-nucleo/rtconfig.py
new file mode 100644
index 0000000000..39d6af6879
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/rtconfig.py
@@ -0,0 +1,143 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m0'
+CROSS_TOOL='gcc'
+
+# bsp lib config
+BSP_LIBRARY_TYPE = None
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    EXEC_PATH   = r'C:\Users\XXYYZZ'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = r'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    PLATFORM    = 'iar'
+    EXEC_PATH   = r'C:/Program Files (x86)/IAR Systems/Embedded Workbench 8.0'
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    CXX = PREFIX + 'g++'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m0plus -mthumb -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE + ' -Dgcc'
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp -Wa,-mimplicit-it=thumb '
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rt-thread.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2 -g'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+    
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    CXX = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --cpu Cortex-M0 '
+    CFLAGS = '-c ' + DEVICE + ' --apcs=interwork --c99'
+    AFLAGS = DEVICE + ' --apcs=interwork '
+    LFLAGS = DEVICE + ' --scatter "board\linker_scripts\link.sct" --info sizes --info totals --info unused --info veneers --list rt-thread.map --strict'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/ARMCC/include'
+    LFLAGS += ' --libpath=' + EXEC_PATH + '/ARM/ARMCC/lib'
+
+    CFLAGS += ' -D__MICROLIB '
+    AFLAGS += ' --pd "__MICROLIB SETA 1" '
+    LFLAGS += ' --library_type=microlib '
+    EXEC_PATH += '/ARM/ARMCC/bin/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+    CFLAGS += ' -std=c99'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
+
+elif PLATFORM == 'iar':
+    # toolchains
+    CC = 'iccarm'
+    CXX = 'iccarm'
+    AS = 'iasmarm'
+    AR = 'iarchive'
+    LINK = 'ilinkarm'
+    TARGET_EXT = 'out'
+
+    DEVICE = '-Dewarm'
+
+    CFLAGS = DEVICE
+    CFLAGS += ' --diag_suppress Pa050'
+    CFLAGS += ' --no_cse'
+    CFLAGS += ' --no_unroll'
+    CFLAGS += ' --no_inline'
+    CFLAGS += ' --no_code_motion'
+    CFLAGS += ' --no_tbaa'
+    CFLAGS += ' --no_clustering'
+    CFLAGS += ' --no_scheduling'
+    CFLAGS += ' --endian=little'
+    CFLAGS += ' --cpu=Cortex-M0'
+    CFLAGS += ' -e'
+    CFLAGS += ' --fpu=None'
+    CFLAGS += ' --dlib_config "' + EXEC_PATH + '/arm/INC/c/DLib_Config_Normal.h"'
+    CFLAGS += ' --silent'
+
+    AFLAGS = DEVICE
+    AFLAGS += ' -s+'
+    AFLAGS += ' -w+'
+    AFLAGS += ' -r'
+    AFLAGS += ' --cpu Cortex-M0'
+    AFLAGS += ' --fpu None'
+    AFLAGS += ' -S'
+
+    if BUILD == 'debug':
+        CFLAGS += ' --debug'
+        CFLAGS += ' -On'
+    else:
+        CFLAGS += ' -Oh'
+
+    LFLAGS = ' --config "board/linker_scripts/link.icf"'
+    LFLAGS += ' --entry __iar_program_start'
+
+    CXXFLAGS = CFLAGS
+    
+    EXEC_PATH = EXEC_PATH + '/arm/bin/'
+    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
diff --git a/bsp/stm32/stm32l010-st-nucleo/template.ewp b/bsp/stm32/stm32l010-st-nucleo/template.ewp
new file mode 100644
index 0000000000..f390ad7bc1
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/template.ewp
@@ -0,0 +1,2031 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>rt-thread</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>1</debug>
+        <settings>
+            <name>General</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>ExePath</name>
+                    <state>build\iar\Exe</state>
+                </option>
+                <option>
+                    <name>ObjPath</name>
+                    <state>build\iar\Obj</state>
+                </option>
+                <option>
+                    <name>ListPath</name>
+                    <state>build\iar\List</state>
+                </option>
+                <option>
+                    <name>GEndianMode</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>Input description</name>
+                    <state>Automatic choice of formatter, without multibyte support.</state>
+                </option>
+                <option>
+                    <name>Output description</name>
+                    <state>Automatic choice of formatter, without multibyte support.</state>
+                </option>
+                <option>
+                    <name>GOutputBinary</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCoreOrChip</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelect</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelectSlave</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RTDescription</name>
+                    <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>
+                </option>
+                <option>
+                    <name>OGProductVersion</name>
+                    <state>6.30.6.53380</state>
+                </option>
+                <option>
+                    <name>OGLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>GeneralEnableMisra</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVerbose</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGChipSelectEditMenu</name>
+                    <state>STM32L475VE	ST STM32L475VE</state>
+                </option>
+                <option>
+                    <name>GenLowLevelInterface</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GEndianModeBE</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGBufferedTerminalOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenStdoutInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>RTConfigPath2</name>
+                    <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>
+                </option>
+                <option>
+                    <name>GBECoreSlave</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGUseCmsis</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGUseCmsisDspLib</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibThreads</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CoreVariant</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>GFPUDeviceSlave</name>
+                    <state>STM32L475VE	ST STM32L475VE</state>
+                </option>
+                <option>
+                    <name>FPU2</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>NrRegs</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>NEON</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUCoreSlave2</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGCMSISPackSelectDevice</name>
+                </option>
+                <option>
+                    <name>OgLibHeap</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGLibAdditionalLocale</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenLocaleTags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GenLocaleDisplayOnly</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DSPExtension</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ICCARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>34</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CCOptimizationNoSizeConstraints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCPreprocFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocComments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMnemonics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMessages</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagSuppress</name>
+                    <state>Pa050</state>
+                </option>
+                <option>
+                    <name>CCDiagRemark</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagWarning</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagError</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCAllowList</name>
+                    <version>1</version>
+                    <state>00000000</state>
+                </option>
+                <option>
+                    <name>CCDebugInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IEndianMode</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLangConformance</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSignedPlainChar</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRequirePrototypes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagWarnAreErr</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCompilerRuntimeInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>CCLibConfigHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>PreInclude</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CompilerMisraOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIncludePath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCStdIncCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCodeSection</name>
+                    <state>.text</state>
+                </option>
+                <option>
+                    <name>IProcessorMode2</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptStrategy</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptLevelSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>CCPosIndRopi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndRwpi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndNoDynInit</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccLang</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCDialect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccAllowVLA</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccStaticDestr</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCppInlineSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccFloatSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptStrategySlave</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCGuardCalls</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccExceptions2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccRTTI2</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>AARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>10</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>AObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>ACaseSensitivity</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacroChars</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnWhat</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnOne</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ADebug</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AltRegisterNames</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ADefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AList</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AListHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AListing</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Includes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacDefs</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacExps</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacExec</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OnlyAssed</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MultiLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLengthCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLength</name>
+                    <state>80</state>
+                </option>
+                <option>
+                    <name>TabSpacing</name>
+                    <state>8</state>
+                </option>
+                <option>
+                    <name>AXRef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDefines</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefInternal</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDual</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AOutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsEdit</name>
+                    <state>100</state>
+                </option>
+                <option>
+                    <name>AIgnoreStdInclude</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AUserIncludes</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AExtraOptionsCheckV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AExtraOptionsV2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AsmNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>OBJCOPY</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OOCOutputFormat</name>
+                    <version>3</version>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>OCOutputOverride</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCOutputFile</name>
+                    <state>../../../rtthread.bin</state>
+                </option>
+                <option>
+                    <name>OOCCommandLineProducer</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCObjCopyEnable</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CUSTOM</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <extensions></extensions>
+                <cmdline></cmdline>
+                <hasPrio>0</hasPrio>
+            </data>
+        </settings>
+        <settings>
+            <name>BICOMP</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+        <settings>
+            <name>BUILDACTION</name>
+            <archiveVersion>1</archiveVersion>
+            <data>
+                <prebuild></prebuild>
+                <postbuild></postbuild>
+            </data>
+        </settings>
+        <settings>
+            <name>ILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>20</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>IlinkLibIOConfig</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>XLinkMisraHandler</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkInputFileSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOutputFile</name>
+                    <state>project.out</state>
+                </option>
+                <option>
+                    <name>IlinkDebugInfoEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkKeepSymbols</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySymbol</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySegment</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryAlign</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkConfigDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkMapFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogInitialization</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogModule</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogSection</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogVeneer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfOverride</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile</name>
+                    <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFileSlave</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkSuppressDiags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsRem</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsWarn</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsErr</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkWarningsAreErrors</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkUseExtraOptions</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkLowLevelInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAutoLibEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAdditionalLibs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkOverrideProgramEntryLabel</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabelSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabel</name>
+                    <state>__iar_program_start</state>
+                </option>
+                <option>
+                    <name>DoFill</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>FillerByte</name>
+                    <state>0xFF</state>
+                </option>
+                <option>
+                    <name>FillerStart</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>FillerEnd</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>CrcSize</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcAlign</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcPoly</name>
+                    <state>0x11021</state>
+                </option>
+                <option>
+                    <name>CrcCompl</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcBitOrder</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcInitialValue</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>DoCrc</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkBufferedTerminalOutput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkStdoutInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcFullSize</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIElfToolPostProcess</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogAutoLibSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogRedirSymbols</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogUnusedFragments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcReverseByteOrder</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcUseAsInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptInline</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsAllow</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsForce</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptMergeDuplSections</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptUseVfe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptForceVfe</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackAnalysisEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackControlFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkStackCallGraphFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CrcAlgorithm</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcUnitSize</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkThreadsSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLogCallGraph</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile_AltDefault</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkHeapSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLocaleSelect</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IARCHIVE</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>IarchiveInputs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IarchiveOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IarchiveOutput</name>
+                    <state>###Unitialized###</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>BILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+    </configuration>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>General</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>ExePath</name>
+                    <state>Release\Exe</state>
+                </option>
+                <option>
+                    <name>ObjPath</name>
+                    <state>Release\Obj</state>
+                </option>
+                <option>
+                    <name>ListPath</name>
+                    <state>Release\List</state>
+                </option>
+                <option>
+                    <name>GEndianMode</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>Input description</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>Output description</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GOutputBinary</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCoreOrChip</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelect</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelectSlave</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RTDescription</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OGProductVersion</name>
+                    <state>6.30.6.53380</state>
+                </option>
+                <option>
+                    <name>OGLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>GeneralEnableMisra</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVerbose</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGChipSelectEditMenu</name>
+                    <state>Default	None</state>
+                </option>
+                <option>
+                    <name>GenLowLevelInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GEndianModeBE</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGBufferedTerminalOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenStdoutInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>RTConfigPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GBECoreSlave</name>
+                    <version>25</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGUseCmsis</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGUseCmsisDspLib</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibThreads</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CoreVariant</name>
+                    <version>25</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUDeviceSlave</name>
+                    <state>Default	None</state>
+                </option>
+                <option>
+                    <name>FPU2</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>NrRegs</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>NEON</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUCoreSlave2</name>
+                    <version>25</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCMSISPackSelectDevice</name>
+                </option>
+                <option>
+                    <name>OgLibHeap</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGLibAdditionalLocale</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenLocaleTags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GenLocaleDisplayOnly</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DSPExtension</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ICCARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>34</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCOptimizationNoSizeConstraints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDefines</name>
+                </option>
+                <option>
+                    <name>CCPreprocFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocComments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMnemonics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMessages</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagSuppress</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagRemark</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagWarning</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagError</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCAllowList</name>
+                    <version>1</version>
+                    <state>11111110</state>
+                </option>
+                <option>
+                    <name>CCDebugInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IEndianMode</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLangConformance</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSignedPlainChar</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRequirePrototypes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagWarnAreErr</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCompilerRuntimeInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLibConfigHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>PreInclude</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CompilerMisraOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIncludePath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCStdIncCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCodeSection</name>
+                    <state>.text</state>
+                </option>
+                <option>
+                    <name>IProcessorMode2</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptLevel</name>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>CCOptStrategy</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptLevelSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>CCPosIndRopi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndRwpi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndNoDynInit</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccLang</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCDialect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccAllowVLA</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccStaticDestr</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCppInlineSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccFloatSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptStrategySlave</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCGuardCalls</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccExceptions2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccRTTI2</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>AARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>10</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>AObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>ACaseSensitivity</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacroChars</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnWhat</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnOne</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ADebug</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AltRegisterNames</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ADefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AList</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AListHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AListing</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Includes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacDefs</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacExps</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacExec</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OnlyAssed</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MultiLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLengthCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLength</name>
+                    <state>80</state>
+                </option>
+                <option>
+                    <name>TabSpacing</name>
+                    <state>8</state>
+                </option>
+                <option>
+                    <name>AXRef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDefines</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefInternal</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDual</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AOutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ALimitErrorsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsEdit</name>
+                    <state>100</state>
+                </option>
+                <option>
+                    <name>AIgnoreStdInclude</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AUserIncludes</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AExtraOptionsCheckV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AExtraOptionsV2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AsmNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>OBJCOPY</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OOCOutputFormat</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCOutputOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OOCOutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OOCCommandLineProducer</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCObjCopyEnable</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CUSTOM</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <extensions></extensions>
+                <cmdline></cmdline>
+                <hasPrio>0</hasPrio>
+            </data>
+        </settings>
+        <settings>
+            <name>BICOMP</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+        <settings>
+            <name>BUILDACTION</name>
+            <archiveVersion>1</archiveVersion>
+            <data>
+                <prebuild></prebuild>
+                <postbuild></postbuild>
+            </data>
+        </settings>
+        <settings>
+            <name>ILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>20</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IlinkLibIOConfig</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>XLinkMisraHandler</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkInputFileSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOutputFile</name>
+                    <state>###Unitialized###</state>
+                </option>
+                <option>
+                    <name>IlinkDebugInfoEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkKeepSymbols</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySymbol</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySegment</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryAlign</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkConfigDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkMapFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogInitialization</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogModule</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogSection</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogVeneer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile</name>
+                    <state>lnk0t.icf</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFileSlave</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkSuppressDiags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsRem</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsWarn</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsErr</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkWarningsAreErrors</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkUseExtraOptions</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkLowLevelInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAutoLibEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAdditionalLibs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkOverrideProgramEntryLabel</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabelSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabel</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoFill</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>FillerByte</name>
+                    <state>0xFF</state>
+                </option>
+                <option>
+                    <name>FillerStart</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>FillerEnd</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>CrcSize</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcAlign</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcPoly</name>
+                    <state>0x11021</state>
+                </option>
+                <option>
+                    <name>CrcCompl</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcBitOrder</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcInitialValue</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>DoCrc</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkBufferedTerminalOutput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkStdoutInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcFullSize</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIElfToolPostProcess</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogAutoLibSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogRedirSymbols</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogUnusedFragments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcReverseByteOrder</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcUseAsInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptInline</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsAllow</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsForce</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptMergeDuplSections</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptUseVfe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptForceVfe</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackAnalysisEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackControlFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkStackCallGraphFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CrcAlgorithm</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcUnitSize</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkThreadsSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLogCallGraph</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile_AltDefault</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkHeapSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLocaleSelect</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IARCHIVE</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IarchiveInputs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IarchiveOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IarchiveOutput</name>
+                    <state>###Unitialized###</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>BILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+    </configuration>
+</project>
diff --git a/bsp/stm32/stm32l010-st-nucleo/template.eww b/bsp/stm32/stm32l010-st-nucleo/template.eww
new file mode 100644
index 0000000000..bd036bb4c9
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/template.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>
+
+<workspace>
+  <project>
+    <path>$WS_DIR$\template.ewp</path>
+  </project>
+  <batchBuild/>
+</workspace>
+
+
diff --git a/bsp/stm32/stm32l010-st-nucleo/template.uvoptx b/bsp/stm32/stm32l010-st-nucleo/template.uvoptx
new file mode 100644
index 0000000000..7f4a45a0e7
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/template.uvoptx
@@ -0,0 +1,192 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>18</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>6</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>STLink\ST-LINKIII-KEIL_SWO.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC800 -FD20000000 -FF0STM32L0xx_128 -FL020000 -FS08000000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ST-LINKIII-KEIL_SWO</Key>
+          <Name>-U303030303030303030303031 -O206 -SF10000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("") -D00(00000000) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC800 -FN1 -FF0STM32L0xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableFlashSeq>0</EnableFlashSeq>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/stm32/stm32l010-st-nucleo/template.uvprojx b/bsp/stm32/stm32l010-st-nucleo/template.uvprojx
new file mode 100644
index 0000000000..74da7a4e37
--- /dev/null
+++ b/bsp/stm32/stm32l010-st-nucleo/template.uvprojx
@@ -0,0 +1,395 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060300::V5.06 update 3 (build 300)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>STM32L010RBTx</Device>
+          <Vendor>STMicroelectronics</Vendor>
+          <PackID>Keil.STM32L0xx_DFP.2.0.1</PackID>
+          <PackURL>http://www.keil.com/pack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x00000800) IROM(0x08000000,0x00020000) CPUTYPE("Cortex-M0+") CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC800 -FN1 -FF0STM32L0xx_128 -FS08000000 -FL020000 -FP0($$Device:STM32L010RBTx$CMSIS\Flash\STM32L0xx_128.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:STM32L010RBTx$Drivers\CMSIS\Device\ST\STM32L0xx\Include\stm32l0xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:STM32L010RBTx$CMSIS\SVD\STM32L0x0.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP </SimDllArguments>
+          <SimDlgDll>DARMCM1.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM0+</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> </TargetDllArguments>
+          <TargetDlgDll>TARMCM1.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM0+</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3></Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M0+"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>0</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x800</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x20000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x20000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x800</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>

From ee61d78b184040327dbe83f2941932bd15b8e9c5 Mon Sep 17 00:00:00 2001
From: duhuanpeng <548708880@qq.com>
Date: Wed, 25 Mar 2020 23:12:22 +0800
Subject: [PATCH 11/83] MIPS: inline routine should be static here

gcc will remove this "unused" routine and cause a linking error.
symbol not found when linking.

Signed-off-by: duhuanpeng <548708880@qq.com>
---
 libcpu/mips/common/mips_fpu.h | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/libcpu/mips/common/mips_fpu.h b/libcpu/mips/common/mips_fpu.h
index d6351f7655..50df3746a5 100644
--- a/libcpu/mips/common/mips_fpu.h
+++ b/libcpu/mips/common/mips_fpu.h
@@ -18,7 +18,7 @@
  * init hardware FPU
  */
 #ifdef RT_USING_FPU
-inline void rt_hw_fpu_init(void)
+rt_inline void rt_hw_fpu_init(void)
 {
     rt_uint32_t c0_status = 0;
     rt_uint32_t c1_status = 0;
@@ -38,7 +38,7 @@ inline void rt_hw_fpu_init(void)
     return ;
 }
 #else
-    inline void rt_hw_fpu_init(void){} /* Do nothing */
+    rt_inline void rt_hw_fpu_init(void){} /* Do nothing */
 #endif
 
 #endif

From f295149f20e2c1f29c8321929d0e56721fe91ac2 Mon Sep 17 00:00:00 2001
From: duhuanpeng <548708880@qq.com>
Date: Fri, 3 Apr 2020 20:32:07 +0800
Subject: [PATCH 12/83] MIPS: fix inline assembly for FPU

Signed-off-by: duhuanpeng <548708880@qq.com>
---
 libcpu/mips/common/mips_regs.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/libcpu/mips/common/mips_regs.h b/libcpu/mips/common/mips_regs.h
index c5dd727e23..a13e24b539 100644
--- a/libcpu/mips/common/mips_regs.h
+++ b/libcpu/mips/common/mips_regs.h
@@ -999,7 +999,7 @@ do {									\
 
 #define write_32bit_cp0_set1_register(register,value)           \
         __asm__ __volatile__(                                   \
-        "ctc0\t%0,"STR(register)"\n\t"				\
+        "ctc0\t%0,$"STR(register)"\n\t"				\
     "nop"							\
         : : "r" (value));
 
@@ -1037,14 +1037,14 @@ do {									\
     __asm__ __volatile__(                                   \
     ".set\tpush\n\t"					\
     ".set\treorder\n\t"					\
-        "cfc1\t%0,"STR(source)"\n\t"                            \
+        "cfc1\t%0,$"STR(source)"\n\t"                            \
     ".set\tpop"						\
         : "=r" (__res));                                        \
         __res;})
 
 #define write_32bit_cp1_register(register,value)                \
         __asm__ __volatile__(                                   \
-        "ctc1\t%0,"STR(register)"\n\t"				\
+        "ctc1\t%0,$"STR(register)"\n\t"				\
     "nop"							\
         : : "r" (value));
 

From 7f04500a922f5cdac91637fa512511672f113895 Mon Sep 17 00:00:00 2001
From: duhuanpeng <548708880@qq.com>
Date: Fri, 3 Apr 2020 20:33:33 +0800
Subject: [PATCH 13/83] MIPS: ls1bdev: default instruction set MIPSr2

-mips32 will break the compilation if FPU enabled.

Signed-off-by: duhuanpeng <548708880@qq.com>
---
 bsp/ls1bdev/rtconfig.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/bsp/ls1bdev/rtconfig.py b/bsp/ls1bdev/rtconfig.py
index 13605429c1..a2c78a926a 100644
--- a/bsp/ls1bdev/rtconfig.py
+++ b/bsp/ls1bdev/rtconfig.py
@@ -36,7 +36,7 @@ OBJDUMP = PREFIX + 'objdump'
 OBJCPY = PREFIX + 'objcopy'
 READELF = PREFIX + 'readelf'
 
-DEVICE = ' -mips32'
+DEVICE = ' -mips32r2'
 CFLAGS = DEVICE + ' -EL -G0 -mno-abicalls -fno-pic -fno-builtin -fno-exceptions -ffunction-sections -fomit-frame-pointer'
 AFLAGS = ' -c' + DEVICE + ' -EL -fno-pic -fno-builtin -mno-abicalls -x assembler-with-cpp'
 LFLAGS = DEVICE + ' -nostartfiles -EL -Wl,--gc-sections,-Map=rtthread.map,-cref,-u,Reset_Handler -T ls1b_ram.lds'

From a705e5e3897083ee461d7d4f4a6b61af884c0ceb Mon Sep 17 00:00:00 2001
From: duhuanpeng <548708880@qq.com>
Date: Fri, 3 Apr 2020 20:39:04 +0800
Subject: [PATCH 14/83] MIPS: ls1bdev: fix a compile error

rt_hw_fpu_init() is defined in mips_fpu.h,
in board.c refered it without including mips_fpu.h.

Signed-off-by: duhuanpeng <548708880@qq.com>
---
 bsp/ls1bdev/drivers/board.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/bsp/ls1bdev/drivers/board.c b/bsp/ls1bdev/drivers/board.c
index e25c6267d5..a3f907f664 100644
--- a/bsp/ls1bdev/drivers/board.c
+++ b/bsp/ls1bdev/drivers/board.c
@@ -16,6 +16,7 @@
 
 #include <rtthread.h>
 #include <rthw.h>
+#include <mips_fpu.h>
 
 #include "board.h"
 #include "uart.h"

From ab8e5e5a17bad4a31cc9321817ff8319ed03ea1f Mon Sep 17 00:00:00 2001
From: duhuanpeng <548708880@qq.com>
Date: Fri, 3 Apr 2020 20:50:33 +0800
Subject: [PATCH 15/83] MIPS: ls1bdev: add .gitignore

Signed-off-by: duhuanpeng <548708880@qq.com>
---
 bsp/ls1bdev/.gitignore | 0
 1 file changed, 0 insertions(+), 0 deletions(-)
 create mode 100644 bsp/ls1bdev/.gitignore

diff --git a/bsp/ls1bdev/.gitignore b/bsp/ls1bdev/.gitignore
new file mode 100644
index 0000000000..e69de29bb2

From cb9bc38ec9ad9dd6db0c5392078c9e2c3cfd24b3 Mon Sep 17 00:00:00 2001
From: yangjie <yangjiexaut@126.com>
Date: Fri, 10 Apr 2020 18:41:59 +0800
Subject: [PATCH 16/83] =?UTF-8?q?[components][serial]=E5=85=B3=E9=97=ADuar?=
 =?UTF-8?q?t=E6=97=B6=EF=BC=8C=E5=8F=8D=E5=88=9D=E5=A7=8B=E5=8C=96tx=5Fdma?=
 =?UTF-8?q?->data=5Fqueue=EF=BC=8C=E9=98=B2=E6=AD=A2=E5=86=85=E5=AD=98?=
 =?UTF-8?q?=E6=B3=84=E6=BC=8F?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 components/drivers/serial/serial.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/drivers/serial/serial.c b/components/drivers/serial/serial.c
index 7dd2918b9b..c442b052b1 100644
--- a/components/drivers/serial/serial.c
+++ b/components/drivers/serial/serial.c
@@ -785,6 +785,8 @@ static rt_err_t rt_serial_close(struct rt_device *dev)
         tx_dma = (struct rt_serial_tx_dma*)serial->serial_tx;
         RT_ASSERT(tx_dma != RT_NULL);
 
+        rt_data_queue_deinit(&(tx_dma->data_queue));
+
         rt_free(tx_dma);
         serial->serial_tx = RT_NULL;
         dev->open_flag &= ~RT_DEVICE_FLAG_DMA_TX;

From b3c7bc964bdab9a4ff04f06e9cfb85bd2f9c6107 Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Fri, 10 Apr 2020 21:40:33 +0800
Subject: [PATCH 17/83] =?UTF-8?q?=E6=9B=B4=E6=96=B0mini2440=20bsp=E5=8C=85?=
 =?UTF-8?q?:=201=E3=80=81=E5=8A=A0=E5=85=A5Kconfig=E4=BB=A5=E6=94=AF?=
 =?UTF-8?q?=E6=8C=81=E5=9B=BE=E5=BD=A2=E5=8C=96=E8=8F=9C=E5=8D=95=E9=85=8D?=
 =?UTF-8?q?=E7=BD=AE=202=E3=80=81=E7=BC=96=E8=AF=91=E8=84=9A=E6=9C=AC?=
 =?UTF-8?q?=E4=B8=AD=E6=B7=BB=E5=8A=A0=E5=8A=A8=E6=80=81=E6=A8=A1=E5=9D=97?=
 =?UTF-8?q?=E7=BC=96=E8=AF=91=E5=8F=82=E6=95=B0=203=E3=80=81=E5=BC=80?=
 =?UTF-8?q?=E5=90=AF=E8=87=AA=E5=8A=A8=E5=88=9D=E5=A7=8B=E5=8C=96=E6=9C=BA?=
 =?UTF-8?q?=E5=88=B6=E6=94=AF=E6=8C=81=204=E3=80=81=E9=87=8D=E6=9E=84?=
 =?UTF-8?q?=E4=B8=B2=E5=8F=A3=E9=A9=B1=E5=8A=A8=E4=BB=A5=E8=A7=A3=E5=86=B3?=
 =?UTF-8?q?=E5=BC=80=E5=90=AFposix=E6=94=AF=E6=8C=81=E5=90=8E=E7=BB=88?=
 =?UTF-8?q?=E7=AB=AF=E6=97=A0=E5=93=8D=E5=BA=94=E9=97=AE=E9=A2=98=205?=
 =?UTF-8?q?=E3=80=81=E8=A7=A3=E5=86=B3dm9000=E7=BD=91=E5=8D=A1=E9=A9=B1?=
 =?UTF-8?q?=E5=8A=A8link=20up=E9=97=AE=E9=A2=98=206=E3=80=81=E6=B7=BB?=
 =?UTF-8?q?=E5=8A=A0mnt.c=E6=96=87=E4=BB=B6=E7=94=A8=E6=9D=A5=E6=8C=82?=
 =?UTF-8?q?=E8=BD=BD=E6=96=87=E4=BB=B6=E7=B3=BB=E7=BB=9F?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 bsp/mini2440/.config                    | 513 ++++++++++++++++++++++++
 bsp/mini2440/Kconfig                    |  28 ++
 bsp/mini2440/SConstruct                 |   4 +-
 bsp/mini2440/applications/application.c | 252 ------------
 bsp/mini2440/applications/main.c        |  28 ++
 bsp/mini2440/applications/mnt.c         |  23 ++
 bsp/mini2440/applications/startup.c     | 165 --------
 bsp/mini2440/drivers/SConscript         |   4 +-
 bsp/mini2440/drivers/board.c            | 154 +++----
 bsp/mini2440/drivers/board.h            |   1 -
 bsp/mini2440/drivers/console.c          | 180 ---------
 bsp/mini2440/drivers/dm9000.c           |   7 +-
 bsp/mini2440/drivers/dm9000.h           |   2 +-
 bsp/mini2440/drivers/key.c              |   2 +-
 bsp/mini2440/drivers/sdcard.c           |   9 +-
 bsp/mini2440/drivers/touch.c            |   2 +-
 bsp/mini2440/drivers/uart.c             | 183 +++++++++
 bsp/mini2440/rtconfig.h                 | 353 +++++++++-------
 bsp/mini2440/rtconfig.py                |  13 +-
 libcpu/arm/s3c24x0/serial.c             | 291 --------------
 libcpu/arm/s3c24x0/serial.h             |  66 ---
 21 files changed, 1060 insertions(+), 1220 deletions(-)
 create mode 100644 bsp/mini2440/.config
 create mode 100644 bsp/mini2440/Kconfig
 delete mode 100644 bsp/mini2440/applications/application.c
 create mode 100644 bsp/mini2440/applications/main.c
 create mode 100644 bsp/mini2440/applications/mnt.c
 delete mode 100644 bsp/mini2440/applications/startup.c
 delete mode 100644 bsp/mini2440/drivers/console.c
 create mode 100644 bsp/mini2440/drivers/uart.c
 delete mode 100644 libcpu/arm/s3c24x0/serial.c
 delete mode 100644 libcpu/arm/s3c24x0/serial.h

diff --git a/bsp/mini2440/.config b/bsp/mini2440/.config
new file mode 100644
index 0000000000..e10689caa8
--- /dev/null
+++ b/bsp/mini2440/.config
@@ -0,0 +1,513 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Project Configuration
+#
+CONFIG_BOARD_MINI2440=y
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+# CONFIG_RT_DEBUG_COLOR is not set
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+CONFIG_RT_USING_MEMHEAP=y
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMHEAP_AS_HEAP is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart"
+CONFIG_RT_VER_NUM=0x40003
+CONFIG_ARCH_ARM=y
+# CONFIG_RT_USING_CPU_FFS is not set
+CONFIG_ARCH_ARM_ARM9=y
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+CONFIG_RT_USING_CPLUSPLUS=y
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+# CONFIG_FINSH_USING_MSH_ONLY is not set
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+CONFIG_RT_USING_DFS=y
+CONFIG_DFS_USING_WORKDIR=y
+CONFIG_DFS_FILESYSTEMS_MAX=5
+CONFIG_DFS_FILESYSTEM_TYPES_MAX=5
+CONFIG_DFS_FD_MAX=16
+# CONFIG_RT_USING_DFS_MNTTABLE is not set
+CONFIG_RT_USING_DFS_ELMFAT=y
+
+#
+# elm-chan's FatFs, Generic FAT Filesystem Module
+#
+CONFIG_RT_DFS_ELM_CODE_PAGE=437
+CONFIG_RT_DFS_ELM_WORD_ACCESS=y
+# CONFIG_RT_DFS_ELM_USE_LFN_0 is not set
+# CONFIG_RT_DFS_ELM_USE_LFN_1 is not set
+# CONFIG_RT_DFS_ELM_USE_LFN_2 is not set
+CONFIG_RT_DFS_ELM_USE_LFN_3=y
+CONFIG_RT_DFS_ELM_USE_LFN=3
+CONFIG_RT_DFS_ELM_MAX_LFN=255
+CONFIG_RT_DFS_ELM_DRIVES=2
+CONFIG_RT_DFS_ELM_MAX_SECTOR_SIZE=512
+# CONFIG_RT_DFS_ELM_USE_ERASE is not set
+CONFIG_RT_DFS_ELM_REENTRANT=y
+CONFIG_RT_USING_DFS_DEVFS=y
+# CONFIG_RT_USING_DFS_ROMFS is not set
+CONFIG_RT_USING_DFS_RAMFS=y
+# CONFIG_RT_USING_DFS_UFFS is not set
+# CONFIG_RT_USING_DFS_JFFS2 is not set
+# CONFIG_RT_USING_DFS_NFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+CONFIG_RT_USING_SYSTEM_WORKQUEUE=y
+CONFIG_RT_SYSTEM_WORKQUEUE_STACKSIZE=2048
+CONFIG_RT_SYSTEM_WORKQUEUE_PRIORITY=23
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+CONFIG_RT_USING_PTHREADS=y
+CONFIG_PTHREAD_NUM_MAX=8
+CONFIG_RT_USING_POSIX=y
+CONFIG_RT_USING_POSIX_MMAP=y
+CONFIG_RT_USING_POSIX_TERMIOS=y
+CONFIG_RT_USING_POSIX_AIO=y
+CONFIG_RT_USING_MODULE=y
+CONFIG_RT_USING_CUSTOM_DLMODULE=y
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+CONFIG_RT_USING_SAL=y
+
+#
+# protocol stack implement
+#
+CONFIG_SAL_USING_LWIP=y
+CONFIG_SAL_USING_POSIX=y
+
+#
+# Network interface device
+#
+CONFIG_RT_USING_NETDEV=y
+CONFIG_NETDEV_USING_IFCONFIG=y
+CONFIG_NETDEV_USING_PING=y
+CONFIG_NETDEV_USING_NETSTAT=y
+CONFIG_NETDEV_USING_AUTO_DEFAULT=y
+# CONFIG_NETDEV_USING_IPV6 is not set
+CONFIG_NETDEV_IPV4=1
+CONFIG_NETDEV_IPV6=0
+# CONFIG_NETDEV_IPV6_SCOPES is not set
+
+#
+# light weight TCP/IP stack
+#
+CONFIG_RT_USING_LWIP=y
+# CONFIG_RT_USING_LWIP141 is not set
+# CONFIG_RT_USING_LWIP202 is not set
+CONFIG_RT_USING_LWIP210=y
+# CONFIG_RT_USING_LWIP_IPV6 is not set
+CONFIG_RT_LWIP_IGMP=y
+CONFIG_RT_LWIP_ICMP=y
+# CONFIG_RT_LWIP_SNMP is not set
+CONFIG_RT_LWIP_DNS=y
+CONFIG_RT_LWIP_DHCP=y
+CONFIG_IP_SOF_BROADCAST=1
+CONFIG_IP_SOF_BROADCAST_RECV=1
+
+#
+# Static IPv4 Address
+#
+CONFIG_RT_LWIP_IPADDR="192.168.0.30"
+CONFIG_RT_LWIP_GWADDR="192.168.0.1"
+CONFIG_RT_LWIP_MSKADDR="255.255.255.0"
+CONFIG_RT_LWIP_UDP=y
+CONFIG_RT_LWIP_TCP=y
+CONFIG_RT_LWIP_RAW=y
+# CONFIG_RT_LWIP_PPP is not set
+CONFIG_RT_MEMP_NUM_NETCONN=8
+CONFIG_RT_LWIP_PBUF_NUM=16
+CONFIG_RT_LWIP_RAW_PCB_NUM=4
+CONFIG_RT_LWIP_UDP_PCB_NUM=4
+CONFIG_RT_LWIP_TCP_PCB_NUM=4
+CONFIG_RT_LWIP_TCP_SEG_NUM=40
+CONFIG_RT_LWIP_TCP_SND_BUF=8196
+CONFIG_RT_LWIP_TCP_WND=8196
+CONFIG_RT_LWIP_TCPTHREAD_PRIORITY=10
+CONFIG_RT_LWIP_TCPTHREAD_MBOX_SIZE=8
+CONFIG_RT_LWIP_TCPTHREAD_STACKSIZE=1024
+# CONFIG_LWIP_NO_RX_THREAD is not set
+# CONFIG_LWIP_NO_TX_THREAD is not set
+CONFIG_RT_LWIP_ETHTHREAD_PRIORITY=12
+CONFIG_RT_LWIP_ETHTHREAD_STACKSIZE=1024
+CONFIG_RT_LWIP_ETHTHREAD_MBOX_SIZE=8
+# CONFIG_RT_LWIP_REASSEMBLY_FRAG is not set
+CONFIG_LWIP_NETIF_STATUS_CALLBACK=1
+CONFIG_LWIP_NETIF_LINK_CALLBACK=1
+CONFIG_SO_REUSE=1
+CONFIG_LWIP_SO_RCVTIMEO=1
+CONFIG_LWIP_SO_SNDTIMEO=1
+CONFIG_LWIP_SO_RCVBUF=1
+CONFIG_RT_LWIP_NETIF_LOOPBACK=y
+CONFIG_LWIP_NETIF_LOOPBACK=1
+CONFIG_RT_LWIP_STATS=y
+# CONFIG_RT_LWIP_USING_HW_CHECKSUM is not set
+CONFIG_RT_LWIP_USING_PING=y
+# CONFIG_RT_LWIP_DEBUG is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+# CONFIG_LWIP_USING_DHCPD is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+CONFIG_RT_USING_RYM=y
+CONFIG_YMODEM_USING_CRC_TABLE=y
+CONFIG_YMODEM_USING_FILE_TRANSFER=y
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+# CONFIG_RT_USING_LWP is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_PERSIMMON is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_EASYBLINK is not set
+# CONFIG_PKG_USING_PMS_SERIES is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
diff --git a/bsp/mini2440/Kconfig b/bsp/mini2440/Kconfig
new file mode 100644
index 0000000000..44da5183eb
--- /dev/null
+++ b/bsp/mini2440/Kconfig
@@ -0,0 +1,28 @@
+mainmenu "RT-Thread Project Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+config BOARD_MINI2440
+    bool "mini2440"
+    select ARCH_ARM_ARM9
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    default y
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+
+
diff --git a/bsp/mini2440/SConstruct b/bsp/mini2440/SConstruct
index a89673811c..93120f79ec 100644
--- a/bsp/mini2440/SConstruct
+++ b/bsp/mini2440/SConstruct
@@ -27,8 +27,8 @@ Export('rtconfig')
 # prepare building environment
 objs = PrepareBuilding(env, RTT_ROOT)
 
-if GetDepend('RT_USING_RTGUI'):
-    objs = objs + SConscript(RTT_ROOT + '/examples/gui/SConscript', variant_dir='build/examples/gui', duplicate=0)
+#if GetDepend('RT_USING_RTGUI'):
+#    objs = objs + SConscript(RTT_ROOT + '/examples/gui/SConscript', variant_dir='build/examples/gui', duplicate=0)
 
 # libc testsuite 
 # objs = objs + SConscript(RTT_ROOT + '/examples/libc/SConscript', variant_dir='build/examples/libc', duplicate=0)
diff --git a/bsp/mini2440/applications/application.c b/bsp/mini2440/applications/application.c
deleted file mode 100644
index 89dbfb6b19..0000000000
--- a/bsp/mini2440/applications/application.c
+++ /dev/null
@@ -1,252 +0,0 @@
-/*
- * File      : application.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2006, RT-Thread Development Team
- *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
- *
- * Change Logs:
- * Date           Author		Notes
- * 2007-11-20     Yi.Qiu		add rtgui application
- * 2008-6-28      Bernard		no rtgui init
- */
-
-/**
- * @addtogroup mini2440
- */
- 
-/*@{*/
-
-#include <rtthread.h>
-#include "touch.h"
-#include "lcd.h"
-#include "led.h"
-#include "dm9000.h"
-
-#ifdef RT_USING_DFS
-/* dfs filesystem:ELM FatFs filesystem init */
-#include <dfs_elm.h>
-/* dfs Filesystem APIs */
-#include <dfs_fs.h>
-#ifdef RT_USING_DFS_UFFS
-/* dfs filesystem:UFFS filesystem init */
-#include <dfs_uffs.h>
-#endif
-#endif
-
-#ifdef RT_USING_LWIP
-#include <netif/ethernetif.h>
-#endif
-
-#ifdef RT_USING_RTGUI
-#include <rtgui/rtgui.h>
-#endif
-
-#ifdef RT_USING_FTK
-#include "ftk.h"
-#endif
-
-#define RT_INIT_THREAD_STACK_SIZE (2*1024)
-
-#ifdef RT_USING_DFS_ROMFS
-#include <dfs_romfs.h>
-#endif
-
-#ifdef RT_USING_FTK
-static int argc = 1;
-static char* argv[] = {"ftk", NULL};
-
-void rt_ftk_thread_entry(void *parameter)
-{
-	int FTK_MAIN(int argc, char *argv[]);
-
-	FTK_MAIN(argc, argv);
-
-	return;
-}
-
-#endif
-
-void rt_init_thread_entry(void *parameter)
-{
-/* Filesystem Initialization */
-#ifdef RT_USING_DFS
-	{
-		/* init the device filesystem */
-		dfs_init();
-
-#if defined(RT_USING_DFS_ELMFAT)
-		/* init the elm chan FatFs filesystam*/
-		elm_init();
-		/* mount sd card fat partition 1 as root directory */
-		if (dfs_mount("sd0", "/", "elm", 0, 0) == 0)
-		{
-			rt_kprintf("File System initialized!\n");
-		}
-		else
-			rt_kprintf("File System initialzation failed!\n");
-#endif
-
-#if defined(RT_USING_DFS_ROMFS)
-		dfs_romfs_init();
-		if (dfs_mount(RT_NULL, "/rom", "rom", 0, &romfs_root) == 0)
-		{
-			rt_kprintf("ROM File System initialized!\n");
-		}
-		else
-			rt_kprintf("ROM File System initialzation failed!\n");
-#endif
-
-#if defined(RT_USING_DFS_DEVFS)
-		devfs_init();
-		if (dfs_mount(RT_NULL, "/dev", "devfs", 0, 0) == 0)
-			rt_kprintf("Device File System initialized!\n");
-		else
-			rt_kprintf("Device File System initialzation failed!\n");
-
-		#ifdef RT_USING_NEWLIB
-		/* init libc */
-		libc_system_init("uart0");
-		#endif
-#endif
-
-#if defined(RT_USING_DFS) && defined(RT_USING_LWIP) && defined(RT_USING_DFS_NFS)
-		/* NFSv3 Initialization */
-		nfs_init();
-
-		if (dfs_mount(RT_NULL, "/nfs", "nfs", 0, RT_NFS_HOST_EXPORT) == 0)
-			rt_kprintf("NFSv3 File System initialized!\n");
-		else
-			rt_kprintf("NFSv3 File System initialzation failed!\n");
-#endif
-
-#if defined(RT_USING_DFS_UFFS)
-		/* init the uffs filesystem */
-		dfs_uffs_init();
-
-		/* mount flash device as flash directory */
-		if (dfs_mount("nand0", "/nand0", "uffs", 0, 0) == 0)
-			rt_kprintf("UFFS File System initialized!\n");
-		else
-			rt_kprintf("UFFS File System initialzation failed!\n");
-#endif
-	}
-#endif
-
-#ifdef RT_USING_RTGUI
-	{
-		extern void rtgui_system_server_init(void);
-
-		rt_device_t lcd;
-		
-		/* init lcd */
-		rt_hw_lcd_init();
-			
-		/* init touch panel */
-		rtgui_touch_hw_init();	
-
-		/* init keypad */
-		rt_hw_key_init();
-
-		/* find lcd device */
-		lcd = rt_device_find("lcd");
-
-		/* set lcd device as rtgui graphic driver */		
-		rtgui_graphic_set_device(lcd);
-
-		/* initalize rtgui system server */
-		rtgui_system_server_init();
-	}
-#endif
-
-/* LwIP Initialization */
-#ifdef RT_USING_LWIP
-	{
-		extern void lwip_sys_init(void);
-		eth_system_device_init();
-
-		/* register ethernetif device */
-		rt_hw_dm9000_init();
-
-		/* init lwip system */
-		lwip_sys_init();
-		rt_kprintf("TCP/IP initialized!\n");
-	}
-#endif
-
-#ifdef RT_USING_FTK
-	{
-		rt_thread_t ftk_thread;
-
-		/* init lcd */
-		rt_hw_lcd_init();
-
-		/* init touch panel */
-		rtgui_touch_hw_init();	
-
-		/* init keypad */
-		rt_hw_key_init();
-
-		/* create ftk thread */
-		ftk_thread = rt_thread_create("ftk",
-									rt_ftk_thread_entry, RT_NULL,
-									10 * 1024, 8, 20);	
-
-		/* startup ftk thread */
-		if (ftk_thread != RT_NULL)
-			rt_thread_startup(ftk_thread);		
-	}
-#endif
-}
-
-void rt_led_thread_entry(void *parameter)
-{
-	while (1)
-	{
-		/* light on leds for one second */
-		rt_hw_led_on(LED2|LED3);
-		rt_hw_led_off(LED1|LED4);
-		rt_thread_delay(100);
-
-		/* light off leds for one second */
-		rt_hw_led_off(LED2|LED3);
-		rt_hw_led_on(LED1|LED4);
-		rt_thread_delay(100);
-	}
-}
-
-int rt_application_init(void)
-{
-	rt_thread_t init_thread;
-	rt_thread_t led_thread;
-
-#if (RT_THREAD_PRIORITY_MAX == 32)
-	init_thread = rt_thread_create("init",
-								rt_init_thread_entry, RT_NULL,
-								RT_INIT_THREAD_STACK_SIZE, 8, 20);
-
-	led_thread = rt_thread_create("led",
-								rt_led_thread_entry, RT_NULL,
-								512, 20, 20);
-#else
-	init_thread = rt_thread_create("init",
-								rt_init_thread_entry, RT_NULL,
-								RT_INIT_THREAD_STACK_SIZE, 80, 20);
-
-	led_thread = rt_thread_create("led",
-								rt_led_thread_entry, RT_NULL,
-								512, 200, 20);
-#endif
-
-	if (init_thread != RT_NULL)
-		rt_thread_startup(init_thread);
-
-	if (led_thread != RT_NULL)
-		rt_thread_startup(led_thread);
-
-	return 0;
-}
-
-/*@}*/
diff --git a/bsp/mini2440/applications/main.c b/bsp/mini2440/applications/main.c
new file mode 100644
index 0000000000..a67ff93f7a
--- /dev/null
+++ b/bsp/mini2440/applications/main.c
@@ -0,0 +1,28 @@
+#include <stdint.h>
+#include <stdio.h>
+#include <stdlib.h>
+#include <rtthread.h>
+
+#include "led.h"
+
+int main(void)
+{
+    printf("hello rt-thread\n");
+
+    while (1)
+    {
+        /* light on leds for one second */
+        rt_hw_led_on(LED2|LED3);
+        rt_hw_led_off(LED1|LED4);
+        rt_thread_delay(100);
+    
+        /* light off leds for one second */
+        rt_hw_led_off(LED2|LED3);
+        rt_hw_led_on(LED1|LED4);
+        rt_thread_delay(100);
+    }   
+
+    return 0;
+}
+
+
diff --git a/bsp/mini2440/applications/mnt.c b/bsp/mini2440/applications/mnt.c
new file mode 100644
index 0000000000..fc9f915167
--- /dev/null
+++ b/bsp/mini2440/applications/mnt.c
@@ -0,0 +1,23 @@
+#include <rtthread.h>
+
+#ifdef RT_USING_DFS
+#include <dfs_fs.h>
+#include "dfs_ramfs.h"
+
+int mnt_init(void)
+{
+
+    if(dfs_mount(RT_NULL, "/", "ram", 0, dfs_ramfs_create(rt_malloc(1024),1024)) == 0)
+    {
+        rt_kprintf("RAM file system initializated!\n");
+    }
+    else
+    {
+        rt_kprintf("RAM file system initializate failed!\n");
+    }
+
+    return 0;
+}
+INIT_ENV_EXPORT(mnt_init);
+#endif
+
diff --git a/bsp/mini2440/applications/startup.c b/bsp/mini2440/applications/startup.c
deleted file mode 100644
index fab223d834..0000000000
--- a/bsp/mini2440/applications/startup.c
+++ /dev/null
@@ -1,165 +0,0 @@
-/*
- * File      : startup.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2006, RT-Thread Develop Team
- *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
- *
- * Change Logs:
- * Date           Author       Notes
- * 2006-02-26     Bernard      first implementation
- * 2006-05-05     Bernard      add two test thread
- * 2006-08-10     Bernard      use rt_show_version to display version information
- * 2008-07-14     Bernard      modify the heap memory init parameter
- */
-
-#include <rthw.h>
-#include <rtthread.h>
-
-#include <s3c24x0.h>
-#ifdef RT_USING_FINSH
-#include <finsh.h>
-#endif
-
-extern void rt_hw_interrupt_init(void);
-extern void rt_hw_board_init(void);
-extern void rt_hw_rtc_init(void);
-extern void rt_serial_init(void);
-extern void rt_system_timer_init(void);
-extern void rt_system_scheduler_init(void);
-extern void rt_thread_idle_init(void);
-extern void rt_hw_cpu_icache_enable(void);
-extern void rt_show_version(void);
-extern void rt_system_heap_init(void*, void*);
-extern void rt_hw_finsh_init(void);
-extern void rt_application_init(void);
-
-extern struct serial_device uart0;
-extern struct rt_device uart0_device;
-extern struct serial_device uart2;
-extern struct rt_device uart2_device;
-
-/**
- * @addtogroup mini2440
- */
-
-/*@{*/
-#if defined(__CC_ARM)
-	extern int Image$$ER_ZI$$ZI$$Base;
-	extern int Image$$ER_ZI$$ZI$$Length;
-	extern int Image$$ER_ZI$$ZI$$Limit;
-#elif (defined (__GNUC__))
-	rt_uint8_t _irq_stack_start[1024];
-	rt_uint8_t _fiq_stack_start[1024];
-	rt_uint8_t _undefined_stack_start[512];
-	rt_uint8_t _abort_stack_start[512];
-	rt_uint8_t _svc_stack_start[4096] SECTION(".nobss");
-	extern unsigned char __bss_start;
-	extern unsigned char __bss_end;
-#endif
-
-#ifdef RT_USING_FINSH
-extern int finsh_system_init(void);
-#endif
-
-/**
- * This function will startup RT-Thread RTOS.
- */
-void rtthread_startup(void)
-{
-	/* enable cpu cache */
-	rt_hw_cpu_icache_enable();
-	rt_hw_cpu_dcache_enable();
-
-	/* init hardware interrupt */
-	rt_hw_interrupt_init();
-
-	/* init board */
-	rt_hw_board_init();
-
-	/* show version */
-	rt_show_version();
-
-	/* init tick */
-	rt_system_tick_init();
-
-	/* init kernel object */
-	rt_system_object_init();
-
-	/* init timer system */
-	rt_system_timer_init();
-
-	/* init heap memory system */
-#ifdef __CC_ARM
-	rt_system_heap_init((void*)&Image$$ER_ZI$$ZI$$Limit, (void*)0x33F00000);
-#else
-	rt_system_heap_init((void*)&__bss_end, (void*)0x33F00000);
-#endif
-
-#ifdef RT_USING_MODULE
-	/* init module system*/
-	rt_system_module_init();
-#endif
-
-	/* init scheduler system */
-	rt_system_scheduler_init();
-
-#ifdef RT_USING_DEVICE
-	/* register uart0 */
-	rt_hw_serial_register(&uart0_device, "uart0",
-		RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX | RT_DEVICE_FLAG_STREAM,
-		&uart0);
-
-	/* register uart2, used for RTI debug */
-	rt_hw_serial_register(&uart2_device, "uart2",
-		RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX | RT_DEVICE_FLAG_STREAM,
-		&uart2);
-
-#ifdef RT_USING_DFS
-	rt_hw_sdcard_init();
-#ifdef RT_USING_DFS_UFFS
-	rt_hw_nand_init();
-#endif
-#endif
-
-	/* rtc init */
-	rt_hw_rtc_init();
-#endif
-
-	/* init application */
-	rt_application_init();
-
-#ifdef RT_USING_FINSH
-	/* init finsh */
-	finsh_system_init();
-#ifdef RT_USING_DEVICE
-	finsh_set_device("uart0");
-#endif
-#endif
-
-	rt_system_timer_thread_init();
-
-	/* init idle thread */
-	rt_thread_idle_init();
-
-	/* start scheduler */
-	rt_system_scheduler_start();
-
-	/* never reach here */
-	return ;
-}
-
-int main(void)
-{
-	/* disable interrupt first */
-	rt_hw_interrupt_disable();
-
-	/* startup RT-Thread RTOS */
-	rtthread_startup();
-
-	return 0;
-}
-
-/*@}*/
diff --git a/bsp/mini2440/drivers/SConscript b/bsp/mini2440/drivers/SConscript
index 55c8b43cd5..8b36ce3aab 100644
--- a/bsp/mini2440/drivers/SConscript
+++ b/bsp/mini2440/drivers/SConscript
@@ -8,7 +8,7 @@ cwd     = os.path.join(str(Dir('#')), 'drivers')
 src = Split("""
 board.c
 led.c
-console.c
+uart.c
 """)
 
 if GetDepend('RT_USING_DFS'):
@@ -18,7 +18,7 @@ if GetDepend('RT_USING_LWIP'):
 	src += ['dm9000.c']
 
 if GetDepend('RT_USING_RTGUI'):
-    	src += ['touch.c', 'key.c', 'calibration.c']
+    	src += ['touch.c', 'key.c']
 
 if GetDepend('RT_USING_FTK'):
     	src += ['touch.c', 'key.c']
diff --git a/bsp/mini2440/drivers/board.c b/bsp/mini2440/drivers/board.c
index fc623386b4..14e2e426df 100644
--- a/bsp/mini2440/drivers/board.c
+++ b/bsp/mini2440/drivers/board.c
@@ -26,6 +26,29 @@
  */
 /*@{*/
 
+#if defined(__CC_ARM)
+    extern int Image$$ER_ZI$$ZI$$Base;
+    extern int Image$$ER_ZI$$ZI$$Length;
+    extern int Image$$ER_ZI$$ZI$$Limit;
+#elif (defined (__GNUC__))
+    rt_uint8_t _irq_stack_start[1024];
+    rt_uint8_t _fiq_stack_start[1024];
+    rt_uint8_t _undefined_stack_start[512];
+    rt_uint8_t _abort_stack_start[512];
+    rt_uint8_t _svc_stack_start[4096] SECTION(".nobss");
+#endif
+
+#if defined(__CC_ARM)
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define HEAP_BEGIN      ((void*)&Image$$RW_IRAM1$$ZI$$Limit)
+#elif defined(__GNUC__)
+extern int __bss_end;
+#define HEAP_BEGIN      (((void*)&__bss_end) + 0x1000)
+#endif
+
+#define HEAP_END        (void*)(0x33F00000)
+
+
 extern rt_uint32_t PCLK, FCLK, HCLK, UCLK;
 
 extern void rt_hw_clock_init(void);
@@ -35,26 +58,6 @@ extern void rt_hw_get_clock(void);
 extern void rt_hw_set_dividor(rt_uint8_t hdivn, rt_uint8_t pdivn);
 extern void rt_hw_set_clock(rt_uint8_t sdiv, rt_uint8_t pdiv, rt_uint8_t mdiv);
 
-#define UART0	((struct uartport *)&U0BASE)
-struct serial_int_rx uart0_int_rx;
-struct serial_device uart0 =
-{
-	UART0,
-	&uart0_int_rx,
-	RT_NULL
-};
-struct rt_device uart0_device;
-
-#define UART2	((struct uartport *)&U2BASE)
-struct serial_int_rx uart2_int_rx;
-struct serial_device uart2 =
-{
-	UART2,
-	&uart2_int_rx,
-	RT_NULL
-};
-struct rt_device uart2_device;
-
 /**
  * This function will handle rtos timer
  */
@@ -63,92 +66,6 @@ static void rt_timer_handler(int vector, void *param)
 	rt_tick_increase();
 }
 
-/**
- * This function will handle serial
- */
-static void rt_serial0_handler(int vector, void *param)
-{
-	INTSUBMSK |= (BIT_SUB_RXD0);
-
-	rt_hw_serial_isr(&uart0_device);
-
-	SUBSRCPND |= BIT_SUB_RXD0;
-
-	/* Unmask sub interrupt (RXD0) */
-	INTSUBMSK  &=~(BIT_SUB_RXD0);
-}
-
-/**
- * This function will handle serial
- */
-static void rt_serial2_handler(int vector, void *param)
-{
-	INTSUBMSK |= (BIT_SUB_RXD2);
-
-	rt_hw_serial_isr(&uart2_device);
-
-	SUBSRCPND |= BIT_SUB_RXD2;
-
-	/* Unmask sub interrupt (RXD0) */
-	INTSUBMSK  &=~(BIT_SUB_RXD2);
-}
-
-/**
- * This function will handle init uart
- */
-static void rt_hw_uart_init(void)
-{
-	int i;
-	/* UART0 port configure */
-	GPHCON |= 0xAA;
-	/* PULLUP is disable */
-	GPHUP |= 0xF;
-
-	/* FIFO enable, Tx/Rx FIFO clear */
-	uart0.uart_device->ufcon = 0x0;
-	/* disable the flow control */
-	uart0.uart_device->umcon = 0x0;
-	/* Normal,No parity,1 stop,8 bit */
-	uart0.uart_device->ulcon = 0x3;
-	/*
-	 * tx=level,rx=edge,disable timeout int.,enable rx error int.,
-	 * normal,interrupt or polling
-	 */
-	uart0.uart_device->ucon = 0x245;
-	/* Set uart0 bps */
-	uart0.uart_device->ubrd = (rt_int32_t)(PCLK / (BPS * 16)) - 1;
-	/* output PCLK to UART0/1, PWMTIMER */
-	CLKCON |= 0x0D00;
-
-	/* FIFO enable, Tx/Rx FIFO clear */
-	uart2.uart_device->ufcon = 0x0;
-	/* disable the flow control */
-	uart2.uart_device->umcon = 0x0;
-	/* Normal,No parity,1 stop,8 bit */
-	uart2.uart_device->ulcon = 0x3;
-	/*
-	 * tx=level,rx=edge,disable timeout int.,enable rx error int.,
-	 * normal,interrupt or polling
-	 */
-	uart2.uart_device->ucon = 0x245;
-	/* Set uart0 bps */
-	uart2.uart_device->ubrd = (rt_int32_t)(PCLK / (BPS * 16)) - 1;
-
-	for (i = 0; i < 100; i++);
-
-	/* install uart0 isr */
-	INTSUBMSK &= ~(BIT_SUB_RXD0);
-
-	/* install uart2 isr */
-	INTSUBMSK &= ~(BIT_SUB_RXD2);
-
-	rt_hw_interrupt_install(INTUART0, rt_serial0_handler, RT_NULL, "UART0");
-	rt_hw_interrupt_umask(INTUART0);
-
-	rt_hw_interrupt_install(INTUART2, rt_serial2_handler, RT_NULL, "UART2");
-	rt_hw_interrupt_umask(INTUART2);
-}
-
 /**
  * This function will init timer4 for system ticks
  */
@@ -177,6 +94,12 @@ static  void rt_hw_timer_init(void)
  */
 void rt_hw_board_init(void)
 {
+	rt_hw_cpu_icache_enable();
+	rt_hw_cpu_dcache_enable();
+
+	/* init hardware interrupt */
+	rt_hw_interrupt_init();
+
 	/* initialize the system clock */
 	rt_hw_clock_init();
 
@@ -186,14 +109,27 @@ void rt_hw_board_init(void)
 	/* initialize led port */
 	rt_hw_led_init();
 
-	/* initialize uart */
-	rt_hw_uart_init();
-
 	/* initialize mmu */
 	rt_hw_mmu_init();
 
 	/* initialize timer4 */
 	rt_hw_timer_init();
+
+	/* initialize system heap */
+	rt_system_heap_init(HEAP_BEGIN, HEAP_END);
+
+	rt_components_board_init();
+
+#ifdef RT_USING_CONSOLE
+	rt_console_set_device("uart0");
+#endif
+
 }
 
+#ifdef RT_USING_MODULE
+int rt_system_module_init(void)
+{
+    return 0;
+}
+#endif
 /*@}*/
diff --git a/bsp/mini2440/drivers/board.h b/bsp/mini2440/drivers/board.h
index 2635ab147a..434f725216 100644
--- a/bsp/mini2440/drivers/board.h
+++ b/bsp/mini2440/drivers/board.h
@@ -16,7 +16,6 @@
 #define __BOARD_H__
 
 #include <s3c24x0.h>
-#include <serial.h>
 
 void rt_hw_board_init(void);
 void rt_hw_sdcard_init(void);
diff --git a/bsp/mini2440/drivers/console.c b/bsp/mini2440/drivers/console.c
deleted file mode 100644
index 70a57a7370..0000000000
--- a/bsp/mini2440/drivers/console.c
+++ /dev/null
@@ -1,180 +0,0 @@
-#include <rtthread.h>
-
-#include <serial.h>
-
-#define RT_CONSOLE_WIDTH		240
-#define RT_CONSOLE_HEIGHT		320
-
-#define RT_CONSOLE_FONT_WIDTH	8
-#define RT_CONSOLE_FONT_HEIGHT	16
-
-#define RT_CONSOLE_COL			(RT_CONSOLE_WIDTH/RT_CONSOLE_FONT_WIDTH)
-#define RT_CONSOLE_ROW			(RT_CONSOLE_HEIGHT/RT_CONSOLE_FONT_HEIGHT)
-
-#define RT_CONSOLE_TAB			4
-
-#define RT_CONSOLE_FOREPIXEL	(0x001f)
-
-extern struct serial_device uart0;
-
-struct rt_console
-{
-	rt_uint8_t* video_ptr;
-	rt_uint8_t* font_ptr;
-
-	/* bpp and pixel of width */
-	rt_uint8_t bpp;
-	rt_uint32_t pitch;
-
-	/* current cursor */
-	rt_uint8_t current_col;
-	rt_uint8_t current_row;
-};
-struct rt_console console;
-
-void rt_hw_console_init(rt_uint8_t* video_ptr, rt_uint8_t* font_ptr, rt_uint8_t bpp);
-void rt_hw_console_newline(void);
-void rt_hw_console_putc(char c);
-void rt_hw_console_clear(void);
-
-void rt_hw_console_init(rt_uint8_t* video_ptr, rt_uint8_t* font_ptr, rt_uint8_t bpp)
-{
-	rt_memset(&console, 0, sizeof(struct rt_console));
-
-	console.video_ptr = video_ptr;
-	console.font_ptr = font_ptr;
-	console.bpp = bpp;
-	console.pitch = console.bpp * RT_CONSOLE_WIDTH;
-
-	rt_hw_console_clear();
-}
-
-void rt_hw_console_putc(char c)
-{
-	switch (c)
-	{
-        case 10:
-        case 11:
-        case 12:
-        case 13:
-			/* to next line */
-            rt_hw_console_newline();
-            console.current_col = 0;
-            break;
-
-        case 9:
-            console.current_col += RT_CONSOLE_TAB;
-            break;
-
-        default:
-			{
-				rt_uint8_t* font_ptr;
-				register rt_uint32_t cursor;
-				register rt_uint32_t i, j;
-
-				if (console.current_col == RT_CONSOLE_COL)
-				{
-					rt_hw_console_newline();
-					console.current_col = 0;
-
-					rt_hw_console_putc(c);
-					return;
-				}
-
-				font_ptr = console.font_ptr + c * RT_CONSOLE_FONT_HEIGHT;
-				cursor = (console.current_row * RT_CONSOLE_FONT_HEIGHT) * console.pitch
-					+ console.current_col * RT_CONSOLE_FONT_WIDTH * console.bpp;
-
-				for (i = 0; i < RT_CONSOLE_FONT_HEIGHT; i ++ )
-				{
-					for (j = 0; j < RT_CONSOLE_FONT_WIDTH; j ++)
-					{
-						if ( ((font_ptr[i] >> (7-j)) & 0x01) != 0 )
-						{
-							/* draw a pixel */
-							rt_uint8_t *ptr = &(console.video_ptr[cursor + i * console.pitch + j * console.bpp]);
-							switch(console.bpp)
-							{
-							case 1:
-								*ptr = RT_CONSOLE_FOREPIXEL;
-								break;
-							case 2:
-								*(rt_uint16_t*)ptr = RT_CONSOLE_FOREPIXEL;
-								break;
-							case 3:
-								ptr[0] = RT_CONSOLE_FOREPIXEL & 0xff;
-								ptr[1] = (RT_CONSOLE_FOREPIXEL >> 8) & 0xff;
-								ptr[2] = (RT_CONSOLE_FOREPIXEL >> 16) & 0xff;
-								break;
-							case 4:
-								*(rt_uint32_t*)ptr = RT_CONSOLE_FOREPIXEL;
-								break;
-							}
-						}
-					}
-				}
-
-				console.current_col ++;
-			}
-			break;
-	}
-}
-
-void rt_hw_console_newline()
-{
-	console.current_row ++;
-	if (console.current_row >= RT_CONSOLE_ROW)
-	{
-		rt_uint32_t i;
-
-		/* scroll to next line */
-		for (i = 0; i < RT_CONSOLE_ROW - 1; i ++)
-		{
-			rt_memcpy(console.video_ptr + i * RT_CONSOLE_FONT_HEIGHT * console.pitch,
-				console.video_ptr + (i + 1) * RT_CONSOLE_FONT_HEIGHT * console.pitch,
-				RT_CONSOLE_FONT_HEIGHT * console.pitch);
-		}
-
-		/* clear last line */
-		rt_memset(console.video_ptr + (RT_CONSOLE_ROW - 1) * RT_CONSOLE_FONT_HEIGHT * console.pitch,
-			0,
-			RT_CONSOLE_FONT_HEIGHT * console.pitch);
-
-		console.current_row = RT_CONSOLE_ROW - 1;
-	}
-}
-
-void rt_hw_console_clear()
-{
-	console.current_col = 0;
-	console.current_row = 0;
-
-	rt_memset(console.video_ptr, 0, RT_CONSOLE_HEIGHT * console.pitch);
-}
-
-/* write one character to serial, must not trigger interrupt */
-void rt_hw_serial_putc(const char c)
-{
-	/*
-		to be polite with serial console add a line feed
-		to the carriage return character
-	*/
-	if (c=='\n')rt_hw_serial_putc('\r');
-
-	while (!(uart0.uart_device->ustat & USTAT_TXB_EMPTY));
-	uart0.uart_device->utxh = (c & 0x1FF);
-}
-
-/**
- * This function is used by rt_kprintf to display a string on console.
- *
- * @param str the displayed string
- */
-void rt_hw_console_output(const char* str)
-{
-	while (*str)
-	{
-		rt_hw_serial_putc(*str++);
-	}
-}
-
diff --git a/bsp/mini2440/drivers/dm9000.c b/bsp/mini2440/drivers/dm9000.c
index e3f1f0d634..22afb322c7 100644
--- a/bsp/mini2440/drivers/dm9000.c
+++ b/bsp/mini2440/drivers/dm9000.c
@@ -287,6 +287,9 @@ static rt_err_t rt_dm9000_init(rt_device_t dev)
 		}
 	}
 
+	/* send a notify */
+	eth_device_linkchange(&dm9000_device.parent, RT_TRUE);
+
 	/* see what we've got */
 	lnk = phy_read(17) >> 12;
 	rt_kprintf("operating at ");
@@ -588,7 +591,7 @@ void INTEINT4_7_handler(int irqno, void *param)
 	EINTPEND = eint_pend;
 }
 
-void rt_hw_dm9000_init()
+int rt_hw_dm9000_init()
 {
 	/* Set GPF7 as EINT7 */
 	GPFCON = GPFCON & (~(3 << 14)) | (2 << 14);
@@ -641,6 +644,8 @@ void rt_hw_dm9000_init()
 	rt_hw_interrupt_umask(INTEINT4_7);
 }
 
+INIT_DEVICE_EXPORT(rt_hw_dm9000_init);
+
 void dm9000a(void)
 {
 	rt_kprintf("\n");
diff --git a/bsp/mini2440/drivers/dm9000.h b/bsp/mini2440/drivers/dm9000.h
index 1dda60bfd2..28499c22d8 100644
--- a/bsp/mini2440/drivers/dm9000.h
+++ b/bsp/mini2440/drivers/dm9000.h
@@ -143,6 +143,6 @@
 
 #define GPCR_GEP_CNTL       (1<<0)
 
-void rt_hw_dm9000_init(void);
+int rt_hw_dm9000_init(void);
 
 #endif
diff --git a/bsp/mini2440/drivers/key.c b/bsp/mini2440/drivers/key.c
index 3c73c7a788..d75ffd6d26 100644
--- a/bsp/mini2440/drivers/key.c
+++ b/bsp/mini2440/drivers/key.c
@@ -79,7 +79,7 @@ static void rt_hw_key_isr(void)
 /**
  * This function is only for QEMU emulation
  */
-static void rt_key_handler(int vector)
+static void rt_key_handler(int vector, void *param)
 {
 	INTSUBMSK |= (BIT_SUB_RXD1);
 
diff --git a/bsp/mini2440/drivers/sdcard.c b/bsp/mini2440/drivers/sdcard.c
index b2ab684e48..0f5b79bb25 100644
--- a/bsp/mini2440/drivers/sdcard.c
+++ b/bsp/mini2440/drivers/sdcard.c
@@ -550,7 +550,7 @@ static rt_size_t rt_sdcard_write(rt_device_t dev,
     return size;
 }
 
-void rt_hw_sdcard_init(void)
+int rt_hw_sdcard_init(void)
 {
     rt_uint8_t i, status;
     rt_uint8_t *sector;
@@ -574,7 +574,7 @@ void rt_hw_sdcard_init(void)
         {
             rt_kprintf("allocate partition sector buffer failed\n");
 
-            return;
+            return RT_ERROR;
         }
         status = sd_readblock(0, sector);
         if (status == RT_EOK)
@@ -637,12 +637,15 @@ void rt_hw_sdcard_init(void)
         /* release sector buffer */
         rt_free(sector);
 
-        return;
+        return RT_ERROR; 
     }
     else
     {
         rt_kprintf("sdcard init failed\n");
     }
+
+    return RT_EOK;
 }
 
+INIT_BOARD_EXPORT(rt_hw_sdcard_init);
 #endif
diff --git a/bsp/mini2440/drivers/touch.c b/bsp/mini2440/drivers/touch.c
index 08d41080be..e584c379e3 100644
--- a/bsp/mini2440/drivers/touch.c
+++ b/bsp/mini2440/drivers/touch.c
@@ -349,7 +349,7 @@ static void s3c2410_intc_stylus_updown(void)
 	SUBSRCPND |= BIT_SUB_TC;
 }
 
-static void rt_touch_handler(int irqno)
+static void rt_touch_handler(int irqno, void *param)
 {
 	if (SUBSRCPND & BIT_SUB_ADC)
 	{
diff --git a/bsp/mini2440/drivers/uart.c b/bsp/mini2440/drivers/uart.c
new file mode 100644
index 0000000000..f7bf1d9461
--- /dev/null
+++ b/bsp/mini2440/drivers/uart.c
@@ -0,0 +1,183 @@
+/*
+ * File      : uart.c
+ * Drivers for s3c2440 uarts.
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-09     Jonne        Code refactoring for new bsp
+ */
+
+#include <rthw.h>
+#include <rtdevice.h>
+#include <board.h>
+
+#define ULCON_OFS				0x00
+#define UCON_OFS				0x04
+#define UFCON_OFS				0x08
+#define UMCON_OFS				0x0c
+#define UTRSTAT_OFS				0x10
+#define UERSTAT_OFS				0x14
+#define UFSTAT_OFS				0x18
+#define UMSTAT_OFS				0x1c
+#define UTXH_OFS				0x20
+#define URXH_OFS				0x24
+#define UBRDIV_OFS				0x28
+
+#define readl(addr)             (*(volatile unsigned long *)(addr))
+#define writel(addr, value)     (*(volatile unsigned long *)(addr) = value)  
+
+#define PCLK_HZ                 50000000
+
+struct hw_uart_device
+{
+    rt_uint32_t hw_base;
+    rt_uint32_t irqno;
+};
+
+static rt_err_t s3c2440_serial_configure(struct rt_serial_device *serial, struct serial_configure *cfg) 
+{
+    struct hw_uart_device* uart = serial->parent.user_data;
+
+    writel(uart->hw_base + UBRDIV_OFS, PCLK_HZ / (cfg->baud_rate * 16));
+
+    writel(uart->hw_base + ULCON_OFS, 0x03);// 8bit data, 1bit stop, No parity
+    writel(uart->hw_base + UCON_OFS, 0x05);
+    writel(uart->hw_base + UFCON_OFS, 0x00);
+    writel(uart->hw_base + UMCON_OFS, 0x00);
+
+	return RT_EOK;
+}
+
+static rt_err_t s3c2440_serial_control(struct rt_serial_device *serial, int cmd, void *arg)
+{
+	struct hw_uart_device *uart;
+
+    RT_ASSERT(serial != RT_NULL); 
+    uart = (struct hw_uart_device *)serial->parent.user_data;
+
+    switch (cmd)
+    {
+    case RT_DEVICE_CTRL_CLR_INT:
+        /* disable rx irq */
+        INTSUBMSK |= BIT_SUB_RXD0;
+		
+        break;
+
+    case RT_DEVICE_CTRL_SET_INT:
+        /* enable rx irq */
+        INTSUBMSK &= ~(BIT_SUB_RXD0);
+        break;
+    }
+
+    return RT_EOK;
+}
+static int s3c2440_putc(struct rt_serial_device *serial, char c)
+{
+    struct hw_uart_device* uart = serial->parent.user_data;
+
+    while(!(readl(uart->hw_base + UTRSTAT_OFS) & (1<<2))) 
+    {
+    }
+
+    writel(uart->hw_base + UTXH_OFS, c);
+    
+    return 0;
+
+     
+}
+static int s3c2440_getc(struct rt_serial_device *serial)
+{
+    struct hw_uart_device* uart = serial->parent.user_data;
+    int ch = -1;
+
+    if(readl(uart->hw_base + UTRSTAT_OFS) & (1<<0)) 
+    {
+        ch = readl(uart->hw_base + URXH_OFS) & 0x000000FF;
+    }
+    
+    return ch;
+}
+
+static void rt_hw_uart_isr(int irqno, void *param)
+{
+    struct rt_serial_device *serial = (struct rt_serial_device *)param;
+
+    rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
+    
+    /*clear SUBSRCPND*/ 
+    if(irqno == INTUART0) 
+    {
+        SUBSRCPND = BIT_SUB_RXD0;
+    } 
+    else if(irqno == INTUART1) 
+    {
+        SUBSRCPND = BIT_SUB_RXD1;
+    }
+    else 
+    {
+        SUBSRCPND = BIT_SUB_RXD2;
+    }
+}
+
+static struct rt_uart_ops s3c2440_uart_ops = {
+		.configure = s3c2440_serial_configure,
+		.control = s3c2440_serial_control,
+		.putc = s3c2440_putc,
+		.getc = s3c2440_getc
+};
+
+
+static struct rt_serial_device _serial0 = {
+	.ops = &s3c2440_uart_ops,
+	.config = RT_SERIAL_CONFIG_DEFAULT,
+	.serial_rx = NULL,
+	.serial_tx = NULL
+};
+static struct hw_uart_device _hwserial0 = {
+	.hw_base = 0x50000000,
+	.irqno = INTUART0
+};
+
+static struct rt_serial_device _serial1 = {
+	.ops = &s3c2440_uart_ops,
+	.config = RT_SERIAL_CONFIG_DEFAULT,
+	.serial_rx = NULL,
+	.serial_tx = NULL
+};
+static struct hw_uart_device _hwserial1 = {
+	.hw_base = 0x50004000,
+	.irqno = INTUART1
+};
+
+static struct rt_serial_device _serial2 = {
+	.ops = &s3c2440_uart_ops,
+	.config = RT_SERIAL_CONFIG_DEFAULT,
+	.serial_rx = NULL,
+	.serial_tx = NULL
+};
+static struct hw_uart_device _hwserial2 = {
+	.hw_base = 0x50008000,
+	.irqno = INTUART2
+};
+
+
+int rt_hw_uart_init(void)
+{
+    /* register UART0 device */
+    rt_hw_serial_register(&_serial0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &_hwserial0);
+    rt_hw_interrupt_install(_hwserial0.irqno, rt_hw_uart_isr, &_serial0, "uart0");
+    rt_hw_interrupt_umask(INTUART0);
+	
+    /* register UART1 device */
+    rt_hw_serial_register(&_serial1, "uart1", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &_hwserial1);
+    rt_hw_interrupt_install(_hwserial1.irqno, rt_hw_uart_isr, &_serial1, "uart1");
+    rt_hw_interrupt_umask(INTUART1);
+
+    /* register UART2 device */
+    rt_hw_serial_register(&_serial2, "uart2", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &_hwserial2);
+    rt_hw_interrupt_install(_hwserial2.irqno, rt_hw_uart_isr, &_serial2, "uart2");
+    rt_hw_interrupt_umask(INTUART2);
+
+    return 0;
+}
+
+INIT_BOARD_EXPORT(rt_hw_uart_init);
diff --git a/bsp/mini2440/rtconfig.h b/bsp/mini2440/rtconfig.h
index 8147715c8f..5d65b46148 100644
--- a/bsp/mini2440/rtconfig.h
+++ b/bsp/mini2440/rtconfig.h
@@ -1,176 +1,243 @@
-/* RT-Thread config file */
-#ifndef __RTTHREAD_CFG_H__
-#define __RTTHREAD_CFG_H__
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
 
-// <RDTConfigurator URL="http://www.rt-thread.com/eclipse">
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Project Configuration */
 
-// <integer name="RT_NAME_MAX" description="Maximal size of kernel object name length" default="6" />
-#define RT_NAME_MAX	32
-// <integer name="RT_ALIGN_SIZE" description="Alignment size for CPU architecture data access" default="4" />
-#define RT_ALIGN_SIZE	4
-// <integer name="RT_THREAD_PRIORITY_MAX" description="Maximal level of thread priority" default="32">
-// <item description="8">8</item>
-// <item description="32">32</item>
-// <item description="256">256</item>
-// </integer>
-#define RT_THREAD_PRIORITY_MAX	256
-// <integer name="RT_TICK_PER_SECOND" description="OS tick per second" default="100" />
-#define RT_TICK_PER_SECOND	100
-// <section name="RT_DEBUG" description="Kernel Debug Configuration" default="true" >
-// #define RT_DEBUG
-// <bool name="RT_THREAD_DEBUG" description="Thread debug enable" default="false" />
-// #define RT_THREAD_DEBUG
-// <bool name="RT_USING_OVERFLOW_CHECK" description="Thread stack over flow detect" default="true" />
+#define BOARD_MINI2440
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
 #define RT_USING_OVERFLOW_CHECK
-// <bool name="RT_USING_INTERRUPT_INFO" description="Show more interrupt description" default="true" />
-#define RT_USING_INTERRUPT_INFO
-// </section>
-
-// <bool name="RT_USING_HOOK" description="Using hook functions" default="true" />
 #define RT_USING_HOOK
-// <section name="RT_USING_TIMER_SOFT" description="Using software timer which will start a thread to handle soft-timer" default="true" >
-// #define RT_USING_TIMER_SOFT
-// <integer name="RT_TIMER_THREAD_PRIO" description="The priority level of timer thread" default="4" />
-#define RT_TIMER_THREAD_PRIO	8
-// <integer name="RT_TIMER_THREAD_STACK_SIZE" description="The stack size of timer thread" default="512" />
-#define RT_TIMER_THREAD_STACK_SIZE	512
-// <integer name="RT_TIMER_TICK_PER_SECOND" description="The soft-timer tick per second" default="10" />
-#define RT_TIMER_TICK_PER_SECOND	10
-// </section>
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+
+/* Inter-Thread communication */
 
-// <section name="IPC" description="Inter-Thread communication" default="always" >
-// <bool name="RT_USING_SEMAPHORE" description="Using semaphore in the system" default="true" />
 #define RT_USING_SEMAPHORE
-// <bool name="RT_USING_MUTEX" description="Using mutex in the system" default="true" />
 #define RT_USING_MUTEX
-// <bool name="RT_USING_EVENT" description="Using event group in the system" default="true" />
 #define RT_USING_EVENT
-// <bool name="RT_USING_MAILBOX" description="Using mailbox in the system" default="true" />
 #define RT_USING_MAILBOX
-// <bool name="RT_USING_MESSAGEQUEUE" description="Using message queue in the system" default="true" />
 #define RT_USING_MESSAGEQUEUE
-// </section>
 
-// <section name="MM" description="Memory Management" default="always" >
-// <bool name="RT_USING_MEMPOOL" description="Using Memory Pool Management in the system" default="true" />
+/* Memory Management */
+
 #define RT_USING_MEMPOOL
-// <bool name="RT_USING_HEAP" description="Using Dynamic Heap Management in the system" default="true" />
-#define RT_USING_HEAP
-// <bool name="RT_USING_SMALL_MEM" description="Optimizing for small memory" default="false" />
+#define RT_USING_MEMHEAP
 #define RT_USING_SMALL_MEM
-// <bool name="RT_USING_SLAB" description="Using SLAB memory management for large memory" default="false" />
-// #define RT_USING_SLAB
-// </section>
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
 
-// <section name="RT_USING_DEVICE" description="Using Device Driver Framework" default="true" >
 #define RT_USING_DEVICE
-#define RT_USING_DEVICE_IPC
-// <bool name="RT_USING_UART0" description="Using UART0" default="true" />
-#define RT_USING_UART0
-// <integer name="RT_UART_RX_BUFFER_SIZE" description="The buffer size for UART reception" default="64" />
-#define RT_UART_RX_BUFFER_SIZE	64
-// </section>
-
-// <section name="RT_USING_CONSOLE" description="Using console" default="true" >
 #define RT_USING_CONSOLE
-// <integer name="RT_CONSOLEBUF_SIZE" description="The buffer size for console output" default="128" />
-#define RT_CONSOLEBUF_SIZE	128
-// </section>
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart"
+#define RT_VER_NUM 0x40003
+#define ARCH_ARM
+#define ARCH_ARM_ARM9
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+#define RT_USING_CPLUSPLUS
+
+/* Command shell */
 
-// <section name="RT_USING_FINSH" description="Using finsh as shell, which is a C-Express shell" default="true" >
 #define RT_USING_FINSH
-// <bool name="FINSH_USING_SYMTAB" description="Using symbol table in finsh shell" default="true" />
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
 #define FINSH_USING_SYMTAB
-// <bool name="FINSH_USING_DESCRIPTION" description="Keeping description in symbol table" default="true" />
 #define FINSH_USING_DESCRIPTION
-// <integer name="FINSH_THREAD_STACK_SIZE" description="The stack size for finsh thread" default="4096" />
-#define FINSH_THREAD_STACK_SIZE	4096
-// </section>
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_ARG_MAX 10
 
-// <section name="LIBC" description="C Runtime library setting" default="always" >
-// <bool name="RT_USING_LIBC" description="Using C library" default="true" />
-#define RT_USING_LIBC
-// <bool name="RT_USING_PTHREADS" description="Using POSIX threads library" default="true" />
-#define RT_USING_PTHREADS
-// </section>
+/* Device virtual file system */
 
-// <section name="RT_USING_DFS" description="Device file system" default="true" >
 #define RT_USING_DFS
-// <bool name="DFS_USING_WORKDIR" description="Using working directory" default="true" />
 #define DFS_USING_WORKDIR
-// <integer name="DFS_FILESYSTEMS_MAX" description="The maximal number of mounted file system" default="4" />
-#define DFS_FILESYSTEMS_MAX	2
-// <integer name="DFS_FD_MAX" description="The maximal number of opened files" default="4" />
-#define DFS_FD_MAX	4
-// <bool name="RT_USING_DFS_ELMFAT" description="Using ELM FatFs" default="true" />
+#define DFS_FILESYSTEMS_MAX 5
+#define DFS_FILESYSTEM_TYPES_MAX 5
+#define DFS_FD_MAX 16
 #define RT_USING_DFS_ELMFAT
-// <integer name="RT_DFS_ELM_USE_LFN" description="Support long file name" default="0">
-// <item description="LFN1">1</item>
-// <item description="LFN1">2</item>
-// </integer>
-#define RT_DFS_ELM_USE_LFN	1
-// <integer name="RT_DFS_ELM_CODE_PAGE" description="OEM code page" default="936">
-#define RT_DFS_ELM_CODE_PAGE	936
-// <bool name="RT_DFS_ELM_CODE_PAGE_FILE" description="Using OEM code page file" default="false" />
-// #define RT_DFS_ELM_CODE_PAGE_FILE
-// <integer name="RT_DFS_ELM_MAX_LFN" description="Maximal size of file name length" default="255" />
-#define RT_DFS_ELM_MAX_LFN	255
-// <bool name="RT_USING_DFS_YAFFS2" description="Using YAFFS2" default="false" />
-// #define RT_USING_DFS_YAFFS2
-// <bool name="RT_USING_DFS_UFFS" description="Using UFFS" default="false" />
-// #define RT_USING_DFS_UFFS
-// <bool name="RT_USING_DFS_DEVFS" description="Using devfs for device objects" default="true" />
+
+/* elm-chan's FatFs, Generic FAT Filesystem Module */
+
+#define RT_DFS_ELM_CODE_PAGE 437
+#define RT_DFS_ELM_WORD_ACCESS
+#define RT_DFS_ELM_USE_LFN_3
+#define RT_DFS_ELM_USE_LFN 3
+#define RT_DFS_ELM_MAX_LFN 255
+#define RT_DFS_ELM_DRIVES 2
+#define RT_DFS_ELM_MAX_SECTOR_SIZE 512
+#define RT_DFS_ELM_REENTRANT
 #define RT_USING_DFS_DEVFS
-// <bool name="RT_USING_DFS_NFS" description="Using NFS v3 client file system" default="false" />
-// #define RT_USING_DFS_NFS
-// <string name="RT_NFS_HOST_EXPORT" description="NFSv3 host export" default="192.168.1.5:/" />
-#define RT_NFS_HOST_EXPORT	"192.168.1.5:/"
-// </section>
+#define RT_USING_DFS_RAMFS
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SYSTEM_WORKQUEUE
+#define RT_SYSTEM_WORKQUEUE_STACKSIZE 2048
+#define RT_SYSTEM_WORKQUEUE_PRIORITY 23
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+#define RT_USING_PTHREADS
+#define PTHREAD_NUM_MAX 8
+#define RT_USING_POSIX
+#define RT_USING_POSIX_MMAP
+#define RT_USING_POSIX_TERMIOS
+#define RT_USING_POSIX_AIO
+#define RT_USING_MODULE
+#define RT_USING_CUSTOM_DLMODULE
+
+/* Network */
+
+/* Socket abstraction layer */
+
+#define RT_USING_SAL
+
+/* protocol stack implement */
+
+#define SAL_USING_LWIP
+#define SAL_USING_POSIX
+
+/* Network interface device */
+
+#define RT_USING_NETDEV
+#define NETDEV_USING_IFCONFIG
+#define NETDEV_USING_PING
+#define NETDEV_USING_NETSTAT
+#define NETDEV_USING_AUTO_DEFAULT
+#define NETDEV_IPV4 1
+#define NETDEV_IPV6 0
+
+/* light weight TCP/IP stack */
 
-// <section name="RT_USING_LWIP" description="lwip, a lightweight TCP/IP protocol stack" default="true" >
 #define RT_USING_LWIP
-// <bool name="RT_LWIP_ICMP" description="Enable ICMP protocol" default="true" />
+#define RT_USING_LWIP210
+#define RT_LWIP_IGMP
 #define RT_LWIP_ICMP
-// <bool name="RT_LWIP_IGMP" description="Enable IGMP protocol" default="false" />
-// #define RT_LWIP_IGMP
-// <bool name="RT_LWIP_UDP" description="Enable UDP protocol" default="true" />
-#define RT_LWIP_UDP
-// <bool name="RT_LWIP_TCP" description="Enable TCP protocol" default="true" />
-#define RT_LWIP_TCP
-// <bool name="RT_LWIP_DNS" description="Enable DNS protocol" default="true" />
 #define RT_LWIP_DNS
-// <integer name="RT_LWIP_TCP_PCB_NUM" description="Maximal number of simultaneously active TCP connections" default="5" />
-#define RT_LWIP_TCP_PCB_NUM	5
-// <integer name="RT_LWIP_TCP_SND_BUF" description="TCP sender buffer size" default="8192" />
-#define RT_LWIP_TCP_SND_BUF	8192
-// <integer name="RT_LWIP_TCP_WND" description="TCP receive window" default="8192" />
-#define RT_LWIP_TCP_WND	8192
-// <bool name="RT_LWIP_SNMP" description="Enable SNMP protocol" default="false" />
-// #define RT_LWIP_SNMP
-// <bool name="RT_LWIP_DHCP" description="Enable DHCP client to get IP address" default="false" />
-// #define RT_LWIP_DHCP
-// <integer name="RT_LWIP_TCP_SEG_NUM" description="the number of simultaneously queued TCP" default="8" />
-#define RT_LWIP_TCP_SEG_NUM	40
-// <integer name="RT_LWIP_TCPTHREAD_PRIORITY" description="the thread priority of TCP thread" default="128" />
-#define RT_LWIP_TCPTHREAD_PRIORITY	12
-// <integer name="RT_LWIP_TCPTHREAD_MBOX_SIZE" description="the mail box size of TCP thread to wait for" default="32" />
-#define RT_LWIP_TCPTHREAD_MBOX_SIZE	32
-// <integer name="RT_LWIP_TCPTHREAD_STACKSIZE" description="the thread stack size of TCP thread" default="4096" />
-#define RT_LWIP_TCPTHREAD_STACKSIZE	4096
-// <integer name="RT_LWIP_ETHTHREAD_PRIORITY" description="the thread priority of ethnetif thread" default="144" />
-#define RT_LWIP_ETHTHREAD_PRIORITY	144
-// <integer name="RT_LWIP_ETHTHREAD_MBOX_SIZE" description="the mail box size of ethnetif thread to wait for" default="8" />
-#define RT_LWIP_ETHTHREAD_MBOX_SIZE	32
-// <integer name="RT_LWIP_ETHTHREAD_STACKSIZE" description="the stack size of ethnetif thread" default="512" />
-#define RT_LWIP_ETHTHREAD_STACKSIZE	512
-// <ipaddr name="RT_LWIP_IPADDR" description="IP address of device" default="192.168.1.30" />
-#define RT_LWIP_IPADDR "192.168.1.30"
-// <ipaddr name="RT_LWIP_GWADDR" description="Gateway address of device" default="192.168.1.1" />
-#define RT_LWIP_GWADDR  "192.168.1.1"
-// <ipaddr name="RT_LWIP_MSKADDR" description="Mask address of device" default="255.255.255.0" />
-#define RT_LWIP_MSKADDR  "255.255.255.0"
-// </section>
+#define RT_LWIP_DHCP
+#define IP_SOF_BROADCAST 1
+#define IP_SOF_BROADCAST_RECV 1
+
+/* Static IPv4 Address */
+
+#define RT_LWIP_IPADDR "192.168.0.30"
+#define RT_LWIP_GWADDR "192.168.0.1"
+#define RT_LWIP_MSKADDR "255.255.255.0"
+#define RT_LWIP_UDP
+#define RT_LWIP_TCP
+#define RT_LWIP_RAW
+#define RT_MEMP_NUM_NETCONN 8
+#define RT_LWIP_PBUF_NUM 16
+#define RT_LWIP_RAW_PCB_NUM 4
+#define RT_LWIP_UDP_PCB_NUM 4
+#define RT_LWIP_TCP_PCB_NUM 4
+#define RT_LWIP_TCP_SEG_NUM 40
+#define RT_LWIP_TCP_SND_BUF 8196
+#define RT_LWIP_TCP_WND 8196
+#define RT_LWIP_TCPTHREAD_PRIORITY 10
+#define RT_LWIP_TCPTHREAD_MBOX_SIZE 8
+#define RT_LWIP_TCPTHREAD_STACKSIZE 1024
+#define RT_LWIP_ETHTHREAD_PRIORITY 12
+#define RT_LWIP_ETHTHREAD_STACKSIZE 1024
+#define RT_LWIP_ETHTHREAD_MBOX_SIZE 8
+#define LWIP_NETIF_STATUS_CALLBACK 1
+#define LWIP_NETIF_LINK_CALLBACK 1
+#define SO_REUSE 1
+#define LWIP_SO_RCVTIMEO 1
+#define LWIP_SO_SNDTIMEO 1
+#define LWIP_SO_RCVBUF 1
+#define RT_LWIP_NETIF_LOOPBACK
+#define LWIP_NETIF_LOOPBACK 1
+#define RT_LWIP_STATS
+#define RT_LWIP_USING_PING
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+#define RT_USING_RYM
+#define YMODEM_USING_CRC_TABLE
+#define YMODEM_USING_FILE_TRANSFER
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
 
-// </RDTConfigurator>
 
 #endif
diff --git a/bsp/mini2440/rtconfig.py b/bsp/mini2440/rtconfig.py
index dd574acb16..106597711a 100644
--- a/bsp/mini2440/rtconfig.py
+++ b/bsp/mini2440/rtconfig.py
@@ -9,14 +9,14 @@ ARCH     = 'arm'
 CPU      = 's3c24x0'
 TextBase = '0x30000000'
 
-CROSS_TOOL 	= 'keil'
+CROSS_TOOL 	= 'gcc'
 
 if os.getenv('RTT_CC'):
     CROSS_TOOL = os.getenv('RTT_CC')
 
 if  CROSS_TOOL == 'gcc':
     PLATFORM 	= 'gcc'
-    EXEC_PATH 	= 'C:/Program Files/CodeSourcery/Sourcery G++ Lite/bin'
+    EXEC_PATH 	= '/opt/gcc-arm-none-eabi-6_2-2016q4/bin'
 elif CROSS_TOOL == 'keil':
     PLATFORM 	= 'armcc'
     EXEC_PATH 	= 'C:/Keil'
@@ -43,12 +43,21 @@ if PLATFORM == 'gcc':
     SIZE = PREFIX + 'size'
     OBJDUMP = PREFIX + 'objdump'
     OBJCPY = PREFIX + 'objcopy'
+    STRIP = PREFIX + 'strip'
 
     DEVICE = ' -mcpu=arm920t'
     CFLAGS = DEVICE
     AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp' + ' -DTEXT_BASE=' + TextBase
     LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread_mini2440.map,-cref,-u,_start  -nostartfiles -T mini2440_ram.ld' + ' -Ttext ' + TextBase
 
+    # module setting 
+    CXXFLAGS = ' -Woverloaded-virtual -fno-exceptions -fno-rtti '
+    M_CFLAGS = CFLAGS + ' -mlong-calls -fPIC '
+    M_CXXFLAGS = CXXFLAGS + ' -mlong-calls -fPIC'
+    M_LFLAGS = DEVICE + CXXFLAGS + ' -Wl,--gc-sections,-z,max-page-size=0x4' +\
+                                    ' -shared -fPIC -nostartfiles -static-libgcc'
+    M_POST_ACTION = STRIP + ' -R .hash $TARGET\n' + SIZE + ' $TARGET \n'
+
     CPATH = ''
     LPATH = ''
 
diff --git a/libcpu/arm/s3c24x0/serial.c b/libcpu/arm/s3c24x0/serial.c
deleted file mode 100644
index 1eca1b1110..0000000000
--- a/libcpu/arm/s3c24x0/serial.c
+++ /dev/null
@@ -1,291 +0,0 @@
-/*
- * Copyright (c) 2006-2018, RT-Thread Development Team
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Change Logs:
- * Date           Author       Notes
- * 2006-03-13     Bernard      first version
- * 2009-04-20     yi.qiu      modified according bernard's stm32 version
- */
-
-#include <rtthread.h>
-
-#include "serial.h"
-
-/**
- * @addtogroup S3C24X0
- */
-/*@{*/
-
-/* RT-Thread Device Interface */
-/**
- * This function initializes serial
- */
-static rt_err_t rt_serial_init(rt_device_t dev)
-{
-    struct serial_device* uart = (struct serial_device*) dev->user_data;
-
-    if (!(dev->flag & RT_DEVICE_FLAG_ACTIVATED))
-    {
-
-        if (dev->flag & RT_DEVICE_FLAG_INT_RX)
-        {
-            rt_memset(uart->int_rx->rx_buffer, 0,
-                      sizeof(uart->int_rx->rx_buffer));
-            uart->int_rx->read_index = uart->int_rx->save_index = 0;
-        }
-
-        if (dev->flag & RT_DEVICE_FLAG_INT_TX)
-        {
-            rt_memset(uart->int_tx->tx_buffer, 0,
-                      sizeof(uart->int_tx->tx_buffer));
-            uart->int_tx->write_index = uart->int_tx->save_index = 0;
-        }
-
-        dev->flag |= RT_DEVICE_FLAG_ACTIVATED;
-    }
-
-    return RT_EOK;
-}
-
-/* save a char to serial buffer */
-static void rt_serial_savechar(struct serial_device* uart, char ch)
-{
-    rt_base_t level;
-
-    /* disable interrupt */
-    level = rt_hw_interrupt_disable();
-
-    uart->int_rx->rx_buffer[uart->int_rx->save_index] = ch;
-    uart->int_rx->save_index ++;
-    if (uart->int_rx->save_index >= UART_RX_BUFFER_SIZE)
-        uart->int_rx->save_index = 0;
-
-    /* if the next position is read index, discard this 'read char' */
-    if (uart->int_rx->save_index == uart->int_rx->read_index)
-    {
-        uart->int_rx->read_index ++;
-        if (uart->int_rx->read_index >= UART_RX_BUFFER_SIZE)
-            uart->int_rx->read_index = 0;
-    }
-
-    /* enable interrupt */
-    rt_hw_interrupt_enable(level);
-}
-
-static rt_err_t rt_serial_open(rt_device_t dev, rt_uint16_t oflag)
-{
-    RT_ASSERT(dev != RT_NULL);
-
-    return RT_EOK;
-}
-
-static rt_err_t rt_serial_close(rt_device_t dev)
-{
-    RT_ASSERT(dev != RT_NULL);
-
-    return RT_EOK;
-}
-
-static rt_size_t rt_serial_read(rt_device_t dev, rt_off_t pos, void* buffer, rt_size_t size)
-{
-    rt_uint8_t* ptr;
-    rt_err_t err_code;
-    struct serial_device* uart;
-
-    ptr = buffer;
-    err_code = RT_EOK;
-    uart = (struct serial_device*)dev->user_data;
-
-    if (ptr == RT_NULL)
-    {
-        err_code = -RT_ENOMEM;
-        rt_set_errno(err_code);
-        return -RT_ENOMEM;
-    }
-    if (dev->flag & RT_DEVICE_FLAG_INT_RX)
-    {
-        rt_base_t level;
-
-        /* interrupt mode Rx */
-        while (size)
-        {
-            if (uart->int_rx->read_index != uart->int_rx->save_index)
-            {
-                *ptr++ = uart->int_rx->rx_buffer[uart->int_rx->read_index];
-                size --;
-
-                /* disable interrupt */
-                level = rt_hw_interrupt_disable();
-
-                uart->int_rx->read_index ++;
-                if (uart->int_rx->read_index >= UART_RX_BUFFER_SIZE)
-                    uart->int_rx->read_index = 0;
-
-                /* enable interrupt */
-                rt_hw_interrupt_enable(level);
-            }
-            else
-            {
-                /* set error code */
-                err_code = -RT_EEMPTY;
-                break;
-            }
-        }
-    }
-    else
-    {
-        /* polling mode */
-        while ((rt_uint32_t)ptr - (rt_uint32_t)buffer < size)
-        {
-            while (uart->uart_device->ustat & USTAT_RCV_READY)
-            {
-                *ptr = uart->uart_device->urxh & 0xff;
-                ptr ++;
-            }
-        }
-    }
-
-    /* set error code */
-    rt_set_errno(err_code);
-    return (rt_uint32_t)ptr - (rt_uint32_t)buffer;
-}
-
-static rt_size_t rt_serial_write(rt_device_t dev, rt_off_t pos, const void* buffer, rt_size_t size)
-{
-    rt_uint8_t* ptr;
-    rt_err_t err_code;
-    struct serial_device* uart;
-
-    err_code = RT_EOK;
-    ptr = (rt_uint8_t*)buffer;
-    uart = (struct serial_device*)dev->user_data;
-
-    if (ptr == RT_NULL)
-    {
-        err_code = -RT_ENOMEM;
-        rt_set_errno(err_code);
-        return -RT_ENOMEM;
-    }
-    if (dev->flag & RT_DEVICE_FLAG_INT_TX)
-    {
-        /* interrupt mode Tx */
-        while (uart->int_tx->save_index != uart->int_tx->write_index)
-        {
-            /* save on tx buffer */
-            uart->int_tx->tx_buffer[uart->int_tx->save_index] = *ptr++;
-
-            -- size;
-
-            /* move to next position */
-            uart->int_tx->save_index ++;
-
-            /* wrap save index */
-            if (uart->int_tx->save_index >= UART_TX_BUFFER_SIZE)
-                uart->int_tx->save_index = 0;
-        }
-
-        /* set error code */
-        if (size > 0)
-            err_code = -RT_EFULL;
-    }
-    else
-    {
-        /* polling mode */
-        while (size)
-        {
-            /*
-             * to be polite with serial console add a line feed
-             * to the carriage return character
-             */
-            if (*ptr == '\n' && (dev->flag & RT_DEVICE_FLAG_STREAM))
-            {
-                while (!(uart->uart_device->ustat & USTAT_TXB_EMPTY));
-                uart->uart_device->utxh = '\r';
-            }
-
-            while (!(uart->uart_device->ustat & USTAT_TXB_EMPTY));
-            uart->uart_device->utxh = (*ptr & 0xFF);
-
-            ++ptr;
-            --size;
-        }
-    }
-
-    /* set error code */
-    rt_set_errno(err_code);
-    return (rt_uint32_t)ptr - (rt_uint32_t)buffer;
-}
-
-static rt_err_t rt_serial_control(rt_device_t dev, int cmd, void *args)
-{
-    RT_ASSERT(dev != RT_NULL);
-
-    switch (cmd)
-    {
-    case RT_DEVICE_CTRL_SUSPEND:
-        /* suspend device */
-        dev->flag |= RT_DEVICE_FLAG_SUSPENDED;
-        break;
-
-    case RT_DEVICE_CTRL_RESUME:
-        /* resume device */
-        dev->flag &= ~RT_DEVICE_FLAG_SUSPENDED;
-        break;
-    }
-
-    return RT_EOK;
-}
-
-/*
- * serial register
- */
-rt_err_t rt_hw_serial_register(rt_device_t device, const char* name, rt_uint32_t flag, struct serial_device *serial)
-{
-    RT_ASSERT(device != RT_NULL);
-
-    device->type        = RT_Device_Class_Char;
-    device->rx_indicate = RT_NULL;
-    device->tx_complete = RT_NULL;
-    device->init        = rt_serial_init;
-    device->open        = rt_serial_open;
-    device->close       = rt_serial_close;
-    device->read        = rt_serial_read;
-    device->write       = rt_serial_write;
-    device->control     = rt_serial_control;
-    device->user_data   = serial;
-
-    /* register a character device */
-    return rt_device_register(device, name, RT_DEVICE_FLAG_RDWR | flag);
-}
-
-/* ISR for serial interrupt */
-void rt_hw_serial_isr(rt_device_t device)
-{
-    struct serial_device* uart = (struct serial_device*) device->user_data;
-
-    /* interrupt mode receive */
-    RT_ASSERT(device->flag & RT_DEVICE_FLAG_INT_RX);
-
-    /* save on rx buffer */
-    while (uart->uart_device->ustat & USTAT_RCV_READY)
-    {
-        rt_serial_savechar(uart, uart->uart_device->urxh & 0xff);
-    }
-
-    /* invoke callback */
-    if (device->rx_indicate != RT_NULL)
-    {
-        rt_size_t rx_length;
-
-        /* get rx length */
-        rx_length = uart->int_rx->read_index > uart->int_rx->save_index ?
-                    UART_RX_BUFFER_SIZE - uart->int_rx->read_index + uart->int_rx->save_index :
-                    uart->int_rx->save_index - uart->int_rx->read_index;
-
-        device->rx_indicate(device, rx_length);
-    }
-}
-
-/*@}*/
diff --git a/libcpu/arm/s3c24x0/serial.h b/libcpu/arm/s3c24x0/serial.h
deleted file mode 100644
index 8a647ef35f..0000000000
--- a/libcpu/arm/s3c24x0/serial.h
+++ /dev/null
@@ -1,66 +0,0 @@
-/*
- * Copyright (c) 2006-2018, RT-Thread Development Team
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Change Logs:
- * Date           Author       Notes
- */
-#ifndef __RT_HW_SERIAL_H__
-#define __RT_HW_SERIAL_H__
-
-#include <rthw.h>
-#include <rtthread.h>
-
-#include "s3c24x0.h"
-
-#define	USTAT_RCV_READY		0x01   	/* receive data ready */ 
-#define	USTAT_TXB_EMPTY		0x02   	/* tx buffer empty */
-#define BPS					115200	/* serial baudrate */
-
-#define UART_RX_BUFFER_SIZE		64
-#define UART_TX_BUFFER_SIZE		64
-
-struct serial_int_rx
-{
-	rt_uint8_t  rx_buffer[UART_RX_BUFFER_SIZE];
-	rt_uint32_t read_index, save_index;
-};
-
-struct serial_int_tx
-{
-	rt_uint8_t  tx_buffer[UART_TX_BUFFER_SIZE];
-	rt_uint32_t write_index, save_index;
-};
-
-typedef struct uartport
-{
-	volatile rt_uint32_t ulcon;
-	volatile rt_uint32_t ucon;
-	volatile rt_uint32_t ufcon;
-	volatile rt_uint32_t umcon;
-	volatile rt_uint32_t ustat;
-	volatile rt_uint32_t urxb;
-	volatile rt_uint32_t ufstat;
-	volatile rt_uint32_t umstat;
-	volatile rt_uint32_t utxh;	
-	volatile rt_uint32_t urxh;	
-	volatile rt_uint32_t ubrd;
-}uartport;
-
-struct serial_device
-{
-	uartport* uart_device;
-	
-	/* rx structure */
-	struct serial_int_rx* int_rx;
-
-	/* tx structure */
-	struct serial_int_tx* int_tx;
-};
-
-rt_err_t rt_hw_serial_register(rt_device_t device, const char* name, rt_uint32_t flag, struct serial_device *serial);
-
-void rt_hw_serial_isr(rt_device_t device);
-
-#endif

From 9545529b33cbaae137f1e389dd0e3a5233d516da Mon Sep 17 00:00:00 2001
From: DeclanHuaChen <33150823+DeclanHuaChen@users.noreply.github.com>
Date: Sat, 11 Apr 2020 16:06:32 +0800
Subject: [PATCH 18/83] Fix some spelling mistakes

---
 bsp/stm32/libraries/STM32F2xx_HAL/SConscript | 2 +-
 components/drivers/usb/usbhost/class/adk.h   | 4 ++--
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/bsp/stm32/libraries/STM32F2xx_HAL/SConscript b/bsp/stm32/libraries/STM32F2xx_HAL/SConscript
index 2f5f37d31c..b69484d566 100644
--- a/bsp/stm32/libraries/STM32F2xx_HAL/SConscript
+++ b/bsp/stm32/libraries/STM32F2xx_HAL/SConscript
@@ -29,7 +29,7 @@ if GetDepend(['RT_USING_SPI']):
     src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_spi.c']
 
 if GetDepend(['RT_USING_USB_HOST']) or GetDepend(['RT_USING_USB_DEVICE']):
-    src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_pccd.c']
+    src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_pccard.c']
     src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_pcd.c']
     src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_hal_pcd_ex.c'] 
     src += ['STM32F2xx_HAL_Driver/Src/stm32f2xx_ll_usb.c']
diff --git a/components/drivers/usb/usbhost/class/adk.h b/components/drivers/usb/usbhost/class/adk.h
index 041d47c674..c582ad7f17 100644
--- a/components/drivers/usb/usbhost/class/adk.h
+++ b/components/drivers/usb/usbhost/class/adk.h
@@ -8,8 +8,8 @@
  * 2011-12-12     Yi Qiu      first version
  */
 
-#ifndef __HID_H__
-#define __HID_H__
+#ifndef __ADK_H__
+#define __ADK_H__
 
 #include <rtthread.h>
 

From 32d13e389b598ecfd8ef757894dc8862eaa5b283 Mon Sep 17 00:00:00 2001
From: whj4674672 <whj4674672@163.com>
Date: Thu, 9 Apr 2020 16:48:01 +0800
Subject: [PATCH 19/83] sppport stm32h743-atk-apollo pcf8574 and uart2(485)

---
 bsp/stm32/stm32h743-atk-apollo/README.md      |   5 +-
 .../board/CubeMX_Config/CubeMX_Config.ioc     | 139 ++++++++++--------
 .../CubeMX_Config/Inc/stm32h7xx_hal_conf.h    |   2 +-
 .../board/CubeMX_Config/Inc/stm32h7xx_it.h    |   1 +
 .../board/CubeMX_Config/Src/main.c            |  59 +++++++-
 .../CubeMX_Config/Src/stm32h7xx_hal_msp.c     |  61 ++++++++
 .../board/CubeMX_Config/Src/stm32h7xx_it.c    |  15 ++
 bsp/stm32/stm32h743-atk-apollo/board/Kconfig  |  32 +++-
 bsp/stm32/stm32h743-atk-apollo/board/board.c  |   6 +-
 9 files changed, 247 insertions(+), 73 deletions(-)

diff --git a/bsp/stm32/stm32h743-atk-apollo/README.md b/bsp/stm32/stm32h743-atk-apollo/README.md
index 18240887f8..55d34341ec 100644
--- a/bsp/stm32/stm32h743-atk-apollo/README.md
+++ b/bsp/stm32/stm32h743-atk-apollo/README.md
@@ -41,10 +41,11 @@
 | **板载外设**      | **支持情况** | **备注**                              |
 | :----------------- | :----------: | :------------------------------------- |
 | USB 转串口        |     支持     |                                       |
+| COM2        |     支持     |                                       |
 | QSPI Flash        |     支持     |                                       |
 | 以太网            |   暂不支持   |                                       |
 | SD卡              |   暂不支持   |                                       |
-| CAN               |   暂不支持   |                                       |
+| CAN-FD             |   暂不支持   |                                       |
 | SDRAM             |     支持     |                                       |
 | LCD               |     支持     |                                       |
 | MPU9250六轴传感器 |   暂不支持   |                                       |
@@ -52,7 +53,7 @@
 | GPIO              |     支持     | PA0, PA1... PK15 ---> PIN: 0, 1...176 |
 | UART              |     支持     |                                       |
 | SPI               |   支持   | SPI2 |
-| I2C               |   暂不支持   |                                       |
+| I2C               |   支持   | PCF8574 |
 | SDIO              |   暂不支持   |                                       |
 | RTC               |     支持     |                                       |
 | PWM               |   暂不支持   |                                       |
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/CubeMX_Config.ioc b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/CubeMX_Config.ioc
index aeab71c0cd..b73eb16684 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/CubeMX_Config.ioc
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/CubeMX_Config.ioc
@@ -26,6 +26,7 @@ Mcu.IP1=DEBUG
 Mcu.IP10=SPI2
 Mcu.IP11=SYS
 Mcu.IP12=USART1
+Mcu.IP13=USART2
 Mcu.IP2=DMA2D
 Mcu.IP3=FMC
 Mcu.IP4=IWDG1
@@ -34,7 +35,7 @@ Mcu.IP6=NVIC
 Mcu.IP7=QUADSPI
 Mcu.IP8=RCC
 Mcu.IP9=RTC
-Mcu.IPNb=13
+Mcu.IPNb=14
 Mcu.Name=STM32H743IITx
 Mcu.Package=LQFP176
 Mcu.Pin0=PC13
@@ -51,74 +52,76 @@ Mcu.Pin18=PC0
 Mcu.Pin19=PC2_C
 Mcu.Pin2=PC15-OSC32_OUT (OSC32_OUT)
 Mcu.Pin20=PC3_C
-Mcu.Pin21=PB2
-Mcu.Pin22=PF11
-Mcu.Pin23=PF12
-Mcu.Pin24=PF13
-Mcu.Pin25=PF14
-Mcu.Pin26=PF15
-Mcu.Pin27=PG0
-Mcu.Pin28=PG1
-Mcu.Pin29=PE7
+Mcu.Pin21=PA2
+Mcu.Pin22=PA3
+Mcu.Pin23=PB2
+Mcu.Pin24=PF11
+Mcu.Pin25=PF12
+Mcu.Pin26=PF13
+Mcu.Pin27=PF14
+Mcu.Pin28=PF15
+Mcu.Pin29=PG0
 Mcu.Pin3=PI9
-Mcu.Pin30=PE8
-Mcu.Pin31=PE9
-Mcu.Pin32=PE10
-Mcu.Pin33=PE11
-Mcu.Pin34=PE12
-Mcu.Pin35=PE13
-Mcu.Pin36=PE14
-Mcu.Pin37=PE15
-Mcu.Pin38=PH9
-Mcu.Pin39=PH10
+Mcu.Pin30=PG1
+Mcu.Pin31=PE7
+Mcu.Pin32=PE8
+Mcu.Pin33=PE9
+Mcu.Pin34=PE10
+Mcu.Pin35=PE11
+Mcu.Pin36=PE12
+Mcu.Pin37=PE13
+Mcu.Pin38=PE14
+Mcu.Pin39=PE15
 Mcu.Pin4=PI10
-Mcu.Pin40=PH11
-Mcu.Pin41=PH12
-Mcu.Pin42=PB13
-Mcu.Pin43=PB14
-Mcu.Pin44=PB15
-Mcu.Pin45=PD8
-Mcu.Pin46=PD9
-Mcu.Pin47=PD10
-Mcu.Pin48=PD14
-Mcu.Pin49=PD15
+Mcu.Pin40=PH9
+Mcu.Pin41=PH10
+Mcu.Pin42=PH11
+Mcu.Pin43=PH12
+Mcu.Pin44=PB13
+Mcu.Pin45=PB14
+Mcu.Pin46=PB15
+Mcu.Pin47=PD8
+Mcu.Pin48=PD9
+Mcu.Pin49=PD10
 Mcu.Pin5=PF0
-Mcu.Pin50=PG2
-Mcu.Pin51=PG4
-Mcu.Pin52=PG5
-Mcu.Pin53=PG6
-Mcu.Pin54=PG7
-Mcu.Pin55=PG8
-Mcu.Pin56=PA9
-Mcu.Pin57=PA10
-Mcu.Pin58=PA13 (JTMS/SWDIO)
-Mcu.Pin59=PH13
+Mcu.Pin50=PD14
+Mcu.Pin51=PD15
+Mcu.Pin52=PG2
+Mcu.Pin53=PG4
+Mcu.Pin54=PG5
+Mcu.Pin55=PG6
+Mcu.Pin56=PG7
+Mcu.Pin57=PG8
+Mcu.Pin58=PA9
+Mcu.Pin59=PA10
 Mcu.Pin6=PF1
-Mcu.Pin60=PH14
-Mcu.Pin61=PH15
-Mcu.Pin62=PI0
-Mcu.Pin63=PI1
-Mcu.Pin64=PI2
-Mcu.Pin65=PA14 (JTCK/SWCLK)
-Mcu.Pin66=PD0
-Mcu.Pin67=PD1
-Mcu.Pin68=PG11
-Mcu.Pin69=PG15
+Mcu.Pin60=PA13 (JTMS/SWDIO)
+Mcu.Pin61=PH13
+Mcu.Pin62=PH14
+Mcu.Pin63=PH15
+Mcu.Pin64=PI0
+Mcu.Pin65=PI1
+Mcu.Pin66=PI2
+Mcu.Pin67=PA14 (JTCK/SWCLK)
+Mcu.Pin68=PD0
+Mcu.Pin69=PD1
 Mcu.Pin7=PF2
-Mcu.Pin70=PB6
-Mcu.Pin71=PE0
-Mcu.Pin72=PE1
-Mcu.Pin73=PI4
-Mcu.Pin74=PI5
-Mcu.Pin75=PI6
-Mcu.Pin76=PI7
-Mcu.Pin77=VP_DMA2D_VS_DMA2D
-Mcu.Pin78=VP_IWDG1_VS_IWDG
-Mcu.Pin79=VP_RTC_VS_RTC_Activate
+Mcu.Pin70=PG11
+Mcu.Pin71=PG15
+Mcu.Pin72=PB6
+Mcu.Pin73=PE0
+Mcu.Pin74=PE1
+Mcu.Pin75=PI4
+Mcu.Pin76=PI5
+Mcu.Pin77=PI6
+Mcu.Pin78=PI7
+Mcu.Pin79=VP_DMA2D_VS_DMA2D
 Mcu.Pin8=PF3
-Mcu.Pin80=VP_SYS_VS_Systick
+Mcu.Pin80=VP_IWDG1_VS_IWDG
+Mcu.Pin81=VP_RTC_VS_RTC_Activate
+Mcu.Pin82=VP_SYS_VS_Systick
 Mcu.Pin9=PF4
-Mcu.PinsNb=81
+Mcu.PinsNb=83
 Mcu.ThirdPartyNb=0
 Mcu.UserConstants=
 Mcu.UserName=STM32H743IITx
@@ -126,6 +129,7 @@ MxCube.Version=5.3.0
 MxDb.Version=DB.5.0.30
 NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
 NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.ForceEnableDMAVector=true
 NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
 NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false
 NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false
@@ -134,6 +138,7 @@ NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
 NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false
 NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true
 NVIC.USART1_IRQn=true\:0\:0\:false\:false\:true\:true\:true
+NVIC.USART2_IRQn=true\:0\:0\:false\:false\:true\:true\:true
 NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
 PA10.Locked=true
 PA10.Mode=Asynchronous
@@ -142,6 +147,10 @@ PA13\ (JTMS/SWDIO).Mode=Serial_Wire
 PA13\ (JTMS/SWDIO).Signal=DEBUG_JTMS-SWDIO
 PA14\ (JTCK/SWCLK).Mode=Serial_Wire
 PA14\ (JTCK/SWCLK).Signal=DEBUG_JTCK-SWCLK
+PA2.Mode=Asynchronous
+PA2.Signal=USART2_TX
+PA3.Mode=Asynchronous
+PA3.Signal=USART2_RX
 PA9.Locked=true
 PA9.Mode=Asynchronous
 PA9.Signal=USART1_TX
@@ -301,7 +310,7 @@ PI7.Signal=LTDC_B7
 PI9.Mode=RGB565
 PI9.Signal=LTDC_VSYNC
 PinOutPanel.RotationAngle=0
-ProjectManager.AskForMigrate=true
+ProjectManager.AskForMigrate=false
 ProjectManager.BackupPrevious=false
 ProjectManager.CompilerOptimize=6
 ProjectManager.ComputerToolchain=false
@@ -327,7 +336,7 @@ ProjectManager.StackSize=0x400
 ProjectManager.TargetToolchain=MDK-ARM V5
 ProjectManager.ToolChainLocation=
 ProjectManager.UnderRoot=false
-ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_CORTEX_M7_Init-CORTEX_M7-false-HAL-true,4-MX_USART1_UART_Init-USART1-false-HAL-true,5-MX_FMC_Init-FMC-false-HAL-true,6-MX_DMA2D_Init-DMA2D-false-HAL-true,7-MX_LTDC_Init-LTDC-false-HAL-true,8-MX_RTC_Init-RTC-false-HAL-true,9-MX_IWDG1_Init-IWDG1-false-HAL-true,10-MX_QUADSPI_Init-QUADSPI-false-HAL-true,11-MX_SPI2_Init-SPI2-false-HAL-true
+ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_CORTEX_M7_Init-CORTEX_M7-false-HAL-true,4-MX_USART1_UART_Init-USART1-false-HAL-true,5-MX_FMC_Init-FMC-false-HAL-true,6-MX_DMA2D_Init-DMA2D-false-HAL-true,7-MX_LTDC_Init-LTDC-false-HAL-true,8-MX_RTC_Init-RTC-false-HAL-true,9-MX_IWDG1_Init-IWDG1-false-HAL-true,10-MX_QUADSPI_Init-QUADSPI-false-HAL-true,11-MX_SPI2_Init-SPI2-false-HAL-true,12-MX_USART2_UART_Init-USART2-false-HAL-true
 RCC.ADCFreq_Value=50390625
 RCC.AHB12Freq_Value=200000000
 RCC.AHB4Freq_Value=200000000
@@ -493,6 +502,8 @@ SPI2.Mode=SPI_MODE_MASTER
 SPI2.VirtualType=VM_MASTER
 USART1.IPParameters=VirtualMode-Asynchronous
 USART1.VirtualMode-Asynchronous=VM_ASYNC
+USART2.IPParameters=VirtualMode-Asynchronous
+USART2.VirtualMode-Asynchronous=VM_ASYNC
 VP_DMA2D_VS_DMA2D.Mode=DMA2D_Activate
 VP_DMA2D_VS_DMA2D.Signal=DMA2D_VS_DMA2D
 VP_IWDG1_VS_IWDG.Mode=IWDG_Activate
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h
index 39a66f1955..c9bf95675b 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h
@@ -151,7 +151,7 @@
 #define  VDD_VALUE                    ((uint32_t)3300U) /*!< Value of VDD in mv */
 #define  TICK_INT_PRIORITY            ((uint32_t)0U) /*!< tick interrupt priority */
 #define  USE_RTOS                     0U
-#define  USE_SD_TRANSCEIVER           1U               /*!< use uSD Transceiver */
+#define  USE_SD_TRANSCEIVER           0U               /*!< use uSD Transceiver */
 
 #define  USE_HAL_ADC_REGISTER_CALLBACKS     0U /* ADC register callback disabled     */
 #define  USE_HAL_CEC_REGISTER_CALLBACKS     0U /* CEC register callback disabled     */
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_it.h b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_it.h
index d7a978cacc..db941b21c4 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_it.h
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Inc/stm32h7xx_it.h
@@ -72,6 +72,7 @@ void DebugMon_Handler(void);
 void PendSV_Handler(void);
 void SysTick_Handler(void);
 void USART1_IRQHandler(void);
+void USART2_IRQHandler(void);
 /* USER CODE BEGIN EFP */
 
 /* USER CODE END EFP */
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/main.c b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/main.c
index a12215c0ab..d926f91fbd 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/main.c
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/main.c
@@ -76,6 +76,7 @@ RTC_HandleTypeDef hrtc;
 SPI_HandleTypeDef hspi2;
 
 UART_HandleTypeDef huart1;
+UART_HandleTypeDef huart2;
 
 SDRAM_HandleTypeDef hsdram1;
 
@@ -94,6 +95,7 @@ static void MX_RTC_Init(void);
 static void MX_IWDG1_Init(void);
 static void MX_QUADSPI_Init(void);
 static void MX_SPI2_Init(void);
+static void MX_USART2_UART_Init(void);
 /* USER CODE BEGIN PFP */
 
 /* USER CODE END PFP */
@@ -146,6 +148,7 @@ int main(void)
   MX_IWDG1_Init();
   MX_QUADSPI_Init();
   MX_SPI2_Init();
+  MX_USART2_UART_Init();
   /* USER CODE BEGIN 2 */
 
   /* USER CODE END 2 */
@@ -225,8 +228,9 @@ void SystemClock_Config(void)
     Error_Handler();
   }
   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LTDC
-                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_SPI2
-                              |RCC_PERIPHCLK_QSPI|RCC_PERIPHCLK_FMC;
+                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART1
+                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_QSPI
+                              |RCC_PERIPHCLK_FMC;
   PeriphClkInitStruct.PLL3.PLL3M = 5;
   PeriphClkInitStruct.PLL3.PLL3N = 160;
   PeriphClkInitStruct.PLL3.PLL3P = 2;
@@ -238,6 +242,7 @@ void SystemClock_Config(void)
   PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
   PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
   PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
+  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
   PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
@@ -558,6 +563,54 @@ static void MX_USART1_UART_Init(void)
 
 }
 
+/**
+  * @brief USART2 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART2_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART2_Init 0 */
+
+  /* USER CODE END USART2_Init 0 */
+
+  /* USER CODE BEGIN USART2_Init 1 */
+
+  /* USER CODE END USART2_Init 1 */
+  huart2.Instance = USART2;
+  huart2.Init.BaudRate = 115200;
+  huart2.Init.WordLength = UART_WORDLENGTH_8B;
+  huart2.Init.StopBits = UART_STOPBITS_1;
+  huart2.Init.Parity = UART_PARITY_NONE;
+  huart2.Init.Mode = UART_MODE_TX_RX;
+  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
+  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
+  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
+  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
+  if (HAL_UART_Init(&huart2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART2_Init 2 */
+
+  /* USER CODE END USART2_Init 2 */
+
+}
+
 /* FMC initialization function */
 static void MX_FMC_Init(void)
 {
@@ -618,11 +671,11 @@ static void MX_GPIO_Init(void)
   __HAL_RCC_GPIOI_CLK_ENABLE();
   __HAL_RCC_GPIOF_CLK_ENABLE();
   __HAL_RCC_GPIOH_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
   __HAL_RCC_GPIOB_CLK_ENABLE();
   __HAL_RCC_GPIOG_CLK_ENABLE();
   __HAL_RCC_GPIOE_CLK_ENABLE();
   __HAL_RCC_GPIOD_CLK_ENABLE();
-  __HAL_RCC_GPIOA_CLK_ENABLE();
 
 }
 
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c
index d33aeaf6ad..e2850cb336 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c
@@ -382,6 +382,7 @@ void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 */
 void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 {
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
   if(hrtc->Instance==RTC)
   {
   /* USER CODE BEGIN RTC_MspInit 0 */
@@ -389,6 +390,13 @@ void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
   /* USER CODE END RTC_MspInit 0 */
     /* Peripheral clock enable */
     __HAL_RCC_RTC_ENABLE();
+  
+    __HAL_RCC_GPIOC_CLK_ENABLE();
+    /**RTC GPIO Configuration    
+    PC13     ------> RTC_OUT_CALIB 
+    */
+    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
   /* USER CODE BEGIN RTC_MspInit 1 */
 
   /* USER CODE END RTC_MspInit 1 */
@@ -411,6 +419,12 @@ void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
   /* USER CODE END RTC_MspDeInit 0 */
     /* Peripheral clock disable */
     __HAL_RCC_RTC_DISABLE();
+  
+    /**RTC GPIO Configuration    
+    PC13     ------> RTC_OUT_CALIB 
+    */
+    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_13);
+
   /* USER CODE BEGIN RTC_MspDeInit 1 */
 
   /* USER CODE END RTC_MspDeInit 1 */
@@ -521,6 +535,33 @@ void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 
   /* USER CODE END USART1_MspInit 1 */
   }
+  else if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspInit 0 */
+
+  /* USER CODE END USART2_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART2_CLK_ENABLE();
+  
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    /* USART2 interrupt Init */
+    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(USART2_IRQn);
+  /* USER CODE BEGIN USART2_MspInit 1 */
+
+  /* USER CODE END USART2_MspInit 1 */
+  }
 
 }
 
@@ -552,6 +593,26 @@ void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 
   /* USER CODE END USART1_MspDeInit 1 */
   }
+  else if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+  /* USER CODE END USART2_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART2_CLK_DISABLE();
+  
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
+
+    /* USART2 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(USART2_IRQn);
+  /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+  /* USER CODE END USART2_MspDeInit 1 */
+  }
 
 }
 
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_it.c b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_it.c
index 5a77a93429..8e199b27ab 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_it.c
+++ b/bsp/stm32/stm32h743-atk-apollo/board/CubeMX_Config/Src/stm32h7xx_it.c
@@ -72,6 +72,7 @@
 
 /* External variables --------------------------------------------------------*/
 extern UART_HandleTypeDef huart1;
+extern UART_HandleTypeDef huart2;
 /* USER CODE BEGIN EV */
 
 /* USER CODE END EV */
@@ -226,6 +227,20 @@ void USART1_IRQHandler(void)
   /* USER CODE END USART1_IRQn 1 */
 }
 
+/**
+  * @brief This function handles USART2 global interrupt.
+  */
+void USART2_IRQHandler(void)
+{
+  /* USER CODE BEGIN USART2_IRQn 0 */
+
+  /* USER CODE END USART2_IRQn 0 */
+  HAL_UART_IRQHandler(&huart2);
+  /* USER CODE BEGIN USART2_IRQn 1 */
+
+  /* USER CODE END USART2_IRQn 1 */
+}
+
 /* USER CODE BEGIN 1 */
 
 /* USER CODE END 1 */
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/Kconfig b/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
index 13f950b08b..1e0e391ee6 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
+++ b/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
@@ -8,7 +8,15 @@ config SOC_STM32H743II
     default y
 
 menu "Onboard Peripheral Drivers"
-    
+
+    config BSP_USING_COM2
+        bool "Enable COM2(485)"
+        select BSP_USING_UART
+        select BSP_USING_UART2
+        select BSP_USING_I2C1
+        select PKG_USING_PCF8574
+        default n
+
     config BSP_USING_SDRAM
         bool "Enable SDRAM"
         select BSP_USING_FMC
@@ -44,6 +52,10 @@ menu "On-chip Peripheral Drivers"
             config BSP_USING_UART1
                 bool "Enable UART1"
                 default y
+
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default n
         endif
 
     config BSP_USING_FMC
@@ -70,6 +82,24 @@ menu "On-chip Peripheral Drivers"
         select RT_USING_SPI
         default n
 
+    menuconfig BSP_USING_I2C1
+        bool "Enable I2C1 BUS (software simulation)"
+        default n
+        select RT_USING_I2C
+        select RT_USING_I2C_BITOPS
+        select RT_USING_PIN
+        if BSP_USING_I2C1
+            comment "Notice: PH4 --> 116; PH5 --> 117"
+            config BSP_I2C1_SCL_PIN
+                int "i2c1 scl pin number"
+                range 1 176
+                default 116
+            config BSP_I2C1_SDA_PIN
+                int "I2C1 sda pin number"
+                range 1 176
+                default 117
+        endif
+
     menuconfig BSP_USING_ONCHIP_RTC
         bool "Enable RTC"
         select RT_USING_RTC
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/board.c b/bsp/stm32/stm32h743-atk-apollo/board/board.c
index 682c2cb832..55fe6a3454 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/board.c
+++ b/bsp/stm32/stm32h743-atk-apollo/board/board.c
@@ -70,8 +70,9 @@ void SystemClock_Config(void)
     Error_Handler();
   }
   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LTDC
-                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_SPI2
-                              |RCC_PERIPHCLK_QSPI|RCC_PERIPHCLK_FMC;
+                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART1
+                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_QSPI
+                              |RCC_PERIPHCLK_FMC;
   PeriphClkInitStruct.PLL3.PLL3M = 5;
   PeriphClkInitStruct.PLL3.PLL3N = 160;
   PeriphClkInitStruct.PLL3.PLL3P = 2;
@@ -83,6 +84,7 @@ void SystemClock_Config(void)
   PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
   PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
   PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
+  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
   PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)

From 0227b5823e39087f4d2f466dc7eec4c8a004bf48 Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Sat, 11 Apr 2020 17:56:02 +0800
Subject: [PATCH 20/83] 1. Remove unuseful function(rt_system_module_init) 2.
 Modify the return code to -1 when failed 3. Change the mounting filesystem
 from ramfs to sdcard 4. Replace RT_USING_RTGUI with PKG_USING_GUIENGINE and
 remove RT_USING_FTK

---
 bsp/mini2440/applications/mnt.c | 21 ++++++++++-----------
 bsp/mini2440/drivers/SConscript | 11 ++++-------
 bsp/mini2440/drivers/board.c    |  7 -------
 bsp/mini2440/drivers/dm9000.c   |  2 ++
 bsp/mini2440/drivers/sdcard.c   |  4 ++--
 5 files changed, 18 insertions(+), 27 deletions(-)

diff --git a/bsp/mini2440/applications/mnt.c b/bsp/mini2440/applications/mnt.c
index fc9f915167..50ade3a3eb 100644
--- a/bsp/mini2440/applications/mnt.c
+++ b/bsp/mini2440/applications/mnt.c
@@ -6,17 +6,16 @@
 
 int mnt_init(void)
 {
-
-    if(dfs_mount(RT_NULL, "/", "ram", 0, dfs_ramfs_create(rt_malloc(1024),1024)) == 0)
-    {
-        rt_kprintf("RAM file system initializated!\n");
-    }
-    else
-    {
-        rt_kprintf("RAM file system initializate failed!\n");
-    }
-
-    return 0;
+	if (dfs_mount("sd0", "/", "elm", 0, 0) == 0)
+	{
+		rt_kprintf("File System initialized!\n");
+	}
+	else
+	{
+		rt_kprintf("File System initialzation failed!\n");
+	}
+   
+	return RT_EOK;
 }
 INIT_ENV_EXPORT(mnt_init);
 #endif
diff --git a/bsp/mini2440/drivers/SConscript b/bsp/mini2440/drivers/SConscript
index 8b36ce3aab..2c81f19e33 100644
--- a/bsp/mini2440/drivers/SConscript
+++ b/bsp/mini2440/drivers/SConscript
@@ -17,16 +17,13 @@ if GetDepend('RT_USING_DFS'):
 if GetDepend('RT_USING_LWIP'):
 	src += ['dm9000.c']
 
-if GetDepend('RT_USING_RTGUI'):
-    	src += ['touch.c', 'key.c']
-
-if GetDepend('RT_USING_FTK'):
-    	src += ['touch.c', 'key.c']
+if GetDepend('PKG_USING_GUIENGINE'):
+    src += ['touch.c', 'key.c']
 
 if GetDepend('RT_USING_RTI'):
-    	src += ['rti_stub.c']
+    src += ['rti_stub.c']
 		
-if GetDepend('RT_USING_RTGUI') or GetDepend('RT_USING_FTK'):
+if GetDepend('PKG_USING_GUIENGINE'):
 	if rtconfig.RT_USING_LCD_TYPE == 'PNL_A70':
 		src += ['lcd_a70.c']
 	elif rtconfig.RT_USING_LCD_TYPE == 'PNL_N35':
diff --git a/bsp/mini2440/drivers/board.c b/bsp/mini2440/drivers/board.c
index 14e2e426df..48df4a3e87 100644
--- a/bsp/mini2440/drivers/board.c
+++ b/bsp/mini2440/drivers/board.c
@@ -125,11 +125,4 @@ void rt_hw_board_init(void)
 #endif
 
 }
-
-#ifdef RT_USING_MODULE
-int rt_system_module_init(void)
-{
-    return 0;
-}
-#endif
 /*@}*/
diff --git a/bsp/mini2440/drivers/dm9000.c b/bsp/mini2440/drivers/dm9000.c
index 22afb322c7..2bdbd43a12 100644
--- a/bsp/mini2440/drivers/dm9000.c
+++ b/bsp/mini2440/drivers/dm9000.c
@@ -642,6 +642,8 @@ int rt_hw_dm9000_init()
 	/* instal interrupt */
 	rt_hw_interrupt_install(INTEINT4_7, INTEINT4_7_handler, RT_NULL, "EINT4_7");
 	rt_hw_interrupt_umask(INTEINT4_7);
+
+	return RT_EOK;
 }
 
 INIT_DEVICE_EXPORT(rt_hw_dm9000_init);
diff --git a/bsp/mini2440/drivers/sdcard.c b/bsp/mini2440/drivers/sdcard.c
index 0f5b79bb25..d20bfe71bb 100644
--- a/bsp/mini2440/drivers/sdcard.c
+++ b/bsp/mini2440/drivers/sdcard.c
@@ -574,7 +574,7 @@ int rt_hw_sdcard_init(void)
         {
             rt_kprintf("allocate partition sector buffer failed\n");
 
-            return RT_ERROR;
+            return -1;
         }
         status = sd_readblock(0, sector);
         if (status == RT_EOK)
@@ -637,7 +637,7 @@ int rt_hw_sdcard_init(void)
         /* release sector buffer */
         rt_free(sector);
 
-        return RT_ERROR; 
+        return -1; 
     }
     else
     {

From e5fac04e7deb0f1ba777660e46d5ce0c421f83ca Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Sat, 11 Apr 2020 21:12:15 +0800
Subject: [PATCH 21/83] Add gpio and interrupt settings for uart1 uart2

---
 bsp/mini2440/drivers/uart.c | 23 +++++++++++++++++++++--
 1 file changed, 21 insertions(+), 2 deletions(-)

diff --git a/bsp/mini2440/drivers/uart.c b/bsp/mini2440/drivers/uart.c
index f7bf1d9461..cd18c343d4 100644
--- a/bsp/mini2440/drivers/uart.c
+++ b/bsp/mini2440/drivers/uart.c
@@ -50,21 +50,35 @@ static rt_err_t s3c2440_serial_configure(struct rt_serial_device *serial, struct
 static rt_err_t s3c2440_serial_control(struct rt_serial_device *serial, int cmd, void *arg)
 {
 	struct hw_uart_device *uart;
+    int mask;
 
     RT_ASSERT(serial != RT_NULL); 
     uart = (struct hw_uart_device *)serial->parent.user_data;
 
+    if(uart->irqno == INTUART0)
+    {
+        mask = BIT_SUB_RXD0;
+    }
+    else if(uart->irqno == INTUART1)
+    {
+        mask = BIT_SUB_RXD1;
+    }
+    else
+    {
+        mask = BIT_SUB_RXD2;
+    }
+
     switch (cmd)
     {
     case RT_DEVICE_CTRL_CLR_INT:
         /* disable rx irq */
-        INTSUBMSK |= BIT_SUB_RXD0;
+        INTSUBMSK |= mask;
 		
         break;
 
     case RT_DEVICE_CTRL_SET_INT:
         /* enable rx irq */
-        INTSUBMSK &= ~(BIT_SUB_RXD0);
+        INTSUBMSK &= ~mask;
         break;
     }
 
@@ -162,6 +176,11 @@ static struct hw_uart_device _hwserial2 = {
 
 int rt_hw_uart_init(void)
 {
+    /* UART0  UART1 UART2 port configure */
+    GPHCON |= 0xAAAA;
+    /* PULLUP is disable */
+    GPHUP |= 0xFFF;
+
     /* register UART0 device */
     rt_hw_serial_register(&_serial0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &_hwserial0);
     rt_hw_interrupt_install(_hwserial0.irqno, rt_hw_uart_isr, &_serial0, "uart0");

From 3d29ac89538cc5a91147d6b1391189cc8b86f07a Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Sat, 11 Apr 2020 22:32:41 +0800
Subject: [PATCH 22/83] remove redefinition 'mode_t'

---
 components/libc/compilers/minilibc/sys/types.h | 2 --
 1 file changed, 2 deletions(-)

diff --git a/components/libc/compilers/minilibc/sys/types.h b/components/libc/compilers/minilibc/sys/types.h
index d3abc6bb38..746235273c 100644
--- a/components/libc/compilers/minilibc/sys/types.h
+++ b/components/libc/compilers/minilibc/sys/types.h
@@ -25,8 +25,6 @@ typedef unsigned short u_short;
 typedef unsigned int   u_int;
 typedef unsigned long  u_long;
 
-typedef int mode_t;
-
 typedef unsigned long clockid_t;
 typedef int pid_t;
 

From ff09587d2381da4d02fd8a31a73e6271f3ca3e9f Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Sun, 12 Apr 2020 11:58:33 +0800
Subject: [PATCH 23/83] [components/drivers] update pipe.c

Fixed stackover flow bug when create pipe->fifo
---
 components/drivers/src/pipe.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/components/drivers/src/pipe.c b/components/drivers/src/pipe.c
index ae87b6f5f2..393370fc9a 100644
--- a/components/drivers/src/pipe.c
+++ b/components/drivers/src/pipe.c
@@ -330,6 +330,11 @@ rt_err_t  rt_pipe_open (rt_device_t device, rt_uint16_t oflag)
     if (pipe->fifo == RT_NULL)
     {
         pipe->fifo = rt_ringbuffer_create(pipe->bufsz);
+        if (pipe->fifo == RT_NULL)
+        {
+            rt_mutex_release(&(pipe->lock));
+            return -RT_ENOMEM;
+        }
     }
 
     rt_mutex_release(&(pipe->lock));

From 63e855d78a036891f1bcc49b771c928736288d7e Mon Sep 17 00:00:00 2001
From: Keyun-Johan <1003085792@qq.com>
Date: Sun, 12 Apr 2020 19:22:19 +0800
Subject: [PATCH 24/83] =?UTF-8?q?socket=5Fnew()=E6=88=90=E5=8A=9F=E5=90=8E?=
 =?UTF-8?q?=EF=BC=8C=E5=90=8E=E7=BB=AD=E5=87=BD=E6=95=B0=E4=B8=8D=E6=88=90?=
 =?UTF-8?q?=E5=8A=9F=E8=BF=94=E5=9B=9E-1=EF=BC=8C=E6=B2=A1=E6=9C=89?=
 =?UTF-8?q?=E5=88=A0=E9=99=A4socket?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 components/net/sal_socket/src/sal_socket.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/components/net/sal_socket/src/sal_socket.c b/components/net/sal_socket/src/sal_socket.c
index e5c55f8bf8..a79890eb27 100644
--- a/components/net/sal_socket/src/sal_socket.c
+++ b/components/net/sal_socket/src/sal_socket.c
@@ -917,6 +917,7 @@ int sal_socket(int domain, int type, int protocol)
     socket = socket_new();
     if (socket < 0)
     {
+        socket_delete(socket);
         return -1;
     }
 
@@ -924,6 +925,7 @@ int sal_socket(int domain, int type, int protocol)
     sock = sal_get_socket(socket);
     if (sock == RT_NULL)
     {
+        socket_delete(socket);
         return -1;
     }
 
@@ -956,7 +958,7 @@ int sal_socket(int domain, int type, int protocol)
         sock->user_data = (void *) proto_socket;
         return sock->socket;
     }
-
+    socket_delete(socket);
     return -1;
 }
 

From 20146636602204c2bf5084a62f22678aa9976f19 Mon Sep 17 00:00:00 2001
From: majianjia <majianjia@live.com>
Date: Sun, 12 Apr 2020 23:56:43 +0100
Subject: [PATCH 25/83] Export file examples to MSH

also:
- change static buffer to dynamiclly allocated buffer.
- replace Chinese comment to English comment in some files.
- add apache-2 license
---
 examples/file/listdir.c    |  48 ++++++++++---
 examples/file/readspeed.c  |  39 ++++++++---
 examples/file/readwrite.c  | 137 ++++++++++++++++++++++++-------------
 examples/file/seekdir.c    |  19 +++--
 examples/file/writespeed.c |  42 +++++++++---
 5 files changed, 203 insertions(+), 82 deletions(-)

diff --git a/examples/file/listdir.c b/examples/file/listdir.c
index cf91bc77d4..98419db873 100644
--- a/examples/file/listdir.c
+++ b/examples/file/listdir.c
@@ -1,22 +1,19 @@
 /*
- * File      : listdir.c
- * This file is part of RT-TestCase in RT-Thread RTOS
- * COPYRIGHT (C) 2010, RT-Thread Development Team
+ * Copyright (c) 2006-2020, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2010-02-10     Bernard      first version
+ * 2020-04-12     Jianjia Ma   add msh cmd
  */
 #include <rtthread.h>
 #include <dfs_posix.h>
 
-static char fullpath[256];
 void list_dir(const char* path)
 {
+    char * fullpath;
 	DIR *dir;
 
 	dir = opendir(path);
@@ -25,6 +22,13 @@ void list_dir(const char* path)
 		struct dirent* dirent;
 		struct stat s;
 
+	    fullpath = rt_malloc(256);
+	    if (fullpath == RT_NULL)
+	    {
+	        rt_kprintf("no memory\n");
+	        return;
+	    }
+
 		do
 		{
 			dirent = readdir(dir);
@@ -35,7 +39,7 @@ void list_dir(const char* path)
 			rt_sprintf(fullpath, "%s/%s", path, dirent->d_name);
 
 			stat(fullpath, &s);
-			if ( s.st_mode & DFS_S_IFDIR )
+			if ( s.st_mode & S_IFDIR )
 			{
 				rt_kprintf("%s\t\t<DIR>\n", dirent->d_name);
 			}
@@ -47,10 +51,34 @@ void list_dir(const char* path)
 
 		closedir(dir);
 	}
-	else rt_kprintf("open %s directory failed\n", path);
+	else
+	{
+	    rt_kprintf("open %s directory failed\n", path);
+	}
+
+	rt_free(fullpath);
 }
 
 #ifdef RT_USING_FINSH
 #include <finsh.h>
 FINSH_FUNCTION_EXPORT(list_dir, list directory);
-#endif
+
+#ifdef FINSH_USING_MSH
+static void cmd_list_dir(int argc, char *argv[])
+{
+    char* filename;
+
+    if(argc == 2)
+    {
+        filename = argv[1];
+    }
+    else
+    {
+        rt_kprintf("Usage: list_dir [file_path]\n");
+        return;
+    }
+    list_dir(filename);
+}
+FINSH_FUNCTION_EXPORT_ALIAS(cmd_list_dir, __cmd_list_dir, list directory);
+#endif /* FINSH_USING_MSH */
+#endif /* RT_USING_FINSH */
diff --git a/examples/file/readspeed.c b/examples/file/readspeed.c
index 52f15b627b..e5073856b4 100644
--- a/examples/file/readspeed.c
+++ b/examples/file/readspeed.c
@@ -1,15 +1,12 @@
 /*
- * File      : readspeed.c
- * This file is part of RT-TestCase in RT-Thread RTOS
- * COPYRIGHT (C) 2010, RT-Thread Development Team
+ * Copyright (c) 2006-2020, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2010-02-10     Bernard      first version
+ * 2020-04-12     Jianjia Ma   add msh cmd
  */
 
 #include <rtthread.h>
@@ -34,7 +31,6 @@ void readspeed(const char* filename, int block_size)
     {
         rt_kprintf("no memory\n");
         close(fd);
-
         return;
     }
 
@@ -61,4 +57,31 @@ void readspeed(const char* filename, int block_size)
 #ifdef RT_USING_FINSH
 #include <finsh.h>
 FINSH_FUNCTION_EXPORT(readspeed, perform file read test);
-#endif
+
+#ifdef FINSH_USING_MSH
+static void cmd_readspeed(int argc, char *argv[])
+{
+    char* filename;
+    int block_size;
+
+    if(argc == 3)
+    {
+        filename = argv[1];
+        block_size = atoi(argv[2]);
+    }
+    else if(argc == 2)
+    {
+        filename = argv[1];
+        block_size = 512;
+    }
+    else
+    {
+       rt_kprintf("Usage:\nreadspeed [file_path] [block_size]\n");
+       rt_kprintf("readspeed [file_path] with default block size 512\n");
+       return;
+    }
+    readspeed(filename, block_size);
+}
+FINSH_FUNCTION_EXPORT_ALIAS(cmd_readspeed, __cmd_readspeed, test file system read speed);
+#endif /* FINSH_USING_MSH */
+#endif /* RT_USING_FINSH */
diff --git a/examples/file/readwrite.c b/examples/file/readwrite.c
index 6f25249c61..5738323805 100644
--- a/examples/file/readwrite.c
+++ b/examples/file/readwrite.c
@@ -1,123 +1,168 @@
 /*
- * 代码清单：文件读写例子
+ * Copyright (c) 2006-2020, RT-Thread Development Team
  *
- * 这个例子演示了如何读写一个文件，特别是写的时候应该如何操作。
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2010-02-10     Bernard      first version
+ * 2020-04-12     Jianjia Ma   add msh cmd
  */
 
 #include <rtthread.h>
-#include <dfs_posix.h> /* 当需要使用文件操作时，需要包含这个头文件 */
+#include <dfs_posix.h>
 
-#define TEST_FN		"/test.dat"
+#define TEST_DATA_LEN     120
 
-/* 测试用的数据和缓冲 */
-static char test_data[120], buffer[120];
-
-/* 文件读写测试 */
+/* file read write test */
 void readwrite(const char* filename)
 {
 	int fd;
 	int index, length;
+	char* test_data;
+	char* buffer;
+	int block_size = TEST_DATA_LEN;
 
-	/* 只写 & 创建 打开 */
-	fd = open(TEST_FN, O_WRONLY | O_CREAT | O_TRUNC, 0);
+	/* open with write only & create */
+	fd = open(filename, O_WRONLY | O_CREAT | O_TRUNC, 0);
 	if (fd < 0)
 	{
 		rt_kprintf("open file for write failed\n");
 		return;
 	}
 
-	/* 准备写入数据 */
-	for (index = 0; index < sizeof(test_data); index ++)
+	test_data = rt_malloc(block_size);
+    if (test_data == RT_NULL)
+    {
+        rt_kprintf("no memory\n");
+        close(fd);
+        return;
+    }
+
+    buffer = rt_malloc(block_size);
+    if (buffer == RT_NULL)
+    {
+        rt_kprintf("no memory\n");
+        close(fd);
+        rt_free(test_data);
+        return;
+    }
+
+	/* prepare some data */
+	for (index = 0; index < block_size; index ++)
 	{
 		test_data[index] = index + 27;
 	}
 
-	/* 写入数据 */
-	length = write(fd, test_data, sizeof(test_data));
-	if (length != sizeof(test_data))
+	/* write to file */
+	length = write(fd, test_data, block_size);
+	if (length != block_size)
 	{
 		rt_kprintf("write data failed\n");
 		close(fd);
-		return;
+		goto __exit;
 	}
 
-	/* 关闭文件 */
+	/* close file */
 	close(fd);
 
-	/* 只写并在末尾添加打开 */
-	fd = open(TEST_FN, O_WRONLY | O_CREAT | O_APPEND, 0);
+	/* reopen the file with append to the end */
+	fd = open(filename, O_WRONLY | O_CREAT | O_APPEND, 0);
 	if (fd < 0)
 	{
 		rt_kprintf("open file for append write failed\n");
-		return;
+		goto __exit;;
 	}
 
-	length = write(fd, test_data, sizeof(test_data));
-	if (length != sizeof(test_data))
+	length = write(fd, test_data, block_size);
+	if (length != block_size)
 	{
 		rt_kprintf("append write data failed\n");
 		close(fd);
-		return;
+		goto __exit;
 	}
-	/* 关闭文件 */
+	/* close the file */
 	close(fd);
 
-	/* 只读打开进行数据校验 */
-	fd = open(TEST_FN, O_RDONLY, 0);
+	/* open the file for data validation. */
+	fd = open(filename, O_RDONLY, 0);
 	if (fd < 0)
 	{
 		rt_kprintf("check: open file for read failed\n");
-		return;
+		goto __exit;
 	}
 
-	/* 读取数据(应该为第一次写入的数据) */
-	length = read(fd, buffer, sizeof(buffer));
-	if (length != sizeof(buffer))
+	/* read the data (should be the data written by the first time ) */
+	length = read(fd, buffer, block_size);
+	if (length != block_size)
 	{
 		rt_kprintf("check: read file failed\n");
 		close(fd);
-		return;
+		goto __exit;
 	}
 
-	/* 检查数据是否正确 */
-	for (index = 0; index < sizeof(test_data); index ++)
+	/* validate */
+	for (index = 0; index < block_size; index ++)
 	{
 		if (test_data[index] != buffer[index])
 		{
 			rt_kprintf("check: check data failed at %d\n", index);
 			close(fd);
-			return;
+			goto __exit;
 		}
 	}
 
-	/* 读取数据(应该为第二次写入的数据) */
-	length = read(fd, buffer, sizeof(buffer));
-	if (length != sizeof(buffer))
+	/* read the data (should be the second time data) */
+	length = read(fd, buffer, block_size);
+	if (length != block_size)
 	{
 		rt_kprintf("check: read file failed\n");
 		close(fd);
-		return;
+		goto __exit;
 	}
 
-	/* 检查数据是否正确 */
-	for (index = 0; index < sizeof(test_data); index ++)
+	/* validate */
+	for (index = 0; index < block_size; index ++)
 	{
 		if (test_data[index] != buffer[index])
 		{
 			rt_kprintf("check: check data failed at %d\n", index);
 			close(fd);
-			return;
+			goto __exit;
 		}
 	}
 
-	/* 检查数据完毕，关闭文件 */
+	/* close the file */
 	close(fd);
-	/* 打印结果 */
-	rt_kprintf("read/write done.\n");
+	/* print result */
+	rt_kprintf("read/write test successful!\n");
+
+__exit:
+    rt_free(test_data);
+    rt_free(buffer);
 }
 
 #ifdef RT_USING_FINSH
 #include <finsh.h>
-/* 输出函数到finsh shell命令行中 */
+/* export to finsh */
 FINSH_FUNCTION_EXPORT(readwrite, perform file read and write test);
-#endif
+
+#ifdef FINSH_USING_MSH
+static void cmd_readwrite(int argc, char *argv[])
+{
+    char* filename;
+
+    if(argc == 2)
+    {
+        filename = argv[1];
+    }
+    else
+    {
+        rt_kprintf("Usage: readwrite [file_path]\n");
+        return;
+    }
+    readwrite(filename);
+}
+FINSH_FUNCTION_EXPORT_ALIAS(cmd_readwrite, __cmd_readwrite, perform file read and write test);
+#endif /* FINSH_USING_MSH */
+#endif /* RT_USING_FINSH */
diff --git a/examples/file/seekdir.c b/examples/file/seekdir.c
index 1cf8b5fd78..d6a33426b4 100644
--- a/examples/file/seekdir.c
+++ b/examples/file/seekdir.c
@@ -1,15 +1,12 @@
 /*
- * File      : seekdir.c
- * This file is part of RT-TestCase in RT-Thread RTOS
- * COPYRIGHT (C) 2011, RT-Thread Development Team
+ * Copyright (c) 2006-2020, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2011-06-02     Bernard      first version
+ * 2020-04-12     Jianjia Ma   add msh cmd
  */
 #include <dfs_posix.h>
 
@@ -17,7 +14,6 @@ void seekdir_test(void)
 {
 	DIR * dirp;
 	long save3 = 0;
-	long cur;
 	int i = 0;
 	struct dirent *dp;
 
@@ -27,14 +23,14 @@ void seekdir_test(void)
 	{
 		rt_kprintf("direntry: %s\n", dp->d_name);
 
-		/* ���������Ŀ¼���Ŀ¼ָ�� */
+		/* save the pointer of the third directory */
 		if (i++ == 3)
 		{
 			save3 = telldir(dirp);
 		}
 	}
 
-	/* �ص��ղű���ĵ�����Ŀ¼���Ŀ¼ָ�� */
+	/* get back to the third directory */
 	seekdir (dirp, save3);
 	rt_kprintf("seek dientry to: %d\n", save3);
 	for (dp = readdir(dirp); dp != RT_NULL; dp = readdir(dirp))
@@ -42,9 +38,12 @@ void seekdir_test(void)
 		rt_kprintf("direntry: %s\n", dp->d_name);
 	}
 
-	/* �ر�Ŀ¼ */
+	/* close the directory */
 	closedir (dirp);
 } 
 
+#ifdef RT_USING_FINSH
 #include <finsh.h>
 FINSH_FUNCTION_EXPORT(seekdir_test, perform directory seek test);
+MSH_CMD_EXPORT(seekdir_test, perform directory seek test);
+#endif /* RT_USING_FINSH */
diff --git a/examples/file/writespeed.c b/examples/file/writespeed.c
index ab6946888f..806a9674bc 100644
--- a/examples/file/writespeed.c
+++ b/examples/file/writespeed.c
@@ -1,15 +1,12 @@
 /*
- * File      : writespeed.c
- * This file is part of RT-TestCase in RT-Thread RTOS
- * COPYRIGHT (C) 2010, RT-Thread Development Team
+ * Copyright (c) 2006-2020, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2010-02-10     Bernard      first version
+ * 2020-04-12     Jianjia Ma   add msh cmd
  */
 #include <rtthread.h>
 #include <dfs_posix.h>
@@ -32,7 +29,6 @@ void writespeed(const char* filename, int total_length, int block_size)
     {
         rt_kprintf("no memory\n");
         close(fd);
-
         return;
     }
 
@@ -69,4 +65,34 @@ void writespeed(const char* filename, int total_length, int block_size)
 #ifdef RT_USING_FINSH
 #include <finsh.h>
 FINSH_FUNCTION_EXPORT(writespeed, perform file write test);
-#endif
+
+#ifdef FINSH_USING_MSH
+static void cmd_writespeed(int argc, char *argv[])
+{
+    char* filename;
+    int length;
+    int block_size;
+
+    if(argc == 4)
+    {
+        filename = argv[1];
+        length = atoi(argv[2]);
+        block_size = atoi(argv[3]);
+    }
+    else if(argc == 2)
+    {
+        filename = argv[1];
+        block_size = 512;
+        length = 1024*1024;
+    }
+    else
+    {
+       rt_kprintf("Usage:\nwritespeed [file_path] [length] [block_size]\n");
+       rt_kprintf("writespeed [file_path] with default length 1MB and block size 512\n");
+       return;
+    }
+    writespeed(filename, length, block_size);
+}
+FINSH_FUNCTION_EXPORT_ALIAS(cmd_writespeed, __cmd_writespeed, test file system write speed);
+#endif /* FINSH_USING_MSH */
+#endif /* RT_USING_FINSH */

From e9d930070d88362033312e0d7b6d07b0433e4069 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Mon, 13 Apr 2020 07:20:29 +0800
Subject: [PATCH 26/83] Update pipe.c

---
 components/drivers/src/pipe.c | 14 ++++++++++----
 1 file changed, 10 insertions(+), 4 deletions(-)

diff --git a/components/drivers/src/pipe.c b/components/drivers/src/pipe.c
index 393370fc9a..2a7e143f6c 100644
--- a/components/drivers/src/pipe.c
+++ b/components/drivers/src/pipe.c
@@ -323,8 +323,14 @@ static const struct dfs_file_ops pipe_fops =
 rt_err_t  rt_pipe_open (rt_device_t device, rt_uint16_t oflag)
 {
     rt_pipe_t *pipe = (rt_pipe_t *)device;
+    rt_err_t ret = RT_EOK;
 
-    if (device == RT_NULL) return -RT_EINVAL;
+    if (device == RT_NULL)
+    {
+        ret = -RT_EINVAL;
+        goto __exit;
+    }
+    
     rt_mutex_take(&(pipe->lock), RT_WAITING_FOREVER);
 
     if (pipe->fifo == RT_NULL)
@@ -332,14 +338,14 @@ rt_err_t  rt_pipe_open (rt_device_t device, rt_uint16_t oflag)
         pipe->fifo = rt_ringbuffer_create(pipe->bufsz);
         if (pipe->fifo == RT_NULL)
         {
-            rt_mutex_release(&(pipe->lock));
-            return -RT_ENOMEM;
+            ret = -RT_ENOMEM;
         }
     }
 
     rt_mutex_release(&(pipe->lock));
 
-    return RT_EOK;
+__exit:
+    return ret;
 }
 
 rt_err_t  rt_pipe_close  (rt_device_t device)

From 204376f0ec0b2bae9d1a25edd974f8f20aa2866c Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Mon, 13 Apr 2020 08:46:51 +0800
Subject: [PATCH 27/83] Modify the return code with using macro

---
 bsp/mini2440/drivers/sdcard.c | 4 ++--
 bsp/mini2440/drivers/uart.c   | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/bsp/mini2440/drivers/sdcard.c b/bsp/mini2440/drivers/sdcard.c
index d20bfe71bb..9815770bab 100644
--- a/bsp/mini2440/drivers/sdcard.c
+++ b/bsp/mini2440/drivers/sdcard.c
@@ -574,7 +574,7 @@ int rt_hw_sdcard_init(void)
         {
             rt_kprintf("allocate partition sector buffer failed\n");
 
-            return -1;
+            return -RT_ERROR;
         }
         status = sd_readblock(0, sector);
         if (status == RT_EOK)
@@ -637,7 +637,7 @@ int rt_hw_sdcard_init(void)
         /* release sector buffer */
         rt_free(sector);
 
-        return -1; 
+        return -RT_ERROR; 
     }
     else
     {
diff --git a/bsp/mini2440/drivers/uart.c b/bsp/mini2440/drivers/uart.c
index cd18c343d4..6226a3cb17 100644
--- a/bsp/mini2440/drivers/uart.c
+++ b/bsp/mini2440/drivers/uart.c
@@ -196,7 +196,7 @@ int rt_hw_uart_init(void)
     rt_hw_interrupt_install(_hwserial2.irqno, rt_hw_uart_isr, &_serial2, "uart2");
     rt_hw_interrupt_umask(INTUART2);
 
-    return 0;
+    return RT_EOK;
 }
 
 INIT_BOARD_EXPORT(rt_hw_uart_init);

From 5fa0656a9ab7b9cfe211cfec6187bdf2fbcefed5 Mon Sep 17 00:00:00 2001
From: z14git <lzl1992@gmail.com>
Date: Mon, 13 Apr 2020 15:28:12 +0800
Subject: [PATCH 28/83] add PWM1_CONFIG

---
 .../libraries/HAL_Drivers/config/f1/pwm_config.h      | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/bsp/stm32/libraries/HAL_Drivers/config/f1/pwm_config.h b/bsp/stm32/libraries/HAL_Drivers/config/f1/pwm_config.h
index 1a5575de0c..50ea3791b6 100644
--- a/bsp/stm32/libraries/HAL_Drivers/config/f1/pwm_config.h
+++ b/bsp/stm32/libraries/HAL_Drivers/config/f1/pwm_config.h
@@ -17,6 +17,17 @@
 extern "C" {
 #endif
 
+#ifdef BSP_USING_PWM1
+#ifndef PWM1_CONFIG
+#define PWM1_CONFIG                             \
+    {                                           \
+       .tim_handle.Instance     = TIM1,         \
+       .name                    = "pwm1",       \
+       .channel                 = 0             \
+    }
+#endif /* PWM1_CONFIG */
+#endif /* BSP_USING_PWM1 */
+
 #ifdef BSP_USING_PWM2
 #ifndef PWM2_CONFIG
 #define PWM2_CONFIG                             \

From 5ea637903d29ec12e88dc9ab0ecce81940c74339 Mon Sep 17 00:00:00 2001
From: Keyun-Johan <63483837+Keyun-Johan@users.noreply.github.com>
Date: Mon, 13 Apr 2020 17:42:37 +0800
Subject: [PATCH 29/83] Update sal_socket.c

OK
---
 components/net/sal_socket/src/sal_socket.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/components/net/sal_socket/src/sal_socket.c b/components/net/sal_socket/src/sal_socket.c
index a79890eb27..bd51c829c6 100644
--- a/components/net/sal_socket/src/sal_socket.c
+++ b/components/net/sal_socket/src/sal_socket.c
@@ -917,7 +917,6 @@ int sal_socket(int domain, int type, int protocol)
     socket = socket_new();
     if (socket < 0)
     {
-        socket_delete(socket);
         return -1;
     }
 

From 24bc2560efd5903e7a990cbd7adce9923ddbfad6 Mon Sep 17 00:00:00 2001
From: Jianjia Ma <majianjia@live.com>
Date: Mon, 13 Apr 2020 10:50:55 +0100
Subject: [PATCH 30/83] Fix bug cause HAL SPI timeout

The bug affects in SPI mode 1 (probably and mode 2)
When changing SPI device, HAL returns timeout error for the first time trying to read/write.
---
 bsp/stm32/libraries/HAL_Drivers/drv_spi.c | 2 --
 1 file changed, 2 deletions(-)

diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_spi.c b/bsp/stm32/libraries/HAL_Drivers/drv_spi.c
index 914691d2be..3267ffe749 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_spi.c
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_spi.c
@@ -257,8 +257,6 @@ static rt_err_t stm32_spi_init(struct stm32_spi *spi_drv, struct rt_spi_configur
         HAL_NVIC_EnableIRQ(spi_drv->config->dma_tx->dma_irq);
     }
 
-    __HAL_SPI_ENABLE(spi_handle);
-
     LOG_D("%s init done", spi_drv->config->bus_name);
     return RT_EOK;
 }

From 1e5d940b1ea3274b183fc05dc381f0a80e43102e Mon Sep 17 00:00:00 2001
From: supperthomas <60349489+supperthomas@users.noreply.github.com>
Date: Tue, 14 Apr 2020 22:17:27 +0800
Subject: [PATCH 31/83] add the bsp of nrf5x

---
 bsp/nrf5x/README.md                           |   25 +
 bsp/nrf5x/docs/nRF5x系列BSP制作教程.md        |    0
 bsp/nrf5x/libraries/drivers/SConscript        |   20 +
 bsp/nrf5x/libraries/drivers/drv_uart.c        |  289 ++
 bsp/nrf5x/libraries/drivers/drv_uart.h        |   19 +
 bsp/nrf5x/libraries/templates/nrf52x/.config  |  409 ++
 bsp/nrf5x/libraries/templates/nrf52x/Kconfig  |   21 +
 .../libraries/templates/nrf52x/SConscript     |   15 +
 .../libraries/templates/nrf52x/SConstruct     |   54 +
 .../templates/nrf52x/applications/SConscript  |   11 +
 .../nrf52x/applications/application.c         |   48 +
 .../nrf52x/applications/ble_nus_app.c         |  670 +++
 .../nrf52x/applications/sdk_config.h          | 3991 +++++++++++++++++
 .../templates/nrf52x/applications/startup.c   |   98 +
 .../libraries/templates/nrf52x/board/Kconfig  |   22 +
 .../templates/nrf52x/board/SConscript         |   10 +
 .../libraries/templates/nrf52x/board/board.c  |  227 +
 .../libraries/templates/nrf52x/board/board.h  |   13 +
 .../nrf52x/board/linker_scripts/link.sct      |   15 +
 .../libraries/templates/nrf52x/project.uvoptx | 1041 +++++
 .../templates/nrf52x/project.uvprojx          |  767 ++++
 .../libraries/templates/nrf52x/rtconfig.h     |  158 +
 .../libraries/templates/nrf52x/rtconfig.py    |   84 +
 .../templates/nrf52x/template.uvoptx          |  177 +
 .../templates/nrf52x/template.uvprojx         |  390 ++
 .../libraries/templates/nrf5x_board_kconfig   |    0
 bsp/nrf5x/nrf52832/.config                    |  414 ++
 bsp/nrf5x/nrf52832/Kconfig                    |   21 +
 bsp/nrf5x/nrf52832/SConscript                 |   15 +
 bsp/nrf5x/nrf52832/SConstruct                 |   54 +
 bsp/nrf5x/nrf52832/applications/SConscript    |   11 +
 bsp/nrf5x/nrf52832/applications/application.c |   48 +
 bsp/nrf5x/nrf52832/applications/ble_nus_app.c |  670 +++
 bsp/nrf5x/nrf52832/applications/sdk_config.h  | 3991 +++++++++++++++++
 bsp/nrf5x/nrf52832/applications/startup.c     |   98 +
 bsp/nrf5x/nrf52832/board/Kconfig              |   22 +
 bsp/nrf5x/nrf52832/board/SConscript           |   10 +
 bsp/nrf5x/nrf52832/board/board.c              |  227 +
 bsp/nrf5x/nrf52832/board/board.h              |   13 +
 .../nrf52832/board/linker_scripts/link.sct    |   15 +
 bsp/nrf5x/nrf52832/project.uvoptx             | 1041 +++++
 bsp/nrf5x/nrf52832/project.uvprojx            |  767 ++++
 bsp/nrf5x/nrf52832/rtconfig.h                 |  158 +
 bsp/nrf5x/nrf52832/rtconfig.py                |   84 +
 bsp/nrf5x/nrf52832/template.uvoptx            |  177 +
 bsp/nrf5x/nrf52832/template.uvprojx           |  390 ++
 bsp/nrf5x/nrf52840/.config                    |  420 ++
 bsp/nrf5x/nrf52840/Kconfig                    |   21 +
 bsp/nrf5x/nrf52840/SConscript                 |   15 +
 bsp/nrf5x/nrf52840/SConstruct                 |   54 +
 bsp/nrf5x/nrf52840/applications/SConscript    |   11 +
 bsp/nrf5x/nrf52840/applications/application.c |   48 +
 bsp/nrf5x/nrf52840/applications/ble_nus_app.c |  670 +++
 bsp/nrf5x/nrf52840/applications/sdk_config.h  | 3991 +++++++++++++++++
 bsp/nrf5x/nrf52840/applications/startup.c     |   98 +
 bsp/nrf5x/nrf52840/board/Kconfig              |   39 +
 bsp/nrf5x/nrf52840/board/SConscript           |   10 +
 bsp/nrf5x/nrf52840/board/board.c              |  227 +
 bsp/nrf5x/nrf52840/board/board.h              |   13 +
 .../nrf52840/board/linker_scripts/link.sct    |   15 +
 bsp/nrf5x/nrf52840/project.uvoptx             | 1041 +++++
 bsp/nrf5x/nrf52840/project.uvprojx            |  767 ++++
 bsp/nrf5x/nrf52840/rtconfig.h                 |  164 +
 bsp/nrf5x/nrf52840/rtconfig.py                |   84 +
 bsp/nrf5x/nrf52840/template.uvoptx            |  177 +
 bsp/nrf5x/nrf52840/template.uvprojx           |  390 ++
 66 files changed, 25055 insertions(+)
 create mode 100644 bsp/nrf5x/README.md
 create mode 100644 bsp/nrf5x/docs/nRF5x系列BSP制作教程.md
 create mode 100644 bsp/nrf5x/libraries/drivers/SConscript
 create mode 100644 bsp/nrf5x/libraries/drivers/drv_uart.c
 create mode 100644 bsp/nrf5x/libraries/drivers/drv_uart.h
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/.config
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/Kconfig
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/SConscript
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/SConstruct
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/applications/SConscript
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/applications/application.c
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/applications/ble_nus_app.c
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/applications/sdk_config.h
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/applications/startup.c
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/board/Kconfig
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/board/SConscript
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/board/board.c
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/board/board.h
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/board/linker_scripts/link.sct
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/project.uvoptx
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/project.uvprojx
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/rtconfig.h
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/rtconfig.py
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/template.uvoptx
 create mode 100644 bsp/nrf5x/libraries/templates/nrf52x/template.uvprojx
 create mode 100644 bsp/nrf5x/libraries/templates/nrf5x_board_kconfig
 create mode 100644 bsp/nrf5x/nrf52832/.config
 create mode 100644 bsp/nrf5x/nrf52832/Kconfig
 create mode 100644 bsp/nrf5x/nrf52832/SConscript
 create mode 100644 bsp/nrf5x/nrf52832/SConstruct
 create mode 100644 bsp/nrf5x/nrf52832/applications/SConscript
 create mode 100644 bsp/nrf5x/nrf52832/applications/application.c
 create mode 100644 bsp/nrf5x/nrf52832/applications/ble_nus_app.c
 create mode 100644 bsp/nrf5x/nrf52832/applications/sdk_config.h
 create mode 100644 bsp/nrf5x/nrf52832/applications/startup.c
 create mode 100644 bsp/nrf5x/nrf52832/board/Kconfig
 create mode 100644 bsp/nrf5x/nrf52832/board/SConscript
 create mode 100644 bsp/nrf5x/nrf52832/board/board.c
 create mode 100644 bsp/nrf5x/nrf52832/board/board.h
 create mode 100644 bsp/nrf5x/nrf52832/board/linker_scripts/link.sct
 create mode 100644 bsp/nrf5x/nrf52832/project.uvoptx
 create mode 100644 bsp/nrf5x/nrf52832/project.uvprojx
 create mode 100644 bsp/nrf5x/nrf52832/rtconfig.h
 create mode 100644 bsp/nrf5x/nrf52832/rtconfig.py
 create mode 100644 bsp/nrf5x/nrf52832/template.uvoptx
 create mode 100644 bsp/nrf5x/nrf52832/template.uvprojx
 create mode 100644 bsp/nrf5x/nrf52840/.config
 create mode 100644 bsp/nrf5x/nrf52840/Kconfig
 create mode 100644 bsp/nrf5x/nrf52840/SConscript
 create mode 100644 bsp/nrf5x/nrf52840/SConstruct
 create mode 100644 bsp/nrf5x/nrf52840/applications/SConscript
 create mode 100644 bsp/nrf5x/nrf52840/applications/application.c
 create mode 100644 bsp/nrf5x/nrf52840/applications/ble_nus_app.c
 create mode 100644 bsp/nrf5x/nrf52840/applications/sdk_config.h
 create mode 100644 bsp/nrf5x/nrf52840/applications/startup.c
 create mode 100644 bsp/nrf5x/nrf52840/board/Kconfig
 create mode 100644 bsp/nrf5x/nrf52840/board/SConscript
 create mode 100644 bsp/nrf5x/nrf52840/board/board.c
 create mode 100644 bsp/nrf5x/nrf52840/board/board.h
 create mode 100644 bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
 create mode 100644 bsp/nrf5x/nrf52840/project.uvoptx
 create mode 100644 bsp/nrf5x/nrf52840/project.uvprojx
 create mode 100644 bsp/nrf5x/nrf52840/rtconfig.h
 create mode 100644 bsp/nrf5x/nrf52840/rtconfig.py
 create mode 100644 bsp/nrf5x/nrf52840/template.uvoptx
 create mode 100644 bsp/nrf5x/nrf52840/template.uvprojx

diff --git a/bsp/nrf5x/README.md b/bsp/nrf5x/README.md
new file mode 100644
index 0000000000..6a590f4e09
--- /dev/null
+++ b/bsp/nrf5x/README.md
@@ -0,0 +1,25 @@
+# nRF5x BSP 框架
+
+## 1. 目录结构
+
+```
+nrf5x
+├───docs 
+│   └───figures                     // 文档使用图片
+│   └───nRF5x系列BSP制作教程.md
+├───libraries                       
+│   └───drivers                     // nRF5x 系列设备通用驱动文件 
+│   └───templates                   // 通用设备 BSP 工程模板
+│   │   └───nrf51x                  // nrf51x 系列 BSP 工程模板
+│   │   │   nrf52x                  // nrf52x 系列 BSP 工程模板
+│   │   └───nrf5x_board_kconfig     // 通用 BSP 工程配置文件
+├───nrf52832                        // nrf52832 BSP 工程
+│   └───application                 // 应用代码
+│   │   board                       // 链接脚本文件，开发板硬件初始化和配置文件
+│   │   package                     // 软件包目录
+│   │   └───nRF5_SDK                // nordic 官方 nRF5x SDK
+│   │   kconfig                     // 工程配置文件
+│   └───rtconfig.h
+├───nrf52840                        // nrf52840 BSP 工程
+└───README.md                       
+```
\ No newline at end of file
diff --git a/bsp/nrf5x/docs/nRF5x系列BSP制作教程.md b/bsp/nrf5x/docs/nRF5x系列BSP制作教程.md
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/bsp/nrf5x/libraries/drivers/SConscript b/bsp/nrf5x/libraries/drivers/SConscript
new file mode 100644
index 0000000000..c02a3ebfbe
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/SConscript
@@ -0,0 +1,20 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+
+# add the general drivers.
+src = Split("""
+""")
+
+if GetDepend(['RT_USING_SERIAL']):
+    src += ['drv_uart.c']
+
+# src += ['drv_common.c']
+
+path =  [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path)
+
+Return('group')
diff --git a/bsp/nrf5x/libraries/drivers/drv_uart.c b/bsp/nrf5x/libraries/drivers/drv_uart.c
new file mode 100644
index 0000000000..49cd01997a
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/drv_uart.c
@@ -0,0 +1,289 @@
+#include "board.h"
+#include "drv_uart.h"
+
+#include "nrf_drv_common.h"
+#include "nrf_drv_uart.h"
+#include "app_util_platform.h"
+#include "nrf_gpio.h"
+
+#include <rtdevice.h>
+
+static struct rt_serial_device _serial0_0;
+#if USE_UART0_1
+static struct rt_serial_device _serial0_1;
+#endif
+
+typedef struct
+{
+    struct rt_serial_device *serial;
+    nrf_drv_uart_t uart;
+    uint32_t rx_pin;
+    uint32_t tx_pin;
+} UART_CFG_T;
+
+UART_CFG_T uart0 = {
+    .uart = NRF_DRV_UART_INSTANCE(0),
+#ifdef RT_USING_CONSOLE
+    .rx_pin = 8,
+    .tx_pin = 6
+#else
+    .rx_pin = 19,
+    .tx_pin = 20
+#endif
+};
+
+#if USE_UART0_1
+UART_CFG_T uart1 = {
+    .uart = NRF_DRV_UART_INSTANCE(0),
+    .rx_pin = 3,
+    .tx_pin = 4
+};
+#endif
+
+UART_CFG_T *working_cfg = RT_NULL;
+
+void UART0_IRQHandler(void)
+{
+    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_ERROR)
+        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_ERROR))
+    {
+        nrf_uart_event_clear(NRF_UART0, NRF_UART_EVENT_ERROR);
+    }
+
+    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_RXDRDY)
+        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_RXDRDY))
+    {
+        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_RX_IND);
+    }
+
+    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_TXDRDY)
+        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_TXDRDY))
+    {
+        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_TX_DONE);
+    }
+
+    if (nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_RXTO))
+    {
+        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_RX_TIMEOUT);
+    }
+}
+
+static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configure *cfg)
+{
+    nrf_drv_uart_config_t config = NRF_DRV_UART_DEFAULT_CONFIG;
+    UART_CFG_T *instance = &uart0;
+
+    RT_ASSERT(serial != RT_NULL);
+    RT_ASSERT(cfg != RT_NULL);
+
+    if (serial->parent.user_data != RT_NULL)
+    {
+        instance = (UART_CFG_T*)serial->parent.user_data;
+    }
+
+    nrf_uart_disable(instance->uart.reg.p_uart);
+
+    switch (cfg->baud_rate)
+    {
+    case 115200:
+        config.baudrate = NRF_UART_BAUDRATE_115200;
+        break;
+
+    case 9600:
+        config.baudrate = NRF_UART_BAUDRATE_9600;
+        break;
+
+    default:
+        config.baudrate = NRF_UART_BAUDRATE_115200;
+        break;
+    }
+
+    if (cfg->parity == PARITY_NONE)
+    {
+        config.parity = NRF_UART_PARITY_EXCLUDED;
+    }
+    else
+    {
+        config.parity = NRF_UART_PARITY_INCLUDED;
+    }
+
+    config.hwfc = NRF_UART_HWFC_DISABLED;
+    config.interrupt_priority = APP_IRQ_PRIORITY_LOWEST;
+    config.pselcts = 0;
+    config.pselrts = 0;
+    config.pselrxd = instance->rx_pin;
+    config.pseltxd = instance->tx_pin;
+
+    nrf_gpio_pin_set(config.pseltxd);
+    nrf_gpio_cfg_output(config.pseltxd);
+    nrf_gpio_pin_clear(config.pseltxd);
+    nrf_gpio_cfg_input(config.pselrxd, NRF_GPIO_PIN_NOPULL);
+    nrf_uart_baudrate_set(instance->uart.reg.p_uart, config.baudrate);
+    nrf_uart_configure(instance->uart.reg.p_uart, config.parity, config.hwfc);
+    nrf_uart_txrx_pins_set(instance->uart.reg.p_uart, config.pseltxd, config.pselrxd);
+
+    if (config.hwfc == NRF_UART_HWFC_ENABLED)
+    {
+        nrf_uart_hwfc_pins_set(instance->uart.reg.p_uart, config.pselrts, config.pselcts);
+    }
+
+    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY);
+    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
+    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXTO);
+    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_ERROR);
+
+    nrf_uart_int_enable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY | NRF_UART_INT_MASK_RXTO | NRF_UART_INT_MASK_ERROR);
+    nrf_drv_common_irq_enable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart), config.interrupt_priority);
+    nrf_uart_enable(instance->uart.reg.p_uart);
+    // nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
+    working_cfg = instance;
+    return RT_EOK;
+}
+
+static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
+{
+    UART_CFG_T *instance = working_cfg;
+
+    RT_ASSERT(serial != RT_NULL);
+
+    if (serial->parent.user_data != RT_NULL)
+    {
+        instance = (UART_CFG_T*)serial->parent.user_data;
+    }
+
+    switch (cmd)
+    {
+        /* disable interrupt */
+    case RT_DEVICE_CTRL_CLR_INT:
+        nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STOPRX);
+        nrf_uart_int_disable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY
+                                                | NRF_UART_INT_MASK_RXTO
+                                                | NRF_UART_INT_MASK_ERROR);
+        nrf_drv_common_irq_disable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart));
+        break;
+
+        /* enable interrupt */
+    case RT_DEVICE_CTRL_SET_INT:
+        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
+        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXTO);
+        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_ERROR);
+        /* Enable RX interrupt. */
+        nrf_uart_int_enable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY
+                                                | NRF_UART_INT_MASK_RXTO
+                                                | NRF_UART_INT_MASK_ERROR);
+        nrf_drv_common_irq_enable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart), APP_IRQ_PRIORITY_LOWEST);
+        nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
+        break;
+
+    case RT_DEVICE_CTRL_CUSTOM:
+        if ((rt_uint32_t)(arg) == UART_CONFIG_BAUD_RATE_9600)
+        {
+            instance->serial->config.baud_rate = 9600;
+            nrf_uart_baudrate_set(instance->uart.reg.p_uart, NRF_UART_BAUDRATE_9600);
+        }
+        else if ((rt_uint32_t)(arg) == UART_CONFIG_BAUD_RATE_115200)
+        {
+            instance->serial->config.baud_rate = 115200;
+            nrf_uart_baudrate_set(instance->uart.reg.p_uart, NRF_UART_BAUDRATE_115200);
+        }
+
+        // _uart_cfg(instance->serial, &(instance->serial->config));
+        // nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
+        break;
+
+    case RT_DEVICE_CTRL_PIN:
+        if (working_cfg != instance)
+        {
+            _uart_cfg(instance->serial, &(instance->serial->config));
+        }
+        break;
+
+    case RT_DEVICE_POWERSAVE:
+        nrf_uart_disable(instance->uart.reg.p_uart);
+        nrf_uart_txrx_pins_disconnect(instance->uart.reg.p_uart);
+        nrf_gpio_pin_clear(instance->rx_pin);
+        nrf_gpio_cfg_output(instance->rx_pin);
+        nrf_gpio_pin_clear(instance->tx_pin);
+        nrf_gpio_cfg_output(instance->tx_pin);
+        break;
+
+    case RT_DEVICE_WAKEUP:
+        _uart_cfg(instance->serial, &(instance->serial->config));
+        break;
+
+    default:
+        return RT_ERROR;
+    }
+
+    return RT_EOK;
+}
+
+static int _uart_putc(struct rt_serial_device *serial, char c)
+{
+    UART_CFG_T *instance = working_cfg;
+
+    RT_ASSERT(serial != RT_NULL);
+
+    if (serial->parent.user_data != RT_NULL)
+    {
+        instance = (UART_CFG_T*)serial->parent.user_data;
+    }
+
+    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY);
+    nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTTX);
+    nrf_uart_txd_set(instance->uart.reg.p_uart, (uint8_t)c);
+    while (!nrf_uart_event_check(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY))
+    {
+    }
+
+    return 1;
+}
+
+static int _uart_getc(struct rt_serial_device *serial)
+{
+    int ch = -1;
+    UART_CFG_T *instance = working_cfg;
+
+    RT_ASSERT(serial != RT_NULL);
+
+    if (serial->parent.user_data != RT_NULL)
+    {
+        instance = (UART_CFG_T*)serial->parent.user_data;
+    }
+
+    if (nrf_uart_event_check(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY))
+    {
+        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
+        ch = (int)(nrf_uart_rxd_get(instance->uart.reg.p_uart));
+    }
+
+    return ch;
+}
+
+static struct rt_uart_ops _uart_ops = {
+    _uart_cfg,
+    _uart_ctrl,
+    _uart_putc,
+    _uart_getc
+};
+
+void rt_hw_uart_init(void)
+{
+    struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
+
+    config.bufsz = RT_SERIAL_RB_BUFSZ;
+    _serial0_0.config = config;
+    _serial0_0.ops = &_uart_ops;
+    uart0.serial = &_serial0_0;
+
+    rt_hw_serial_register(&_serial0_0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &uart0);
+
+#if USE_UART0_1
+    config.bufsz = UART0_RB_SIZE;
+    _serial0_1.config = config;
+    _serial0_1.ops = &_uart_ops;
+    uart1.serial = &_serial0_1;
+    rt_hw_serial_register(&_serial0_1, "uart1", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &uart1);
+#endif
+}
+
diff --git a/bsp/nrf5x/libraries/drivers/drv_uart.h b/bsp/nrf5x/libraries/drivers/drv_uart.h
new file mode 100644
index 0000000000..da37eff016
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/drv_uart.h
@@ -0,0 +1,19 @@
+#ifndef _UART_H_
+#define _UART_H_
+
+#define RT_DEVICE_CTRL_CUSTOM   0x20
+#define RT_DEVICE_CTRL_PIN      0x21
+#define RT_DEVICE_POWERSAVE     0x22
+#define RT_DEVICE_WAKEUP        0x23
+
+#define UART_CONFIG_BAUD_RATE_9600      1
+#define UART_CONFIG_BAUD_RATE_115200    2
+
+#define UART0_RB_SIZE        1024
+
+// #define USE_UART0_1         0
+
+void rt_hw_uart_init(void);
+
+#endif
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/.config b/bsp/nrf5x/libraries/templates/nrf52x/.config
new file mode 100644
index 0000000000..ae80206940
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/.config
@@ -0,0 +1,409 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+# CONFIG_RT_DEBUG_COLOR is not set
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart0"
+CONFIG_RT_VER_NUM=0x40003
+# CONFIG_RT_USING_CPU_FFS is not set
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+# CONFIG_RT_USING_USER_MAIN is not set
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+# CONFIG_RT_USING_DFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_NRF52832=y
+
+#
+# Onboard Peripheral Drivers
+#
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_UART=y
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/Kconfig b/bsp/nrf5x/libraries/templates/nrf52x/Kconfig
new file mode 100644
index 0000000000..3640eaa0ed
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/Kconfig
@@ -0,0 +1,21 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "board/Kconfig"
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/SConscript b/bsp/nrf5x/libraries/templates/nrf52x/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/SConstruct b/bsp/nrf5x/libraries/templates/nrf52x/SConstruct
new file mode 100644
index 0000000000..20d41c40ae
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/SConstruct
@@ -0,0 +1,54 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rt-thread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+print(SDK_LIB)
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+# include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/applications/SConscript b/bsp/nrf5x/libraries/templates/nrf52x/applications/SConscript
new file mode 100644
index 0000000000..fc2501998c
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/applications/SConscript
@@ -0,0 +1,11 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = os.path.join(str(Dir('#')), 'applications')
+src = Glob('*.c')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/applications/application.c b/bsp/nrf5x/libraries/templates/nrf52x/applications/application.c
new file mode 100644
index 0000000000..1135d82e16
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/applications/application.c
@@ -0,0 +1,48 @@
+/*
+ * File      : application.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Development Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+/**
+ * @addtogroup NRF52832
+ */
+/*@{*/
+
+#include <rtthread.h>
+
+#ifdef RT_USING_FINSH
+#include <finsh.h>
+#include <shell.h>
+#endif
+
+void rt_init_thread_entry(void* parameter)
+{
+    extern rt_err_t ble_init(void);
+
+    ble_init();
+}
+
+int rt_application_init(void)
+{
+    rt_thread_t tid;
+
+    tid = rt_thread_create("init", rt_init_thread_entry, RT_NULL, 1024,
+                            RT_THREAD_PRIORITY_MAX / 3, 20);
+    if (tid != RT_NULL)
+        rt_thread_startup(tid);
+
+    return 0;
+}
+
+
+/*@}*/
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/applications/ble_nus_app.c b/bsp/nrf5x/libraries/templates/nrf52x/applications/ble_nus_app.c
new file mode 100644
index 0000000000..f4a51493ed
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/applications/ble_nus_app.c
@@ -0,0 +1,670 @@
+#include "nordic_common.h"
+#include "nrf.h"
+#include "ble_hci.h"
+#include "ble_advdata.h"
+#include "ble_advertising.h"
+#include "ble_conn_params.h"
+#include "softdevice_handler.h"
+#include "nrf_ble_gatt.h"
+#include "app_timer.h"
+#include "ble_nus.h"
+#include "app_util_platform.h"
+
+#include <rtthread.h>
+
+typedef rt_size_t (*BLE_NOTIFY_T)(rt_uint8_t *buf, rt_uint16_t size);
+
+#define STACK_EVT_MQ_NUM        10
+
+#define FAST_ADV()          \
+    do {                    \
+        uint32_t err_code;  \
+        err_code = ble_advertising_start(BLE_ADV_MODE_FAST);    \
+        APP_ERROR_CHECK(err_code);  \
+    } while(0)
+
+typedef enum
+{
+    STACK_EV_DISCON = 1,
+    STACK_EV_DISPATCH = 2,
+    STACK_EV_KEY = 4,
+} STACK_EV_E;
+
+typedef struct
+{
+    rt_list_t node;
+    void* evt;
+} evt_list_t;
+
+typedef enum
+{
+    STACK_STATE_IDLE = 0,
+    STACK_STATE_ADV = 1,
+    STACK_STATE_CON = 2,
+    STACK_STATE_DISC = 3
+} STACK_STATE_E;
+
+STACK_STATE_E stack_state = STACK_STATE_IDLE;
+
+rt_event_t stack_event;
+rt_sem_t sd_evt_sem;
+rt_mq_t stack_evt_mq;
+rt_uint8_t *evt_sample;
+
+BLE_NOTIFY_T rx_notify = RT_NULL;
+
+// Low frequency clock source to be used by the SoftDevice
+#define NRF_CLOCK_LFCLKSRC      {.source        = NRF_CLOCK_LF_SRC_XTAL,            \
+                                 .rc_ctiv       = 0,                                \
+                                 .rc_temp_ctiv  = 0,                                \
+                                 .xtal_accuracy = NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM}
+
+
+#define CONN_CFG_TAG                    1                                           /**< A tag that refers to the BLE stack configuration we set with @ref sd_ble_cfg_set. Default tag is @ref BLE_CONN_CFG_TAG_DEFAULT. */
+
+#define APP_FEATURE_NOT_SUPPORTED       BLE_GATT_STATUS_ATTERR_APP_BEGIN + 2        /**< Reply when unsupported features are requested. */
+
+#define DEVICE_NAME                     "Nordic_UART"                               /**< Name of device. Will be included in the advertising data. */
+#define NUS_SERVICE_UUID_TYPE           BLE_UUID_TYPE_VENDOR_BEGIN                  /**< UUID type for the Nordic UART Service (vendor specific). */
+
+#define APP_ADV_INTERVAL                64                                          /**< The advertising interval (in units of 0.625 ms. This value corresponds to 40 ms). */
+#define APP_ADV_TIMEOUT_IN_SECONDS      30                                         /**< The advertising timeout (in units of seconds). */
+
+#define MIN_CONN_INTERVAL               MSEC_TO_UNITS(20, UNIT_1_25_MS)             /**< Minimum acceptable connection interval (20 ms), Connection interval uses 1.25 ms units. */
+#define MAX_CONN_INTERVAL               MSEC_TO_UNITS(75, UNIT_1_25_MS)             /**< Maximum acceptable connection interval (75 ms), Connection interval uses 1.25 ms units. */
+#define SLAVE_LATENCY                   0                                           /**< Slave latency. */
+#define CONN_SUP_TIMEOUT                MSEC_TO_UNITS(4000, UNIT_10_MS)             /**< Connection supervisory timeout (4 seconds), Supervision Timeout uses 10 ms units. */
+#define FIRST_CONN_PARAMS_UPDATE_DELAY  APP_TIMER_TICKS(5000)                       /**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (5 seconds). */
+#define NEXT_CONN_PARAMS_UPDATE_DELAY   APP_TIMER_TICKS(30000)                      /**< Time between each call to sd_ble_gap_conn_param_update after the first call (30 seconds). */
+#define MAX_CONN_PARAMS_UPDATE_COUNT    3                                           /**< Number of attempts before giving up the connection parameter negotiation. */
+
+#define DEAD_BEEF                       0xDEADBEEF                                  /**< Value used as error code on stack dump, can be used to identify stack location on stack unwind. */
+
+#define UART_TX_BUF_SIZE                256                                         /**< UART TX buffer size. */
+#define UART_RX_BUF_SIZE                256                                         /**< UART RX buffer size. */
+
+static ble_nus_t                        m_nus;                                      /**< Structure to identify the Nordic UART Service. */
+static uint16_t                         m_conn_handle = BLE_CONN_HANDLE_INVALID;    /**< Handle of the current connection. */
+
+static nrf_ble_gatt_t                   m_gatt;                                     /**< GATT module instance. */
+static ble_uuid_t                       m_adv_uuids[] = {{BLE_UUID_NUS_SERVICE, NUS_SERVICE_UUID_TYPE}};  /**< Universally unique service identifier. */
+static uint16_t                         m_ble_nus_max_data_len = BLE_GATT_ATT_MTU_DEFAULT - 3;  /**< Maximum length of data (in bytes) that can be transmitted to the peer by the Nordic UART service module. */
+
+/**@brief Function for assert macro callback.
+ *
+ * @details This function will be called in case of an assert in the SoftDevice.
+ *
+ * @warning This handler is an example only and does not fit a final product. You need to analyse
+ *          how your product is supposed to react in case of Assert.
+ * @warning On assert from the SoftDevice, the system can only recover on reset.
+ *
+ * @param[in] line_num    Line number of the failing ASSERT call.
+ * @param[in] p_file_name File name of the failing ASSERT call.
+ */
+void assert_nrf_callback(uint16_t line_num, const uint8_t * p_file_name)
+{
+    app_error_handler(DEAD_BEEF, line_num, p_file_name);
+}
+
+
+/**@brief Function for the GAP initialization.
+ *
+ * @details This function will set up all the necessary GAP (Generic Access Profile) parameters of
+ *          the device. It also sets the permissions and appearance.
+ */
+static void gap_params_init(void)
+{
+    uint32_t                err_code;
+    ble_gap_conn_params_t   gap_conn_params;
+    ble_gap_conn_sec_mode_t sec_mode;
+
+    BLE_GAP_CONN_SEC_MODE_SET_OPEN(&sec_mode);
+
+    err_code = sd_ble_gap_device_name_set(&sec_mode,
+                                          (const uint8_t *) DEVICE_NAME,
+                                          strlen(DEVICE_NAME));
+    APP_ERROR_CHECK(err_code);
+
+    memset(&gap_conn_params, 0, sizeof(gap_conn_params));
+
+    gap_conn_params.min_conn_interval = MIN_CONN_INTERVAL;
+    gap_conn_params.max_conn_interval = MAX_CONN_INTERVAL;
+    gap_conn_params.slave_latency     = SLAVE_LATENCY;
+    gap_conn_params.conn_sup_timeout  = CONN_SUP_TIMEOUT;
+
+    err_code = sd_ble_gap_ppcp_set(&gap_conn_params);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling the data from the Nordic UART Service.
+ *
+ * @details This function will process the data received from the Nordic UART BLE Service and send
+ *          it to the UART module.
+ *
+ * @param[in] p_nus    Nordic UART Service structure.
+ * @param[in] p_data   Data to be send to UART module.
+ * @param[in] length   Length of the data.
+ */
+/**@snippet [Handling the data received over BLE] */
+static void nus_data_handler(ble_nus_t * p_nus, uint8_t * p_data, uint16_t length)
+{
+    rt_kprintf("Received data from BLE NUS. Writing data on UART.\r\n");
+
+    for (uint32_t i = 0; i < length; i++)
+    {
+        rt_kprintf("%02x ", p_data[i]);
+    }
+
+    // ble_send(p_data, length);
+
+    if (rx_notify != RT_NULL)
+    {
+        rx_notify(p_data, length);
+    }
+}
+/**@snippet [Handling the data received over BLE] */
+
+
+/**@brief Function for initializing services that will be used by the application.
+ */
+static void services_init(void)
+{
+    uint32_t       err_code;
+    ble_nus_init_t nus_init;
+
+    memset(&nus_init, 0, sizeof(nus_init));
+
+    nus_init.data_handler = nus_data_handler;
+
+    err_code = ble_nus_init(&m_nus, &nus_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling an event from the Connection Parameters Module.
+ *
+ * @details This function will be called for all events in the Connection Parameters Module
+ *          which are passed to the application.
+ *
+ * @note All this function does is to disconnect. This could have been done by simply setting
+ *       the disconnect_on_fail config parameter, but instead we use the event handler
+ *       mechanism to demonstrate its use.
+ *
+ * @param[in] p_evt  Event received from the Connection Parameters Module.
+ */
+static void on_conn_params_evt(ble_conn_params_evt_t * p_evt)
+{
+    uint32_t err_code;
+
+    if (p_evt->evt_type == BLE_CONN_PARAMS_EVT_FAILED)
+    {
+        err_code = sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_CONN_INTERVAL_UNACCEPTABLE);
+        APP_ERROR_CHECK(err_code);
+    }
+}
+
+
+/**@brief Function for handling errors from the Connection Parameters module.
+ *
+ * @param[in] nrf_error  Error code containing information about what went wrong.
+ */
+static void conn_params_error_handler(uint32_t nrf_error)
+{
+    APP_ERROR_HANDLER(nrf_error);
+}
+
+
+/**@brief Function for initializing the Connection Parameters module.
+ */
+static void conn_params_init(void)
+{
+    uint32_t               err_code;
+    ble_conn_params_init_t cp_init;
+
+    memset(&cp_init, 0, sizeof(cp_init));
+
+    cp_init.p_conn_params                  = NULL;
+    cp_init.first_conn_params_update_delay = FIRST_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.next_conn_params_update_delay  = NEXT_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.max_conn_params_update_count   = MAX_CONN_PARAMS_UPDATE_COUNT;
+    cp_init.start_on_notify_cccd_handle    = BLE_GATT_HANDLE_INVALID;
+    cp_init.disconnect_on_fail             = false;
+    cp_init.evt_handler                    = on_conn_params_evt;
+    cp_init.error_handler                  = conn_params_error_handler;
+
+    err_code = ble_conn_params_init(&cp_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling advertising events.
+ *
+ * @details This function will be called for advertising events which are passed to the application.
+ *
+ * @param[in] ble_adv_evt  Advertising event.
+ */
+static void on_adv_evt(ble_adv_evt_t ble_adv_evt)
+{
+    // uint32_t err_code;
+
+    switch (ble_adv_evt)
+    {
+        case BLE_ADV_EVT_FAST:
+            // err_code = bsp_indication_set(BSP_INDICATE_ADVERTISING);
+            // APP_ERROR_CHECK(err_code);
+            stack_state = STACK_STATE_ADV;
+            rt_kprintf("ble fast advert\n");
+            break;
+        case BLE_ADV_EVT_IDLE:
+            // sleep_mode_enter();
+            stack_state = STACK_STATE_IDLE;
+            rt_kprintf("advert idle\n");
+            break;
+        default:
+            break;
+    }
+}
+
+
+/**@brief Function for the application's SoftDevice event handler.
+ *
+ * @param[in] p_ble_evt SoftDevice event.
+ */
+static void on_ble_evt(ble_evt_t * p_ble_evt)
+{
+    uint32_t err_code;
+
+    switch (p_ble_evt->header.evt_id)
+    {
+        case BLE_GAP_EVT_CONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_CONNECTED);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = p_ble_evt->evt.gap_evt.conn_handle;
+            stack_state = STACK_STATE_CON;
+            rt_kprintf("Connected\r\n");
+            break; // BLE_GAP_EVT_CONNECTED
+
+        case BLE_GAP_EVT_DISCONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_IDLE);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = BLE_CONN_HANDLE_INVALID;
+            stack_state = STACK_STATE_DISC;
+            rt_kprintf("Disconnected\r\n");
+            break; // BLE_GAP_EVT_DISCONNECTED
+
+        case BLE_GAP_EVT_SEC_PARAMS_REQUEST:
+            // Pairing not supported
+            err_code = sd_ble_gap_sec_params_reply(m_conn_handle, BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP, NULL, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GAP_EVT_SEC_PARAMS_REQUEST
+
+        case BLE_GAP_EVT_DATA_LENGTH_UPDATE_REQUEST:
+        {
+            ble_gap_data_length_params_t dl_params;
+
+            // Clearing the struct will effectivly set members to @ref BLE_GAP_DATA_LENGTH_AUTO
+            memset(&dl_params, 0, sizeof(ble_gap_data_length_params_t));
+            err_code = sd_ble_gap_data_length_update(p_ble_evt->evt.gap_evt.conn_handle, &dl_params, NULL);
+            APP_ERROR_CHECK(err_code);
+        } break;
+
+        case BLE_GATTS_EVT_SYS_ATTR_MISSING:
+            // No system attributes have been stored.
+            err_code = sd_ble_gatts_sys_attr_set(m_conn_handle, NULL, 0, 0);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_SYS_ATTR_MISSING
+
+        case BLE_GATTC_EVT_TIMEOUT:
+            // Disconnect on GATT Client timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gattc_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTC_EVT_TIMEOUT
+
+        case BLE_GATTS_EVT_TIMEOUT:
+            // Disconnect on GATT Server timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gatts_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_TIMEOUT
+
+        case BLE_EVT_USER_MEM_REQUEST:
+            err_code = sd_ble_user_mem_reply(p_ble_evt->evt.gattc_evt.conn_handle, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_EVT_USER_MEM_REQUEST
+
+        case BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST:
+        {
+            ble_gatts_evt_rw_authorize_request_t  req;
+            ble_gatts_rw_authorize_reply_params_t auth_reply;
+
+            req = p_ble_evt->evt.gatts_evt.params.authorize_request;
+
+            if (req.type != BLE_GATTS_AUTHORIZE_TYPE_INVALID)
+            {
+                if ((req.request.write.op == BLE_GATTS_OP_PREP_WRITE_REQ)     ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_NOW) ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL))
+                {
+                    if (req.type == BLE_GATTS_AUTHORIZE_TYPE_WRITE)
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_WRITE;
+                    }
+                    else
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_READ;
+                    }
+                    auth_reply.params.write.gatt_status = APP_FEATURE_NOT_SUPPORTED;
+                    err_code = sd_ble_gatts_rw_authorize_reply(p_ble_evt->evt.gatts_evt.conn_handle,
+                                                               &auth_reply);
+                    APP_ERROR_CHECK(err_code);
+                }
+            }
+        } break; // BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
+
+        default:
+            // No implementation needed.
+            break;
+    }
+}
+
+
+/**@brief Function for dispatching a SoftDevice event to all modules with a SoftDevice
+ *        event handler.
+ *
+ * @details This function is called from the SoftDevice event interrupt handler after a
+ *          SoftDevice event has been received.
+ *
+ * @param[in] p_ble_evt  SoftDevice event.
+ */
+static void ble_evt_dispatch(ble_evt_t * p_ble_evt)
+{
+    if (rt_mq_send(stack_evt_mq, p_ble_evt, p_ble_evt->header.evt_len) != RT_EOK)
+    {
+        rt_kprintf("dispatch malloc failure\n");
+    }
+    else
+    {
+        rt_event_send(stack_event, STACK_EV_DISPATCH);
+    }
+}
+
+static rt_err_t evt_dispatch_worker(void)
+{
+    ble_evt_t * p_ble_evt = (ble_evt_t *)evt_sample;
+    rt_err_t err;
+
+    err = rt_mq_recv(stack_evt_mq, (void*)evt_sample, BLE_STACK_EVT_MSG_BUF_SIZE, RT_WAITING_NO);
+
+    if (RT_EOK == err)
+    {
+        ble_conn_params_on_ble_evt(p_ble_evt);
+        nrf_ble_gatt_on_ble_evt(&m_gatt, p_ble_evt);
+        ble_nus_on_ble_evt(&m_nus, p_ble_evt);
+        on_ble_evt(p_ble_evt);
+        ble_advertising_on_ble_evt(p_ble_evt);
+        // bsp_btn_ble_on_ble_evt(p_ble_evt);
+
+        rt_kprintf("ble evt dispatch\n");
+    }
+
+    return err;
+}
+
+static uint32_t _softdevice_evt_schedule(void)
+{
+    rt_sem_release(sd_evt_sem);
+
+    return NRF_SUCCESS;
+}
+
+/**@brief Function for the SoftDevice initialization.
+ *
+ * @details This function initializes the SoftDevice and the BLE event interrupt.
+ */
+static void ble_stack_init(void)
+{
+    uint32_t err_code;
+
+    nrf_clock_lf_cfg_t clock_lf_cfg = NRF_CLOCK_LFCLKSRC;
+
+    // Initialize SoftDevice.
+    SOFTDEVICE_HANDLER_INIT(&clock_lf_cfg, _softdevice_evt_schedule);
+
+    // Fetch the start address of the application RAM.
+    uint32_t ram_start = 0;
+    err_code = softdevice_app_ram_start_get(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Overwrite some of the default configurations for the BLE stack.
+    ble_cfg_t ble_cfg;
+
+    // Configure the maximum number of connections.
+    memset(&ble_cfg, 0, sizeof(ble_cfg));
+    ble_cfg.gap_cfg.role_count_cfg.periph_role_count  = BLE_GAP_ROLE_COUNT_PERIPH_DEFAULT;
+    ble_cfg.gap_cfg.role_count_cfg.central_role_count = 0;
+    ble_cfg.gap_cfg.role_count_cfg.central_sec_count  = 0;
+    err_code = sd_ble_cfg_set(BLE_GAP_CFG_ROLE_COUNT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum ATT MTU.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                 = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gatt_conn_cfg.att_mtu = NRF_BLE_GATT_MAX_MTU_SIZE;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GATT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum event length.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                     = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.event_length = 320;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.conn_count   = BLE_GAP_CONN_COUNT_DEFAULT;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GAP, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Enable BLE stack.
+    err_code = softdevice_enable(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Subscribe for BLE events.
+    err_code = softdevice_ble_evt_handler_set(ble_evt_dispatch);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling events from the GATT library. */
+static void gatt_evt_handler(nrf_ble_gatt_t * p_gatt, const nrf_ble_gatt_evt_t * p_evt)
+{
+    if ((m_conn_handle == p_evt->conn_handle) && (p_evt->evt_id == NRF_BLE_GATT_EVT_ATT_MTU_UPDATED))
+    {
+        m_ble_nus_max_data_len = p_evt->params.att_mtu_effective - OPCODE_LENGTH - HANDLE_LENGTH;
+        rt_kprintf("Data len is set to 0x%X(%d)\r\n", m_ble_nus_max_data_len, m_ble_nus_max_data_len);
+    }
+    rt_kprintf("ATT MTU exchange completed. central 0x%x peripheral 0x%x\r\n", p_gatt->att_mtu_desired_central, p_gatt->att_mtu_desired_periph);
+}
+
+/**@brief Function for initializing the GATT library. */
+static void gatt_init(void)
+{
+    ret_code_t err_code;
+
+    err_code = nrf_ble_gatt_init(&m_gatt, gatt_evt_handler);
+    APP_ERROR_CHECK(err_code);
+
+    err_code = nrf_ble_gatt_att_mtu_periph_set(&m_gatt, 64);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for initializing the Advertising functionality.
+ */
+static void advertising_init(void)
+{
+    uint32_t               err_code;
+    ble_advdata_t          advdata;
+    ble_advdata_t          scanrsp;
+    ble_adv_modes_config_t options;
+
+    // Build advertising data struct to pass into @ref ble_advertising_init.
+    memset(&advdata, 0, sizeof(advdata));
+    advdata.name_type          = BLE_ADVDATA_FULL_NAME;
+    advdata.include_appearance = false;
+    advdata.flags              = BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE;
+
+    memset(&scanrsp, 0, sizeof(scanrsp));
+    scanrsp.uuids_complete.uuid_cnt = sizeof(m_adv_uuids) / sizeof(m_adv_uuids[0]);
+    scanrsp.uuids_complete.p_uuids  = m_adv_uuids;
+
+    memset(&options, 0, sizeof(options));
+    options.ble_adv_fast_enabled  = true;
+    options.ble_adv_fast_interval = APP_ADV_INTERVAL;
+    options.ble_adv_fast_timeout  = APP_ADV_TIMEOUT_IN_SECONDS;
+
+    err_code = ble_advertising_init(&advdata, &scanrsp, &options, on_adv_evt, NULL);
+    APP_ERROR_CHECK(err_code);
+
+    ble_advertising_conn_cfg_tag_set(CONN_CFG_TAG);
+}
+
+/**@brief   Function for handling app_uart events.
+ *
+ * @details This function will receive a single character from the app_uart module and append it to
+ *          a string. The string will be be sent over BLE when the last character received was a
+ *          'new line' '\n' (hex 0x0A) or if the string has reached the maximum data length.
+ */
+/**@snippet [Handling the data received over UART] */
+void uart_event_handle(rt_device_t uart)
+{
+    uint8_t data_array[BLE_NUS_MAX_DATA_LEN];
+    rt_size_t size = 0;
+    uint32_t       err_code;
+
+    size = rt_device_read(uart, 0, data_array, BLE_NUS_MAX_DATA_LEN);
+
+    if (size <= 0)
+    {
+        return;
+    }
+
+    do
+    {
+        err_code = ble_nus_string_send(&m_nus, data_array, size);
+        if ( (err_code != NRF_ERROR_INVALID_STATE) && (err_code != NRF_ERROR_BUSY) )
+        {
+            APP_ERROR_CHECK(err_code);
+        }
+    } while (err_code == NRF_ERROR_BUSY);
+}
+/**@snippet [Handling the data received over UART] */
+
+/**@brief  Function for initializing the UART module.
+ */
+/**@snippet [UART Initialization] */
+static rt_bool_t _stack_init(void)
+{
+    uint32_t err_code;
+
+    stack_event = rt_event_create("stackev", RT_IPC_FLAG_FIFO);
+    sd_evt_sem = rt_sem_create("sdsem", 0, RT_IPC_FLAG_FIFO);
+    stack_evt_mq = rt_mq_create("stackmq", BLE_STACK_EVT_MSG_BUF_SIZE, STACK_EVT_MQ_NUM, RT_IPC_FLAG_FIFO);
+    evt_sample = rt_malloc(BLE_STACK_EVT_MSG_BUF_SIZE);
+
+    if (!stack_event || !sd_evt_sem || !stack_evt_mq || !evt_sample)
+    {
+        rt_kprintf("uart rx sem create failure\n");
+        return RT_FALSE;
+    }
+
+    // Initialize.
+    err_code = app_timer_init();
+    APP_ERROR_CHECK(err_code);
+
+    ble_stack_init();
+    gap_params_init();
+    gatt_init();
+    services_init();
+    advertising_init();
+    conn_params_init();
+
+    return RT_TRUE;
+}
+
+/**@brief Application main function.
+ */
+static void _stack_thread(void *parameter)
+{
+    rt_tick_t next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+    FAST_ADV();
+    // Enter main loop.
+    for (;;)
+    {
+        rt_uint32_t event = 0;
+        rt_tick_t dispatch_timeout = RT_WAITING_NO;
+
+        rt_event_recv(stack_event, STACK_EV_DISCON | STACK_EV_DISPATCH | STACK_EV_KEY,
+                    RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, next_timeout, &event);
+
+        if (evt_dispatch_worker() != RT_EOK)
+        {
+            dispatch_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+        }
+
+        if (event & STACK_EV_DISCON)
+        {
+            if (BLE_CONN_HANDLE_INVALID != m_conn_handle)
+            {
+                sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            }
+        }
+
+        if (event & STACK_EV_KEY)
+        {
+            if (stack_state != STACK_STATE_CON && stack_state != STACK_STATE_ADV)
+            {
+                FAST_ADV();
+            }
+        }
+
+        next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+        if (dispatch_timeout < next_timeout)
+        {
+            next_timeout = dispatch_timeout;
+        }
+    }
+}
+
+static void _softdevice_thread(void* parameter)
+{
+    for (;;)
+    {
+        rt_sem_take(sd_evt_sem, RT_WAITING_FOREVER);
+        intern_softdevice_events_execute();
+    }
+}
+
+rt_err_t ble_init(void)
+{
+    rt_thread_t thread;
+
+    _stack_init();
+
+    thread = rt_thread_create("sdth", _softdevice_thread, RT_NULL, 512, 0, 10);
+
+    if (thread != RT_NULL)
+    {
+        rt_thread_startup(thread);
+    }
+    else
+    {
+        return RT_ERROR;
+    }
+
+    thread = rt_thread_create("bleth", _stack_thread, RT_NULL, 2048, 1, 10);
+
+    if (thread != RT_NULL)
+    {
+        return rt_thread_startup(thread);
+    }
+
+    return RT_ERROR;
+}
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/applications/sdk_config.h b/bsp/nrf5x/libraries/templates/nrf52x/applications/sdk_config.h
new file mode 100644
index 0000000000..72abeeed7c
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/applications/sdk_config.h
@@ -0,0 +1,3991 @@
+
+
+#ifndef SDK_CONFIG_H
+#define SDK_CONFIG_H
+// <<< Use Configuration Wizard in Context Menu >>>\n
+#ifdef USE_APP_CONFIG
+#include "app_config.h"
+#endif
+// <h> nRF_BLE
+
+//==========================================================
+// <q> BLE_ADVERTISING_ENABLED  - ble_advertising - Advertising module
+
+
+#ifndef BLE_ADVERTISING_ENABLED
+#define BLE_ADVERTISING_ENABLED 1
+#endif
+
+// <q> BLE_DTM_ENABLED  - ble_dtm - Module for testing RF/PHY using DTM commands
+
+
+#ifndef BLE_DTM_ENABLED
+#define BLE_DTM_ENABLED 0
+#endif
+
+// <q> BLE_RACP_ENABLED  - ble_racp - Record Access Control Point library
+
+
+#ifndef BLE_RACP_ENABLED
+#define BLE_RACP_ENABLED 0
+#endif
+
+// <e> NRF_BLE_GATT_ENABLED - nrf_ble_gatt - GATT module
+//==========================================================
+#ifndef NRF_BLE_GATT_ENABLED
+#define NRF_BLE_GATT_ENABLED 1
+#endif
+#if  NRF_BLE_GATT_ENABLED
+// <o> NRF_BLE_GATT_MAX_MTU_SIZE - Static maximum MTU size that is passed to the @ref sd_ble_enable function.
+#ifndef NRF_BLE_GATT_MAX_MTU_SIZE
+#define NRF_BLE_GATT_MAX_MTU_SIZE 158
+#endif
+
+#endif //NRF_BLE_GATT_ENABLED
+// </e>
+
+// <q> NRF_BLE_QWR_ENABLED  - nrf_ble_qwr - Queued writes support module (prepare/execute write)
+
+
+#ifndef NRF_BLE_QWR_ENABLED
+#define NRF_BLE_QWR_ENABLED 0
+#endif
+
+// <q> PEER_MANAGER_ENABLED  - peer_manager - Peer Manager
+
+
+#ifndef PEER_MANAGER_ENABLED
+#define PEER_MANAGER_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_BLE_Services
+
+//==========================================================
+// <q> BLE_ANCS_C_ENABLED  - ble_ancs_c - Apple Notification Service Client
+
+
+#ifndef BLE_ANCS_C_ENABLED
+#define BLE_ANCS_C_ENABLED 0
+#endif
+
+// <q> BLE_ANS_C_ENABLED  - ble_ans_c - Alert Notification Service Client
+
+
+#ifndef BLE_ANS_C_ENABLED
+#define BLE_ANS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_C_ENABLED  - ble_bas_c - Battery Service Client
+
+
+#ifndef BLE_BAS_C_ENABLED
+#define BLE_BAS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_ENABLED  - ble_bas - Battery Service
+
+
+#ifndef BLE_BAS_ENABLED
+#define BLE_BAS_ENABLED 0
+#endif
+
+// <q> BLE_CSCS_ENABLED  - ble_cscs - Cycling Speed and Cadence Service
+
+
+#ifndef BLE_CSCS_ENABLED
+#define BLE_CSCS_ENABLED 0
+#endif
+
+// <q> BLE_CTS_C_ENABLED  - ble_cts_c - Current Time Service Client
+
+
+#ifndef BLE_CTS_C_ENABLED
+#define BLE_CTS_C_ENABLED 0
+#endif
+
+// <q> BLE_DIS_ENABLED  - ble_dis - Device Information Service
+
+
+#ifndef BLE_DIS_ENABLED
+#define BLE_DIS_ENABLED 0
+#endif
+
+// <q> BLE_GLS_ENABLED  - ble_gls - Glucose Service
+
+
+#ifndef BLE_GLS_ENABLED
+#define BLE_GLS_ENABLED 0
+#endif
+
+// <q> BLE_HIDS_ENABLED  - ble_hids - Human Interface Device Service
+
+
+#ifndef BLE_HIDS_ENABLED
+#define BLE_HIDS_ENABLED 0
+#endif
+
+// <e> BLE_HRS_C_ENABLED - ble_hrs_c - Heart Rate Service Client
+//==========================================================
+#ifndef BLE_HRS_C_ENABLED
+#define BLE_HRS_C_ENABLED 0
+#endif
+#if  BLE_HRS_C_ENABLED
+// <o> BLE_HRS_C_RR_INTERVALS_MAX_CNT - Maximum number of RR_INTERVALS per notification to be decoded
+#ifndef BLE_HRS_C_RR_INTERVALS_MAX_CNT
+#define BLE_HRS_C_RR_INTERVALS_MAX_CNT 30
+#endif
+
+#endif //BLE_HRS_C_ENABLED
+// </e>
+
+// <q> BLE_HRS_ENABLED  - ble_hrs - Heart Rate Service
+
+
+#ifndef BLE_HRS_ENABLED
+#define BLE_HRS_ENABLED 0
+#endif
+
+// <q> BLE_HTS_ENABLED  - ble_hts - Health Thermometer Service
+
+
+#ifndef BLE_HTS_ENABLED
+#define BLE_HTS_ENABLED 0
+#endif
+
+// <q> BLE_IAS_C_ENABLED  - ble_ias_c - Immediate Alert Service Client
+
+
+#ifndef BLE_IAS_C_ENABLED
+#define BLE_IAS_C_ENABLED 0
+#endif
+
+// <q> BLE_IAS_ENABLED  - ble_ias - Immediate Alert Service
+
+
+#ifndef BLE_IAS_ENABLED
+#define BLE_IAS_ENABLED 0
+#endif
+
+// <q> BLE_LBS_C_ENABLED  - ble_lbs_c - Nordic LED Button Service Client
+
+
+#ifndef BLE_LBS_C_ENABLED
+#define BLE_LBS_C_ENABLED 0
+#endif
+
+// <q> BLE_LBS_ENABLED  - ble_lbs - LED Button Service
+
+
+#ifndef BLE_LBS_ENABLED
+#define BLE_LBS_ENABLED 0
+#endif
+
+// <q> BLE_LLS_ENABLED  - ble_lls - Link Loss Service
+
+
+#ifndef BLE_LLS_ENABLED
+#define BLE_LLS_ENABLED 0
+#endif
+
+// <q> BLE_NUS_C_ENABLED  - ble_nus_c - Nordic UART Central Service
+
+
+#ifndef BLE_NUS_C_ENABLED
+#define BLE_NUS_C_ENABLED 0
+#endif
+
+// <q> BLE_NUS_ENABLED  - ble_nus - Nordic UART Service
+
+
+#ifndef BLE_NUS_ENABLED
+#define BLE_NUS_ENABLED 1
+#endif
+
+// <q> BLE_RSCS_C_ENABLED  - ble_rscs_c - Running Speed and Cadence Client
+
+
+#ifndef BLE_RSCS_C_ENABLED
+#define BLE_RSCS_C_ENABLED 0
+#endif
+
+// <q> BLE_RSCS_ENABLED  - ble_rscs - Running Speed and Cadence Service
+
+
+#ifndef BLE_RSCS_ENABLED
+#define BLE_RSCS_ENABLED 0
+#endif
+
+// <q> BLE_TPS_ENABLED  - ble_tps - TX Power Service
+
+
+#ifndef BLE_TPS_ENABLED
+#define BLE_TPS_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_Drivers
+
+//==========================================================
+// <e> APP_USBD_ENABLED - app_usbd - USB Device library
+//==========================================================
+#ifndef APP_USBD_ENABLED
+#define APP_USBD_ENABLED 0
+#endif
+#if  APP_USBD_ENABLED
+// <o> APP_USBD_VID - Vendor ID  <0x0000-0xFFFF>
+
+
+// <i> Vendor ID ordered from USB IF: http://www.usb.org/developers/vendor/
+
+#ifndef APP_USBD_VID
+#define APP_USBD_VID 0
+#endif
+
+// <o> APP_USBD_PID - Product ID  <0x0000-0xFFFF>
+
+
+// <i> Selected Product ID
+
+#ifndef APP_USBD_PID
+#define APP_USBD_PID 0
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MAJOR - Device version, major part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MAJOR
+#define APP_USBD_DEVICE_VER_MAJOR 1
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MINOR - Device version, minor part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MINOR
+#define APP_USBD_DEVICE_VER_MINOR 0
+#endif
+
+#endif //APP_USBD_ENABLED
+// </e>
+
+// <e> CLOCK_ENABLED - nrf_drv_clock - CLOCK peripheral driver
+//==========================================================
+#ifndef CLOCK_ENABLED
+#define CLOCK_ENABLED 1
+#endif
+#if  CLOCK_ENABLED
+// <o> CLOCK_CONFIG_XTAL_FREQ  - HF XTAL Frequency
+
+// <0=> Default (64 MHz)
+
+#ifndef CLOCK_CONFIG_XTAL_FREQ
+#define CLOCK_CONFIG_XTAL_FREQ 0
+#endif
+
+// <o> CLOCK_CONFIG_LF_SRC  - LF Clock Source
+
+// <0=> RC
+// <1=> XTAL
+// <2=> Synth
+
+#ifndef CLOCK_CONFIG_LF_SRC
+#define CLOCK_CONFIG_LF_SRC 1
+#endif
+
+// <o> CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef CLOCK_CONFIG_IRQ_PRIORITY
+#define CLOCK_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef CLOCK_CONFIG_LOG_ENABLED
+#define CLOCK_CONFIG_LOG_ENABLED 0
+#endif
+#if  CLOCK_CONFIG_LOG_ENABLED
+// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef CLOCK_CONFIG_LOG_LEVEL
+#define CLOCK_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_INFO_COLOR
+#define CLOCK_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_DEBUG_COLOR
+#define CLOCK_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //CLOCK_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //CLOCK_ENABLED
+// </e>
+
+// <e> COMP_ENABLED - nrf_drv_comp - COMP peripheral driver
+//==========================================================
+#ifndef COMP_ENABLED
+#define COMP_ENABLED 0
+#endif
+#if  COMP_ENABLED
+// <o> COMP_CONFIG_REF  - Reference voltage
+
+// <0=> Internal 1.2V
+// <1=> Internal 1.8V
+// <2=> Internal 2.4V
+// <4=> VDD
+// <7=> ARef
+
+#ifndef COMP_CONFIG_REF
+#define COMP_CONFIG_REF 1
+#endif
+
+// <o> COMP_CONFIG_MAIN_MODE  - Main mode
+
+// <0=> Single ended
+// <1=> Differential
+
+#ifndef COMP_CONFIG_MAIN_MODE
+#define COMP_CONFIG_MAIN_MODE 0
+#endif
+
+// <o> COMP_CONFIG_SPEED_MODE  - Speed mode
+
+// <0=> Low power
+// <1=> Normal
+// <2=> High speed
+
+#ifndef COMP_CONFIG_SPEED_MODE
+#define COMP_CONFIG_SPEED_MODE 2
+#endif
+
+// <o> COMP_CONFIG_HYST  - Hystheresis
+
+// <0=> No
+// <1=> 50mV
+
+#ifndef COMP_CONFIG_HYST
+#define COMP_CONFIG_HYST 0
+#endif
+
+// <o> COMP_CONFIG_ISOURCE  - Current Source
+
+// <0=> Off
+// <1=> 2.5 uA
+// <2=> 5 uA
+// <3=> 10 uA
+
+#ifndef COMP_CONFIG_ISOURCE
+#define COMP_CONFIG_ISOURCE 0
+#endif
+
+// <o> COMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_INPUT
+#define COMP_CONFIG_INPUT 0
+#endif
+
+// <o> COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_IRQ_PRIORITY
+#define COMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMP_CONFIG_LOG_ENABLED
+#define COMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMP_CONFIG_LOG_ENABLED
+// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMP_CONFIG_LOG_LEVEL
+#define COMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_INFO_COLOR
+#define COMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_DEBUG_COLOR
+#define COMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //COMP_ENABLED
+// </e>
+
+// <e> EGU_ENABLED - nrf_drv_swi - SWI(EGU) peripheral driver
+//==========================================================
+#ifndef EGU_ENABLED
+#define EGU_ENABLED 0
+#endif
+#if  EGU_ENABLED
+// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SWI_CONFIG_LOG_ENABLED
+#define SWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SWI_CONFIG_LOG_ENABLED
+// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SWI_CONFIG_LOG_LEVEL
+#define SWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_INFO_COLOR
+#define SWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_DEBUG_COLOR
+#define SWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SWI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //EGU_ENABLED
+// </e>
+
+// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
+//==========================================================
+#ifndef GPIOTE_ENABLED
+#define GPIOTE_ENABLED 1
+#endif
+#if  GPIOTE_ENABLED
+// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins
+#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
+#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
+#endif
+
+// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
+#define GPIOTE_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef GPIOTE_CONFIG_LOG_ENABLED
+#define GPIOTE_CONFIG_LOG_ENABLED 0
+#endif
+#if  GPIOTE_CONFIG_LOG_ENABLED
+// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef GPIOTE_CONFIG_LOG_LEVEL
+#define GPIOTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_INFO_COLOR
+#define GPIOTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_DEBUG_COLOR
+#define GPIOTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //GPIOTE_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //GPIOTE_ENABLED
+// </e>
+
+// <e> I2S_ENABLED - nrf_drv_i2s - I2S peripheral driver
+//==========================================================
+#ifndef I2S_ENABLED
+#define I2S_ENABLED 0
+#endif
+#if  I2S_ENABLED
+// <o> I2S_CONFIG_SCK_PIN - SCK pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SCK_PIN
+#define I2S_CONFIG_SCK_PIN 31
+#endif
+
+// <o> I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31>
+
+
+#ifndef I2S_CONFIG_LRCK_PIN
+#define I2S_CONFIG_LRCK_PIN 30
+#endif
+
+// <o> I2S_CONFIG_MCK_PIN - MCK pin
+#ifndef I2S_CONFIG_MCK_PIN
+#define I2S_CONFIG_MCK_PIN 255
+#endif
+
+// <o> I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDOUT_PIN
+#define I2S_CONFIG_SDOUT_PIN 29
+#endif
+
+// <o> I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDIN_PIN
+#define I2S_CONFIG_SDIN_PIN 28
+#endif
+
+// <o> I2S_CONFIG_MASTER  - Mode
+
+// <0=> Master
+// <1=> Slave
+
+#ifndef I2S_CONFIG_MASTER
+#define I2S_CONFIG_MASTER 0
+#endif
+
+// <o> I2S_CONFIG_FORMAT  - Format
+
+// <0=> I2S
+// <1=> Aligned
+
+#ifndef I2S_CONFIG_FORMAT
+#define I2S_CONFIG_FORMAT 0
+#endif
+
+// <o> I2S_CONFIG_ALIGN  - Alignment
+
+// <0=> Left
+// <1=> Right
+
+#ifndef I2S_CONFIG_ALIGN
+#define I2S_CONFIG_ALIGN 0
+#endif
+
+// <o> I2S_CONFIG_SWIDTH  - Sample width (bits)
+
+// <0=> 8
+// <1=> 16
+// <2=> 24
+
+#ifndef I2S_CONFIG_SWIDTH
+#define I2S_CONFIG_SWIDTH 1
+#endif
+
+// <o> I2S_CONFIG_CHANNELS  - Channels
+
+// <0=> Stereo
+// <1=> Left
+// <2=> Right
+
+#ifndef I2S_CONFIG_CHANNELS
+#define I2S_CONFIG_CHANNELS 1
+#endif
+
+// <o> I2S_CONFIG_MCK_SETUP  - MCK behavior
+
+// <0=> Disabled
+// <2147483648=> 32MHz/2
+// <1342177280=> 32MHz/3
+// <1073741824=> 32MHz/4
+// <805306368=> 32MHz/5
+// <671088640=> 32MHz/6
+// <536870912=> 32MHz/8
+// <402653184=> 32MHz/10
+// <369098752=> 32MHz/11
+// <285212672=> 32MHz/15
+// <268435456=> 32MHz/16
+// <201326592=> 32MHz/21
+// <184549376=> 32MHz/23
+// <142606336=> 32MHz/30
+// <138412032=> 32MHz/31
+// <134217728=> 32MHz/32
+// <100663296=> 32MHz/42
+// <68157440=> 32MHz/63
+// <34340864=> 32MHz/125
+
+#ifndef I2S_CONFIG_MCK_SETUP
+#define I2S_CONFIG_MCK_SETUP 536870912
+#endif
+
+// <o> I2S_CONFIG_RATIO  - MCK/LRCK ratio
+
+// <0=> 32x
+// <1=> 48x
+// <2=> 64x
+// <3=> 96x
+// <4=> 128x
+// <5=> 192x
+// <6=> 256x
+// <7=> 384x
+// <8=> 512x
+
+#ifndef I2S_CONFIG_RATIO
+#define I2S_CONFIG_RATIO 2000
+#endif
+
+// <o> I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef I2S_CONFIG_IRQ_PRIORITY
+#define I2S_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef I2S_CONFIG_LOG_ENABLED
+#define I2S_CONFIG_LOG_ENABLED 0
+#endif
+#if  I2S_CONFIG_LOG_ENABLED
+// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef I2S_CONFIG_LOG_LEVEL
+#define I2S_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_INFO_COLOR
+#define I2S_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_DEBUG_COLOR
+#define I2S_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //I2S_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //I2S_ENABLED
+// </e>
+
+// <e> LPCOMP_ENABLED - nrf_drv_lpcomp - LPCOMP peripheral driver
+//==========================================================
+#ifndef LPCOMP_ENABLED
+#define LPCOMP_ENABLED 0
+#endif
+#if  LPCOMP_ENABLED
+// <o> LPCOMP_CONFIG_REFERENCE  - Reference voltage
+
+// <0=> Supply 1/8
+// <1=> Supply 2/8
+// <2=> Supply 3/8
+// <3=> Supply 4/8
+// <4=> Supply 5/8
+// <5=> Supply 6/8
+// <6=> Supply 7/8
+// <8=> Supply 1/16 (nRF52)
+// <9=> Supply 3/16 (nRF52)
+// <10=> Supply 5/16 (nRF52)
+// <11=> Supply 7/16 (nRF52)
+// <12=> Supply 9/16 (nRF52)
+// <13=> Supply 11/16 (nRF52)
+// <14=> Supply 13/16 (nRF52)
+// <15=> Supply 15/16 (nRF52)
+// <7=> External Ref 0
+// <65543=> External Ref 1
+
+#ifndef LPCOMP_CONFIG_REFERENCE
+#define LPCOMP_CONFIG_REFERENCE 3
+#endif
+
+// <o> LPCOMP_CONFIG_DETECTION  - Detection
+
+// <0=> Crossing
+// <1=> Up
+// <2=> Down
+
+#ifndef LPCOMP_CONFIG_DETECTION
+#define LPCOMP_CONFIG_DETECTION 2
+#endif
+
+// <o> LPCOMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_INPUT
+#define LPCOMP_CONFIG_INPUT 0
+#endif
+
+// <q> LPCOMP_CONFIG_HYST  - Hysteresis
+
+
+#ifndef LPCOMP_CONFIG_HYST
+#define LPCOMP_CONFIG_HYST 0
+#endif
+
+// <o> LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_IRQ_PRIORITY
+#define LPCOMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef LPCOMP_CONFIG_LOG_ENABLED
+#define LPCOMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  LPCOMP_CONFIG_LOG_ENABLED
+// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef LPCOMP_CONFIG_LOG_LEVEL
+#define LPCOMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_INFO_COLOR
+#define LPCOMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_DEBUG_COLOR
+#define LPCOMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //LPCOMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //LPCOMP_ENABLED
+// </e>
+
+// <e> PDM_ENABLED - nrf_drv_pdm - PDM peripheral driver
+//==========================================================
+#ifndef PDM_ENABLED
+#define PDM_ENABLED 0
+#endif
+#if  PDM_ENABLED
+// <o> PDM_CONFIG_MODE  - Mode
+
+// <0=> Stereo
+// <1=> Mono
+
+#ifndef PDM_CONFIG_MODE
+#define PDM_CONFIG_MODE 1
+#endif
+
+// <o> PDM_CONFIG_EDGE  - Edge
+
+// <0=> Left falling
+// <1=> Left rising
+
+#ifndef PDM_CONFIG_EDGE
+#define PDM_CONFIG_EDGE 0
+#endif
+
+// <o> PDM_CONFIG_CLOCK_FREQ  - Clock frequency
+
+// <134217728=> 1000k
+// <138412032=> 1032k (default)
+// <142606336=> 1067k
+
+#ifndef PDM_CONFIG_CLOCK_FREQ
+#define PDM_CONFIG_CLOCK_FREQ 138412032
+#endif
+
+// <o> PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PDM_CONFIG_IRQ_PRIORITY
+#define PDM_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PDM_CONFIG_LOG_ENABLED
+#define PDM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PDM_CONFIG_LOG_ENABLED
+// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PDM_CONFIG_LOG_LEVEL
+#define PDM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_INFO_COLOR
+#define PDM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_DEBUG_COLOR
+#define PDM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PDM_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PDM_ENABLED
+// </e>
+
+// <e> PERIPHERAL_RESOURCE_SHARING_ENABLED - nrf_drv_common - Peripheral drivers common module
+//==========================================================
+#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
+#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
+#endif
+#if  PERIPHERAL_RESOURCE_SHARING_ENABLED
+// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMMON_CONFIG_LOG_ENABLED
+#define COMMON_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMMON_CONFIG_LOG_ENABLED
+// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMMON_CONFIG_LOG_LEVEL
+#define COMMON_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_INFO_COLOR
+#define COMMON_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_DEBUG_COLOR
+#define COMMON_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMMON_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PERIPHERAL_RESOURCE_SHARING_ENABLED
+// </e>
+
+// <e> POWER_ENABLED - nrf_drv_power - POWER peripheral driver
+//==========================================================
+#ifndef POWER_ENABLED
+#define POWER_ENABLED 0
+#endif
+#if  POWER_ENABLED
+// <o> POWER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef POWER_CONFIG_IRQ_PRIORITY
+#define POWER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCEN
+#define POWER_CONFIG_DEFAULT_DCDCEN 0
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCENHV
+#define POWER_CONFIG_DEFAULT_DCDCENHV 0
+#endif
+
+#endif //POWER_ENABLED
+// </e>
+
+// <e> PPI_ENABLED - nrf_drv_ppi - PPI peripheral driver
+//==========================================================
+#ifndef PPI_ENABLED
+#define PPI_ENABLED 0
+#endif
+#if  PPI_ENABLED
+// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PPI_CONFIG_LOG_ENABLED
+#define PPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  PPI_CONFIG_LOG_ENABLED
+// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PPI_CONFIG_LOG_LEVEL
+#define PPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_INFO_COLOR
+#define PPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_DEBUG_COLOR
+#define PPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PPI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PPI_ENABLED
+// </e>
+
+// <e> PWM_ENABLED - nrf_drv_pwm - PWM peripheral driver
+//==========================================================
+#ifndef PWM_ENABLED
+#define PWM_ENABLED 1
+#endif
+#if  PWM_ENABLED
+// <o> PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
+#define PWM_DEFAULT_CONFIG_OUT0_PIN 2
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
+#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
+#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
+#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 MHz
+
+#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
+#define PWM_DEFAULT_CONFIG_BASE_CLOCK 7
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
+
+// <0=> Up
+// <1=> Up and Down
+
+#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
+#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_TOP_VALUE - Top value
+#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
+#define PWM_DEFAULT_CONFIG_TOP_VALUE 46
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
+
+// <0=> Common
+// <1=> Grouped
+// <2=> Individual
+// <3=> Waveform
+
+#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
+#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
+
+// <0=> Auto
+// <1=> Triggered
+
+#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
+#define PWM_DEFAULT_CONFIG_STEP_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> PWM0_ENABLED  - Enable PWM0 instance
+
+
+#ifndef PWM0_ENABLED
+#define PWM0_ENABLED 1
+#endif
+
+// <q> PWM1_ENABLED  - Enable PWM1 instance
+
+
+#ifndef PWM1_ENABLED
+#define PWM1_ENABLED 0
+#endif
+
+// <q> PWM2_ENABLED  - Enable PWM2 instance
+
+
+#ifndef PWM2_ENABLED
+#define PWM2_ENABLED 0
+#endif
+
+// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PWM_CONFIG_LOG_ENABLED
+#define PWM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PWM_CONFIG_LOG_ENABLED
+// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PWM_CONFIG_LOG_LEVEL
+#define PWM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_INFO_COLOR
+#define PWM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_DEBUG_COLOR
+#define PWM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PWM_CONFIG_LOG_ENABLED
+// </e>
+
+// <e> PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED - Enables nRF52 Anomaly 109 workaround for PWM.
+
+// <i> The workaround uses interrupts to wake up the CPU and ensure
+// <i> it is active when PWM is about to start a DMA transfer. For
+// <i> initial transfer, done when a playback is started via PPI,
+// <i> a specific EGU instance is used to generate the interrupt.
+// <i> During the playback, the PWM interrupt triggered on SEQEND
+// <i> event of a preceding sequence is used to protect the transfer
+// <i> done for the next sequence to be played.
+//==========================================================
+#ifndef PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+#if  PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// <o> PWM_NRF52_ANOMALY_109_EGU_INSTANCE  - EGU instance used by the nRF52 Anomaly 109 workaround for PWM.
+
+// <0=> EGU0
+// <1=> EGU1
+// <2=> EGU2
+// <3=> EGU3
+// <4=> EGU4
+// <5=> EGU5
+
+#ifndef PWM_NRF52_ANOMALY_109_EGU_INSTANCE
+#define PWM_NRF52_ANOMALY_109_EGU_INSTANCE 5
+#endif
+
+#endif //PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// </e>
+
+#endif //PWM_ENABLED
+// </e>
+
+// <e> QDEC_ENABLED - nrf_drv_qdec - QDEC peripheral driver
+//==========================================================
+#ifndef QDEC_ENABLED
+#define QDEC_ENABLED 0
+#endif
+#if  QDEC_ENABLED
+// <o> QDEC_CONFIG_REPORTPER  - Report period
+
+// <0=> 10 Samples
+// <1=> 40 Samples
+// <2=> 80 Samples
+// <3=> 120 Samples
+// <4=> 160 Samples
+// <5=> 200 Samples
+// <6=> 240 Samples
+// <7=> 280 Samples
+
+#ifndef QDEC_CONFIG_REPORTPER
+#define QDEC_CONFIG_REPORTPER 0
+#endif
+
+// <o> QDEC_CONFIG_SAMPLEPER  - Sample period
+
+// <0=> 128 us
+// <1=> 256 us
+// <2=> 512 us
+// <3=> 1024 us
+// <4=> 2048 us
+// <5=> 4096 us
+// <6=> 8192 us
+// <7=> 16384 us
+
+#ifndef QDEC_CONFIG_SAMPLEPER
+#define QDEC_CONFIG_SAMPLEPER 7
+#endif
+
+// <o> QDEC_CONFIG_PIO_A - A pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_A
+#define QDEC_CONFIG_PIO_A 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_B - B pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_B
+#define QDEC_CONFIG_PIO_B 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_LED - LED pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_LED
+#define QDEC_CONFIG_PIO_LED 31
+#endif
+
+// <o> QDEC_CONFIG_LEDPRE - LED pre
+#ifndef QDEC_CONFIG_LEDPRE
+#define QDEC_CONFIG_LEDPRE 511
+#endif
+
+// <o> QDEC_CONFIG_LEDPOL  - LED polarity
+
+// <0=> Active low
+// <1=> Active high
+
+#ifndef QDEC_CONFIG_LEDPOL
+#define QDEC_CONFIG_LEDPOL 1
+#endif
+
+// <q> QDEC_CONFIG_DBFEN  - Debouncing enable
+
+
+#ifndef QDEC_CONFIG_DBFEN
+#define QDEC_CONFIG_DBFEN 0
+#endif
+
+// <q> QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
+
+
+#ifndef QDEC_CONFIG_SAMPLE_INTEN
+#define QDEC_CONFIG_SAMPLE_INTEN 0
+#endif
+
+// <o> QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef QDEC_CONFIG_IRQ_PRIORITY
+#define QDEC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef QDEC_CONFIG_LOG_ENABLED
+#define QDEC_CONFIG_LOG_ENABLED 0
+#endif
+#if  QDEC_CONFIG_LOG_ENABLED
+// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef QDEC_CONFIG_LOG_LEVEL
+#define QDEC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_INFO_COLOR
+#define QDEC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_DEBUG_COLOR
+#define QDEC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //QDEC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //QDEC_ENABLED
+// </e>
+
+// <e> RNG_ENABLED - nrf_drv_rng - RNG peripheral driver
+//==========================================================
+#ifndef RNG_ENABLED
+#define RNG_ENABLED 0
+#endif
+#if  RNG_ENABLED
+// <q> RNG_CONFIG_ERROR_CORRECTION  - Error correction
+
+
+#ifndef RNG_CONFIG_ERROR_CORRECTION
+#define RNG_CONFIG_ERROR_CORRECTION 0
+#endif
+
+// <o> RNG_CONFIG_POOL_SIZE - Pool size
+#ifndef RNG_CONFIG_POOL_SIZE
+#define RNG_CONFIG_POOL_SIZE 32
+#endif
+
+// <o> RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RNG_CONFIG_IRQ_PRIORITY
+#define RNG_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RNG_CONFIG_LOG_ENABLED
+#define RNG_CONFIG_LOG_ENABLED 0
+#endif
+#if  RNG_CONFIG_LOG_ENABLED
+// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RNG_CONFIG_LOG_LEVEL
+#define RNG_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_INFO_COLOR
+#define RNG_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_DEBUG_COLOR
+#define RNG_CONFIG_DEBUG_COLOR 0
+#endif
+
+// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
+
+
+#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
+#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
+#endif
+
+#endif //RNG_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RNG_ENABLED
+// </e>
+
+// <e> RTC_ENABLED - nrf_drv_rtc - RTC peripheral driver
+//==========================================================
+#ifndef RTC_ENABLED
+#define RTC_ENABLED 0
+#endif
+#if  RTC_ENABLED
+// <o> RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768>
+
+
+#ifndef RTC_DEFAULT_CONFIG_FREQUENCY
+#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
+#endif
+
+// <q> RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
+
+
+#ifndef RTC_DEFAULT_CONFIG_RELIABLE
+#define RTC_DEFAULT_CONFIG_RELIABLE 0
+#endif
+
+// <o> RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RTC_DEFAULT_CONFIG_IRQ_PRIORITY
+#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> RTC0_ENABLED  - Enable RTC0 instance
+
+
+#ifndef RTC0_ENABLED
+#define RTC0_ENABLED 0
+#endif
+
+// <q> RTC1_ENABLED  - Enable RTC1 instance
+
+
+#ifndef RTC1_ENABLED
+#define RTC1_ENABLED 0
+#endif
+
+// <q> RTC2_ENABLED  - Enable RTC2 instance
+
+
+#ifndef RTC2_ENABLED
+#define RTC2_ENABLED 0
+#endif
+
+// <o> NRF_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt
+#ifndef NRF_MAXIMUM_LATENCY_US
+#define NRF_MAXIMUM_LATENCY_US 2000
+#endif
+
+// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RTC_CONFIG_LOG_ENABLED
+#define RTC_CONFIG_LOG_ENABLED 0
+#endif
+#if  RTC_CONFIG_LOG_ENABLED
+// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RTC_CONFIG_LOG_LEVEL
+#define RTC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_INFO_COLOR
+#define RTC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_DEBUG_COLOR
+#define RTC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //RTC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RTC_ENABLED
+// </e>
+
+// <e> SAADC_ENABLED - nrf_drv_saadc - SAADC peripheral driver
+//==========================================================
+#ifndef SAADC_ENABLED
+#define SAADC_ENABLED 1
+#endif
+#if  SAADC_ENABLED
+// <o> SAADC_CONFIG_RESOLUTION  - Resolution
+
+// <0=> 8 bit
+// <1=> 10 bit
+// <2=> 12 bit
+// <3=> 14 bit
+
+#ifndef SAADC_CONFIG_RESOLUTION
+#define SAADC_CONFIG_RESOLUTION 2
+#endif
+
+// <o> SAADC_CONFIG_OVERSAMPLE  - Sample period
+
+// <0=> Disabled
+// <1=> 2x
+// <2=> 4x
+// <3=> 8x
+// <4=> 16x
+// <5=> 32x
+// <6=> 64x
+// <7=> 128x
+// <8=> 256x
+
+#ifndef SAADC_CONFIG_OVERSAMPLE
+#define SAADC_CONFIG_OVERSAMPLE 0
+#endif
+
+// <q> SAADC_CONFIG_LP_MODE  - Enabling low power mode
+
+
+#ifndef SAADC_CONFIG_LP_MODE
+#define SAADC_CONFIG_LP_MODE 0
+#endif
+
+// <o> SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SAADC_CONFIG_IRQ_PRIORITY
+#define SAADC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SAADC_CONFIG_LOG_ENABLED
+#define SAADC_CONFIG_LOG_ENABLED 0
+#endif
+#if  SAADC_CONFIG_LOG_ENABLED
+// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SAADC_CONFIG_LOG_LEVEL
+#define SAADC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_INFO_COLOR
+#define SAADC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_DEBUG_COLOR
+#define SAADC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SAADC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //SAADC_ENABLED
+// </e>
+
+// <e> SPIS_ENABLED - nrf_drv_spis - SPI Slave driver
+//==========================================================
+#ifndef SPIS_ENABLED
+#define SPIS_ENABLED 0
+#endif
+#if  SPIS_ENABLED
+// <o> SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> SPIS_DEFAULT_MODE  - Mode
+
+// <0=> MODE_0
+// <1=> MODE_1
+// <2=> MODE_2
+// <3=> MODE_3
+
+#ifndef SPIS_DEFAULT_MODE
+#define SPIS_DEFAULT_MODE 0
+#endif
+
+// <o> SPIS_DEFAULT_BIT_ORDER  - SPIS default bit order
+
+// <0=> MSB first
+// <1=> LSB first
+
+#ifndef SPIS_DEFAULT_BIT_ORDER
+#define SPIS_DEFAULT_BIT_ORDER 0
+#endif
+
+// <o> SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_DEF
+#define SPIS_DEFAULT_DEF 255
+#endif
+
+// <o> SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_ORC
+#define SPIS_DEFAULT_ORC 255
+#endif
+
+// <q> SPIS0_ENABLED  - Enable SPIS0 instance
+
+
+#ifndef SPIS0_ENABLED
+#define SPIS0_ENABLED 0
+#endif
+
+// <q> SPIS1_ENABLED  - Enable SPIS1 instance
+
+
+#ifndef SPIS1_ENABLED
+#define SPIS1_ENABLED 0
+#endif
+
+// <q> SPIS2_ENABLED  - Enable SPIS2 instance
+
+
+#ifndef SPIS2_ENABLED
+#define SPIS2_ENABLED 0
+#endif
+
+// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPIS_CONFIG_LOG_ENABLED
+#define SPIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPIS_CONFIG_LOG_ENABLED
+// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPIS_CONFIG_LOG_LEVEL
+#define SPIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_INFO_COLOR
+#define SPIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_DEBUG_COLOR
+#define SPIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPIS_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 Anomaly 109 workaround for SPIS.
+
+
+// <i> The workaround uses a GPIOTE channel to generate interrupts
+// <i> on falling edges detected on the CSN line. This will make
+// <i> the CPU active for the moment when SPIS starts DMA transfers,
+// <i> and this way the transfers will be protected.
+// <i> This workaround uses GPIOTE driver, so this driver must be
+// <i> enabled as well.
+
+#ifndef SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPIS_ENABLED
+// </e>
+
+// <e> SPI_ENABLED - nrf_drv_spi - SPI/SPIM peripheral driver
+//==========================================================
+#ifndef SPI_ENABLED
+#define SPI_ENABLED 0
+#endif
+#if  SPI_ENABLED
+// <o> SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SPI0_ENABLED - Enable SPI0 instance
+//==========================================================
+#ifndef SPI0_ENABLED
+#define SPI0_ENABLED 0
+#endif
+#if  SPI0_ENABLED
+// <q> SPI0_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI0_USE_EASY_DMA
+#define SPI0_USE_EASY_DMA 1
+#endif
+
+// <o> SPI0_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI0_DEFAULT_FREQUENCY
+#define SPI0_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI0_ENABLED
+// </e>
+
+// <e> SPI1_ENABLED - Enable SPI1 instance
+//==========================================================
+#ifndef SPI1_ENABLED
+#define SPI1_ENABLED 0
+#endif
+#if  SPI1_ENABLED
+// <q> SPI1_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI1_USE_EASY_DMA
+#define SPI1_USE_EASY_DMA 1
+#endif
+
+// <o> SPI1_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI1_DEFAULT_FREQUENCY
+#define SPI1_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI1_ENABLED
+// </e>
+
+// <e> SPI2_ENABLED - Enable SPI2 instance
+//==========================================================
+#ifndef SPI2_ENABLED
+#define SPI2_ENABLED 0
+#endif
+#if  SPI2_ENABLED
+// <q> SPI2_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI2_USE_EASY_DMA
+#define SPI2_USE_EASY_DMA 1
+#endif
+
+// <q> SPI2_DEFAULT_FREQUENCY  - Use EasyDMA
+
+
+#ifndef SPI2_DEFAULT_FREQUENCY
+#define SPI2_DEFAULT_FREQUENCY 1
+#endif
+
+#endif //SPI2_ENABLED
+// </e>
+
+// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPI_CONFIG_LOG_ENABLED
+#define SPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPI_CONFIG_LOG_ENABLED
+// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPI_CONFIG_LOG_LEVEL
+#define SPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_INFO_COLOR
+#define SPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_DEBUG_COLOR
+#define SPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for SPIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> a start event of zero-length transmission to start the clock. This
+// <i> ensures that the DMA transfer will be executed without issues and
+// <i> that the proper transfer will be started. See more in the Errata
+// <i> document or Anomaly 109 Addendum located at
+// <i> https://infocenter.nordicsemi.com/
+
+#ifndef SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPI_ENABLED
+// </e>
+
+// <e> TIMER_ENABLED - nrf_drv_timer - TIMER periperal driver
+//==========================================================
+#ifndef TIMER_ENABLED
+#define TIMER_ENABLED 0
+#endif
+#if  TIMER_ENABLED
+// <o> TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 kHz
+// <8=> 62.5 kHz
+// <9=> 31.25 kHz
+
+#ifndef TIMER_DEFAULT_CONFIG_FREQUENCY
+#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
+
+// <0=> Timer
+// <1=> Counter
+
+#ifndef TIMER_DEFAULT_CONFIG_MODE
+#define TIMER_DEFAULT_CONFIG_MODE 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
+
+// <0=> 16 bit
+// <1=> 8 bit
+// <2=> 24 bit
+// <3=> 32 bit
+
+#ifndef TIMER_DEFAULT_CONFIG_BIT_WIDTH
+#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TIMER0_ENABLED  - Enable TIMER0 instance
+
+
+#ifndef TIMER0_ENABLED
+#define TIMER0_ENABLED 0
+#endif
+
+// <q> TIMER1_ENABLED  - Enable TIMER1 instance
+
+
+#ifndef TIMER1_ENABLED
+#define TIMER1_ENABLED 0
+#endif
+
+// <q> TIMER2_ENABLED  - Enable TIMER2 instance
+
+
+#ifndef TIMER2_ENABLED
+#define TIMER2_ENABLED 0
+#endif
+
+// <q> TIMER3_ENABLED  - Enable TIMER3 instance
+
+
+#ifndef TIMER3_ENABLED
+#define TIMER3_ENABLED 0
+#endif
+
+// <q> TIMER4_ENABLED  - Enable TIMER4 instance
+
+
+#ifndef TIMER4_ENABLED
+#define TIMER4_ENABLED 0
+#endif
+
+// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TIMER_CONFIG_LOG_ENABLED
+#define TIMER_CONFIG_LOG_ENABLED 0
+#endif
+#if  TIMER_CONFIG_LOG_ENABLED
+// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TIMER_CONFIG_LOG_LEVEL
+#define TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_INFO_COLOR
+#define TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_DEBUG_COLOR
+#define TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TIMER_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TIMER_ENABLED
+// </e>
+
+// <e> TWIS_ENABLED - nrf_drv_twis - TWIS peripheral driver
+//==========================================================
+#ifndef TWIS_ENABLED
+#define TWIS_ENABLED 0
+#endif
+#if  TWIS_ENABLED
+// <o> TWIS_DEFAULT_CONFIG_ADDR0 - Address0
+#ifndef TWIS_DEFAULT_CONFIG_ADDR0
+#define TWIS_DEFAULT_CONFIG_ADDR0 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_ADDR1 - Address1
+#ifndef TWIS_DEFAULT_CONFIG_ADDR1
+#define TWIS_DEFAULT_CONFIG_ADDR1 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
+#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
+#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TWIS0_ENABLED  - Enable TWIS0 instance
+
+
+#ifndef TWIS0_ENABLED
+#define TWIS0_ENABLED 0
+#endif
+
+// <q> TWIS1_ENABLED  - Enable TWIS1 instance
+
+
+#ifndef TWIS1_ENABLED
+#define TWIS1_ENABLED 0
+#endif
+
+// <q> TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
+
+
+// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
+
+#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
+#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
+#endif
+
+// <q> TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
+
+
+// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
+
+#ifndef TWIS_NO_SYNC_MODE
+#define TWIS_NO_SYNC_MODE 0
+#endif
+
+// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWIS_CONFIG_LOG_ENABLED
+#define TWIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWIS_CONFIG_LOG_ENABLED
+// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWIS_CONFIG_LOG_LEVEL
+#define TWIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_INFO_COLOR
+#define TWIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_DEBUG_COLOR
+#define TWIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWIS_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TWIS_ENABLED
+// </e>
+
+// <e> TWI_ENABLED - nrf_drv_twi - TWI/TWIM peripheral driver
+//==========================================================
+#ifndef TWI_ENABLED
+#define TWI_ENABLED 0
+#endif
+#if  TWI_ENABLED
+// <o> TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
+
+// <26738688=> 100k
+// <67108864=> 250k
+// <104857600=> 400k
+
+#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
+#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_CLR_BUS_INIT  - Enables bus clearing procedure during init
+
+
+#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
+#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+
+
+#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> TWI0_ENABLED - Enable TWI0 instance
+//==========================================================
+#ifndef TWI0_ENABLED
+#define TWI0_ENABLED 0
+#endif
+#if  TWI0_ENABLED
+// <q> TWI0_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI0_USE_EASY_DMA
+#define TWI0_USE_EASY_DMA 0
+#endif
+
+#endif //TWI0_ENABLED
+// </e>
+
+// <e> TWI1_ENABLED - Enable TWI1 instance
+//==========================================================
+#ifndef TWI1_ENABLED
+#define TWI1_ENABLED 0
+#endif
+#if  TWI1_ENABLED
+// <q> TWI1_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI1_USE_EASY_DMA
+#define TWI1_USE_EASY_DMA 0
+#endif
+
+#endif //TWI1_ENABLED
+// </e>
+
+// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWI_CONFIG_LOG_ENABLED
+#define TWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWI_CONFIG_LOG_ENABLED
+// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWI_CONFIG_LOG_LEVEL
+#define TWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_INFO_COLOR
+#define TWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_DEBUG_COLOR
+#define TWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for TWIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> the start event of zero-frequency transmission, clear the
+// <i> peripheral, set desired frequency, start the peripheral, and
+// <i> the proper transmission. See more in the Errata document or
+// <i> Anomaly 109 Addendum located at https://infocenter.nordicsemi.com/
+
+#ifndef TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //TWI_ENABLED
+// </e>
+
+// <e> UART_ENABLED - nrf_drv_uart - UART/UARTE peripheral driver
+//==========================================================
+#ifndef UART_ENABLED
+#define UART_ENABLED 1
+#endif
+#if  UART_ENABLED
+// <o> UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef UART_DEFAULT_CONFIG_HWFC
+#define UART_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_PARITY  - Parity
+
+// <0=> Excluded
+// <14=> Included
+
+#ifndef UART_DEFAULT_CONFIG_PARITY
+#define UART_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef UART_DEFAULT_CONFIG_BAUDRATE
+#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
+#endif
+
+// <o> UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef UART_DEFAULT_CONFIG_IRQ_PRIORITY
+#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> UART_EASY_DMA_SUPPORT  - Driver supporting EasyDMA
+
+
+#ifndef UART_EASY_DMA_SUPPORT
+#define UART_EASY_DMA_SUPPORT 0
+#endif
+
+// <q> UART_LEGACY_SUPPORT  - Driver supporting Legacy mode
+
+
+#ifndef UART_LEGACY_SUPPORT
+#define UART_LEGACY_SUPPORT 1
+#endif
+
+// <e> UART0_ENABLED - Enable UART0 instance
+//==========================================================
+#ifndef UART0_ENABLED
+#define UART0_ENABLED 1
+#endif
+#if  UART0_ENABLED
+// <q> UART0_CONFIG_USE_EASY_DMA  - Default setting for using EasyDMA
+
+
+#ifndef UART0_CONFIG_USE_EASY_DMA
+#define UART0_CONFIG_USE_EASY_DMA 0
+#endif
+
+#endif //UART0_ENABLED
+// </e>
+
+// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef UART_CONFIG_LOG_ENABLED
+#define UART_CONFIG_LOG_ENABLED 0
+#endif
+#if  UART_CONFIG_LOG_ENABLED
+// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef UART_CONFIG_LOG_LEVEL
+#define UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_INFO_COLOR
+#define UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_DEBUG_COLOR
+#define UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //UART_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //UART_ENABLED
+// </e>
+
+// <e> USBD_ENABLED - nrf_drv_usbd - USB driver
+//==========================================================
+#ifndef USBD_ENABLED
+#define USBD_ENABLED 0
+#endif
+#if  USBD_ENABLED
+// <o> USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef USBD_CONFIG_IRQ_PRIORITY
+#define USBD_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> NRF_DRV_USBD_DMASCHEDULER_MODE  - USBD SMA scheduler working scheme
+
+// <0=> Prioritized access
+// <1=> Round Robin
+
+#ifndef NRF_DRV_USBD_DMASCHEDULER_MODE
+#define NRF_DRV_USBD_DMASCHEDULER_MODE 0
+#endif
+
+// <q> NRF_USBD_DRV_LOG_ENABLED  - Enable logging
+
+
+#ifndef NRF_USBD_DRV_LOG_ENABLED
+#define NRF_USBD_DRV_LOG_ENABLED 0
+#endif
+
+#endif //USBD_ENABLED
+// </e>
+
+// <e> WDT_ENABLED - nrf_drv_wdt - WDT peripheral driver
+//==========================================================
+#ifndef WDT_ENABLED
+#define WDT_ENABLED 0
+#endif
+#if  WDT_ENABLED
+// <o> WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
+
+// <1=> Run in SLEEP, Pause in HALT
+// <8=> Pause in SLEEP, Run in HALT
+// <9=> Run in SLEEP and HALT
+// <0=> Pause in SLEEP and HALT
+
+#ifndef WDT_CONFIG_BEHAVIOUR
+#define WDT_CONFIG_BEHAVIOUR 1
+#endif
+
+// <o> WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295>
+
+
+#ifndef WDT_CONFIG_RELOAD_VALUE
+#define WDT_CONFIG_RELOAD_VALUE 2000
+#endif
+
+// <o> WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef WDT_CONFIG_IRQ_PRIORITY
+#define WDT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef WDT_CONFIG_LOG_ENABLED
+#define WDT_CONFIG_LOG_ENABLED 0
+#endif
+#if  WDT_CONFIG_LOG_ENABLED
+// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef WDT_CONFIG_LOG_LEVEL
+#define WDT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_INFO_COLOR
+#define WDT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_DEBUG_COLOR
+#define WDT_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //WDT_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //WDT_ENABLED
+// </e>
+
+// </h>
+//==========================================================
+
+// <h> nRF_Libraries
+
+//==========================================================
+// <q> APP_FIFO_ENABLED  - app_fifo - Software FIFO implementation
+
+
+#ifndef APP_FIFO_ENABLED
+#define APP_FIFO_ENABLED 1
+#endif
+
+// <q> APP_GPIOTE_ENABLED  - app_gpiote - GPIOTE events dispatcher
+
+
+#ifndef APP_GPIOTE_ENABLED
+#define APP_GPIOTE_ENABLED 0
+#endif
+
+// <q> APP_PWM_ENABLED  - app_pwm - PWM functionality
+
+
+#ifndef APP_PWM_ENABLED
+#define APP_PWM_ENABLED 0
+#endif
+
+// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
+//==========================================================
+#ifndef APP_SCHEDULER_ENABLED
+#define APP_SCHEDULER_ENABLED 1
+#endif
+#if  APP_SCHEDULER_ENABLED
+// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
+
+
+#ifndef APP_SCHEDULER_WITH_PAUSE
+#define APP_SCHEDULER_WITH_PAUSE 0
+#endif
+
+// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
+
+
+#ifndef APP_SCHEDULER_WITH_PROFILER
+#define APP_SCHEDULER_WITH_PROFILER 0
+#endif
+
+#endif //APP_SCHEDULER_ENABLED
+// </e>
+
+// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
+//==========================================================
+#ifndef APP_TIMER_ENABLED
+#define APP_TIMER_ENABLED 1
+#endif
+#if  APP_TIMER_ENABLED
+// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
+
+// <0=> 32768 Hz
+// <1=> 16384 Hz
+// <3=> 8192 Hz
+// <7=> 4096 Hz
+// <15=> 2048 Hz
+// <31=> 1024 Hz
+
+#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
+#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
+#endif
+
+// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
+#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue.
+// <i> Size of the queue depends on how many timers are used
+// <i> in the system, how often timers are started and overall
+// <i> system latency. If queue size is too small app_timer calls
+// <i> will fail.
+
+#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
+#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
+#endif
+
+// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
+
+
+#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
+#define APP_TIMER_CONFIG_USE_SCHEDULER 0
+#endif
+
+// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
+
+
+#ifndef APP_TIMER_WITH_PROFILER
+#define APP_TIMER_WITH_PROFILER 0
+#endif
+
+// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
+
+
+// <i> If option is enabled RTC is kept running even if there is no active timers.
+// <i> This option can be used when app_timer is used for timestamping.
+
+#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
+#define APP_TIMER_KEEPS_RTC_ACTIVE 0
+#endif
+
+// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
+
+// <0=> 0
+// <1=> 1
+
+#ifndef APP_TIMER_CONFIG_SWI_NUMBER
+#define APP_TIMER_CONFIG_SWI_NUMBER 0
+#endif
+
+#endif //APP_TIMER_ENABLED
+// </e>
+
+// <q> APP_TWI_ENABLED  - app_twi - TWI transaction manager
+
+
+#ifndef APP_TWI_ENABLED
+#define APP_TWI_ENABLED 0
+#endif
+
+// <e> APP_UART_ENABLED - app_uart - UART driver
+//==========================================================
+#ifndef APP_UART_ENABLED
+#define APP_UART_ENABLED 1
+#endif
+#if  APP_UART_ENABLED
+// <o> APP_UART_DRIVER_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef APP_UART_DRIVER_INSTANCE
+#define APP_UART_DRIVER_INSTANCE 0
+#endif
+
+#endif //APP_UART_ENABLED
+// </e>
+
+// <q> APP_USBD_CLASS_AUDIO_ENABLED  - app_usbd_audio - USB AUDIO class
+
+
+#ifndef APP_USBD_CLASS_AUDIO_ENABLED
+#define APP_USBD_CLASS_AUDIO_ENABLED 0
+#endif
+
+// <q> APP_USBD_CLASS_HID_ENABLED  - app_usbd_hid - USB HID class
+
+
+#ifndef APP_USBD_CLASS_HID_ENABLED
+#define APP_USBD_CLASS_HID_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_GENERIC_ENABLED  - app_usbd_hid_generic - USB HID generic
+
+
+#ifndef APP_USBD_HID_GENERIC_ENABLED
+#define APP_USBD_HID_GENERIC_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_KBD_ENABLED  - app_usbd_hid_kbd - USB HID keyboard
+
+
+#ifndef APP_USBD_HID_KBD_ENABLED
+#define APP_USBD_HID_KBD_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_MOUSE_ENABLED  - app_usbd_hid_mouse - USB HID mouse
+
+
+#ifndef APP_USBD_HID_MOUSE_ENABLED
+#define APP_USBD_HID_MOUSE_ENABLED 0
+#endif
+
+// <q> BUTTON_ENABLED  - app_button - buttons handling module
+
+
+#ifndef BUTTON_ENABLED
+#define BUTTON_ENABLED 1
+#endif
+
+// <q> CRC16_ENABLED  - crc16 - CRC16 calculation routines
+
+
+#ifndef CRC16_ENABLED
+#define CRC16_ENABLED 0
+#endif
+
+// <q> CRC32_ENABLED  - crc32 - CRC32 calculation routines
+
+
+#ifndef CRC32_ENABLED
+#define CRC32_ENABLED 0
+#endif
+
+// <q> ECC_ENABLED  - ecc - Elliptic Curve Cryptography Library
+
+
+#ifndef ECC_ENABLED
+#define ECC_ENABLED 0
+#endif
+
+// <e> FDS_ENABLED - fds - Flash data storage module
+//==========================================================
+#ifndef FDS_ENABLED
+#define FDS_ENABLED 0
+#endif
+#if  FDS_ENABLED
+// <o> FDS_OP_QUEUE_SIZE - Size of the internal queue.
+#ifndef FDS_OP_QUEUE_SIZE
+#define FDS_OP_QUEUE_SIZE 4
+#endif
+
+// <o> FDS_CHUNK_QUEUE_SIZE - Determines how many @ref fds_record_chunk_t structures can be buffered at any time.
+#ifndef FDS_CHUNK_QUEUE_SIZE
+#define FDS_CHUNK_QUEUE_SIZE 8
+#endif
+
+// <o> FDS_MAX_USERS - Maximum number of callbacks that can be registered.
+#ifndef FDS_MAX_USERS
+#define FDS_MAX_USERS 8
+#endif
+
+// <o> FDS_VIRTUAL_PAGES - Number of virtual flash pages to use.
+// <i> One of the virtual pages is reserved by the system for garbage collection.
+// <i> Therefore, the minimum is two virtual pages: one page to store data and
+// <i> one page to be used by the system for garbage collection. The total amount
+// <i> of flash memory that is used by FDS amounts to @ref FDS_VIRTUAL_PAGES
+// <i> @ref FDS_VIRTUAL_PAGE_SIZE * 4 bytes.
+
+#ifndef FDS_VIRTUAL_PAGES
+#define FDS_VIRTUAL_PAGES 3
+#endif
+
+// <o> FDS_VIRTUAL_PAGE_SIZE  - The size of a virtual page of flash memory, expressed in number of 4-byte words.
+
+
+// <i> By default, a virtual page is the same size as a physical page.
+// <i> The size of a virtual page must be a multiple of the size of a physical page.
+// <1024=> 1024
+// <2048=> 2048
+
+#ifndef FDS_VIRTUAL_PAGE_SIZE
+#define FDS_VIRTUAL_PAGE_SIZE 1024
+#endif
+
+#endif //FDS_ENABLED
+// </e>
+
+// <e> FSTORAGE_ENABLED - fstorage - Flash storage module
+//==========================================================
+#ifndef FSTORAGE_ENABLED
+#define FSTORAGE_ENABLED 1
+#endif
+#if  FSTORAGE_ENABLED
+// <o> FS_QUEUE_SIZE - Configures the size of the internal queue.
+// <i> Increase this if there are many users, or if it is likely that many
+// <i> operation will be queued at once without waiting for the previous operations
+// <i> to complete. In general, increase the queue size if you frequently receive
+// <i> @ref FS_ERR_QUEUE_FULL errors when calling @ref fs_store or @ref fs_erase.
+
+#ifndef FS_QUEUE_SIZE
+#define FS_QUEUE_SIZE 4
+#endif
+
+// <o> FS_OP_MAX_RETRIES - Number attempts to execute an operation if the SoftDevice fails.
+// <i> Increase this value if events return the @ref FS_ERR_OPERATION_TIMEOUT
+// <i> error often. The SoftDevice may fail to schedule flash access due to high BLE activity.
+
+#ifndef FS_OP_MAX_RETRIES
+#define FS_OP_MAX_RETRIES 3
+#endif
+
+// <o> FS_MAX_WRITE_SIZE_WORDS - Maximum number of words to be written to flash in a single operation.
+// <i> Tweaking this value can increase the chances of the SoftDevice being
+// <i> able to fit flash operations in between radio activity. This value is bound by the
+// <i> maximum number of words which the SoftDevice can write to flash in a single call to
+// <i> @ref sd_flash_write, which is 256 words for nRF51 ICs and 1024 words for nRF52 ICs.
+
+#ifndef FS_MAX_WRITE_SIZE_WORDS
+#define FS_MAX_WRITE_SIZE_WORDS 1024
+#endif
+
+#endif //FSTORAGE_ENABLED
+// </e>
+
+// <q> HARDFAULT_HANDLER_ENABLED  - hardfault_default - HardFault default handler for debugging and release
+
+
+#ifndef HARDFAULT_HANDLER_ENABLED
+#define HARDFAULT_HANDLER_ENABLED 0
+#endif
+
+// <e> HCI_MEM_POOL_ENABLED - hci_mem_pool - memory pool implementation used by HCI
+//==========================================================
+#ifndef HCI_MEM_POOL_ENABLED
+#define HCI_MEM_POOL_ENABLED 0
+#endif
+#if  HCI_MEM_POOL_ENABLED
+// <o> HCI_TX_BUF_SIZE - TX buffer size in bytes.
+#ifndef HCI_TX_BUF_SIZE
+#define HCI_TX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_SIZE - RX buffer size in bytes.
+#ifndef HCI_RX_BUF_SIZE
+#define HCI_RX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_QUEUE_SIZE - RX buffer queue size.
+#ifndef HCI_RX_BUF_QUEUE_SIZE
+#define HCI_RX_BUF_QUEUE_SIZE 4
+#endif
+
+#endif //HCI_MEM_POOL_ENABLED
+// </e>
+
+// <e> HCI_SLIP_ENABLED - hci_slip - SLIP protocol implementation used by HCI
+//==========================================================
+#ifndef HCI_SLIP_ENABLED
+#define HCI_SLIP_ENABLED 0
+#endif
+#if  HCI_SLIP_ENABLED
+// <o> HCI_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef HCI_UART_BAUDRATE
+#define HCI_UART_BAUDRATE 30801920
+#endif
+
+// <o> HCI_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef HCI_UART_FLOW_CONTROL
+#define HCI_UART_FLOW_CONTROL 0
+#endif
+
+// <o> HCI_UART_RX_PIN - UART RX pin
+#ifndef HCI_UART_RX_PIN
+#define HCI_UART_RX_PIN 8
+#endif
+
+// <o> HCI_UART_TX_PIN - UART TX pin
+#ifndef HCI_UART_TX_PIN
+#define HCI_UART_TX_PIN 6
+#endif
+
+// <o> HCI_UART_RTS_PIN - UART RTS pin
+#ifndef HCI_UART_RTS_PIN
+#define HCI_UART_RTS_PIN 5
+#endif
+
+// <o> HCI_UART_CTS_PIN - UART CTS pin
+#ifndef HCI_UART_CTS_PIN
+#define HCI_UART_CTS_PIN 7
+#endif
+
+#endif //HCI_SLIP_ENABLED
+// </e>
+
+// <e> HCI_TRANSPORT_ENABLED - hci_transport - HCI transport
+//==========================================================
+#ifndef HCI_TRANSPORT_ENABLED
+#define HCI_TRANSPORT_ENABLED 0
+#endif
+#if  HCI_TRANSPORT_ENABLED
+// <o> HCI_MAX_PACKET_SIZE_IN_BITS - Maximum size of a single application packet in bits.
+#ifndef HCI_MAX_PACKET_SIZE_IN_BITS
+#define HCI_MAX_PACKET_SIZE_IN_BITS 8000
+#endif
+
+#endif //HCI_TRANSPORT_ENABLED
+// </e>
+
+// <q> LED_SOFTBLINK_ENABLED  - led_softblink - led_softblink module
+
+
+#ifndef LED_SOFTBLINK_ENABLED
+#define LED_SOFTBLINK_ENABLED 0
+#endif
+
+// <q> LOW_POWER_PWM_ENABLED  - low_power_pwm - low_power_pwm module
+
+
+#ifndef LOW_POWER_PWM_ENABLED
+#define LOW_POWER_PWM_ENABLED 0
+#endif
+
+// <e> MEM_MANAGER_ENABLED - mem_manager - Dynamic memory allocator
+//==========================================================
+#ifndef MEM_MANAGER_ENABLED
+#define MEM_MANAGER_ENABLED 0
+#endif
+#if  MEM_MANAGER_ENABLED
+// <o> MEMORY_MANAGER_SMALL_BLOCK_COUNT - Size of each memory blocks identified as 'small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_SMALL_BLOCK_COUNT 1
+#endif
+
+// <o> MEMORY_MANAGER_SMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'small' block.
+// <i>  Size of each memory blocks identified as 'small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_SMALL_BLOCK_SIZE 32
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_COUNT - Size of each memory blocks identified as 'medium' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_COUNT
+#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_SIZE -  Size of each memory blocks identified as 'medium' block.
+// <i>  Size of each memory blocks identified as 'medium' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_SIZE
+#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_COUNT - Size of each memory blocks identified as 'large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_LARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'large' block.
+// <i>  Size of each memory blocks identified as 'large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_LARGE_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra large' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE 1320
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra large' block.
+// <i>  Size of each memory blocks identified as 'extra extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE 3444
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra small' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE 64
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra small' block.
+// <i>  Size of each memory blocks identified as 'extra extra small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE 32
+#endif
+
+// <q> MEM_MANAGER_ENABLE_LOGS  - Enable debug trace in the module.
+
+
+#ifndef MEM_MANAGER_ENABLE_LOGS
+#define MEM_MANAGER_ENABLE_LOGS 0
+#endif
+
+// <q> MEM_MANAGER_DISABLE_API_PARAM_CHECK  - Disable API parameter checks in the module.
+
+
+#ifndef MEM_MANAGER_DISABLE_API_PARAM_CHECK
+#define MEM_MANAGER_DISABLE_API_PARAM_CHECK 0
+#endif
+
+#endif //MEM_MANAGER_ENABLED
+// </e>
+
+// <e> NRF_CSENSE_ENABLED - nrf_csense - Capacitive sensor module
+//==========================================================
+#ifndef NRF_CSENSE_ENABLED
+#define NRF_CSENSE_ENABLED 0
+#endif
+#if  NRF_CSENSE_ENABLED
+// <o> NRF_CSENSE_PAD_HYSTERESIS - Minimum value of change required to determine that a pad was touched.
+#ifndef NRF_CSENSE_PAD_HYSTERESIS
+#define NRF_CSENSE_PAD_HYSTERESIS 15
+#endif
+
+// <o> NRF_CSENSE_PAD_DEVIATION - Minimum value measured on a pad required to take it into account while calculating the step.
+#ifndef NRF_CSENSE_PAD_DEVIATION
+#define NRF_CSENSE_PAD_DEVIATION 70
+#endif
+
+// <o> NRF_CSENSE_MIN_PAD_VALUE - Minimum normalized value on a pad required to take its value into account.
+#ifndef NRF_CSENSE_MIN_PAD_VALUE
+#define NRF_CSENSE_MIN_PAD_VALUE 20
+#endif
+
+// <o> NRF_CSENSE_MAX_PADS_NUMBER - Maximum number of pads used for one instance.
+#ifndef NRF_CSENSE_MAX_PADS_NUMBER
+#define NRF_CSENSE_MAX_PADS_NUMBER 20
+#endif
+
+// <o> NRF_CSENSE_MAX_VALUE - Maximum normalized value obtained from measurement.
+#ifndef NRF_CSENSE_MAX_VALUE
+#define NRF_CSENSE_MAX_VALUE 1000
+#endif
+
+// <o> NRF_CSENSE_OUTPUT_PIN - Output pin used by the low-level module.
+// <i> This is used when capacitive sensor does not use COMP.
+
+#ifndef NRF_CSENSE_OUTPUT_PIN
+#define NRF_CSENSE_OUTPUT_PIN 26
+#endif
+
+#endif //NRF_CSENSE_ENABLED
+// </e>
+
+// <e> NRF_DRV_CSENSE_ENABLED - nrf_drv_csense - Capacitive sensor low-level module
+//==========================================================
+#ifndef NRF_DRV_CSENSE_ENABLED
+#define NRF_DRV_CSENSE_ENABLED 0
+#endif
+#if  NRF_DRV_CSENSE_ENABLED
+// <e> USE_COMP - Use the comparator to implement the capacitive sensor driver.
+
+// <i> Due to Anomaly 84, COMP I_SOURCE is not functional. It has too high a varation.
+//==========================================================
+#ifndef USE_COMP
+#define USE_COMP 0
+#endif
+#if  USE_COMP
+// <o> TIMER0_FOR_CSENSE - First TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER0_FOR_CSENSE
+#define TIMER0_FOR_CSENSE 1
+#endif
+
+// <o> TIMER1_FOR_CSENSE - Second TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER1_FOR_CSENSE
+#define TIMER1_FOR_CSENSE 2
+#endif
+
+// <o> MEASUREMENT_PERIOD - Single measurement period.
+// <i> Time of a single measurement can be calculated as
+// <i> T = (1/2)*MEASUREMENT_PERIOD*(1/f_OSC) where f_OSC = I_SOURCE / (2C*(VUP-VDOWN) ).
+// <i> I_SOURCE, VUP, and VDOWN are values used to initialize COMP and C is the capacitance of the used pad.
+
+#ifndef MEASUREMENT_PERIOD
+#define MEASUREMENT_PERIOD 20
+#endif
+
+#endif //USE_COMP
+// </e>
+
+#endif //NRF_DRV_CSENSE_ENABLED
+// </e>
+
+// <q> NRF_QUEUE_ENABLED  - nrf_queue - Queue module
+
+
+#ifndef NRF_QUEUE_ENABLED
+#define NRF_QUEUE_ENABLED 0
+#endif
+
+// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
+
+
+#ifndef NRF_STRERROR_ENABLED
+#define NRF_STRERROR_ENABLED 1
+#endif
+
+// <q> RETARGET_ENABLED  - retarget - Retargeting stdio functions
+
+
+#ifndef RETARGET_ENABLED
+#define RETARGET_ENABLED 1
+#endif
+
+// <q> SLIP_ENABLED  - slip - SLIP encoding and decoding
+
+
+#ifndef SLIP_ENABLED
+#define SLIP_ENABLED 0
+#endif
+
+// <h> app_usbd_cdc_acm - USB CDC ACM class
+
+//==========================================================
+// <q> APP_USBD_CLASS_CDC_ACM_ENABLED  - Enabling USBD CDC ACM Class library
+
+
+#ifndef APP_USBD_CLASS_CDC_ACM_ENABLED
+#define APP_USBD_CLASS_CDC_ACM_ENABLED 0
+#endif
+
+// <q> APP_USBD_CDC_ACM_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_CDC_ACM_LOG_ENABLED
+#define APP_USBD_CDC_ACM_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> app_usbd_msc - USB MSC class
+
+//==========================================================
+// <q> APP_USBD_CLASS_MSC_ENABLED  - Enabling USBD MSC Class library
+
+
+#ifndef APP_USBD_CLASS_MSC_ENABLED
+#define APP_USBD_CLASS_MSC_ENABLED 0
+#endif
+
+// <q> APP_USBD_MSC_CLASS_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_MSC_CLASS_LOG_ENABLED
+#define APP_USBD_MSC_CLASS_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Log
+
+//==========================================================
+// <e> NRF_LOG_ENABLED - nrf_log - Logging
+//==========================================================
+#ifndef NRF_LOG_ENABLED
+#define NRF_LOG_ENABLED 0
+#endif
+#if  NRF_LOG_ENABLED
+// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
+//==========================================================
+#ifndef NRF_LOG_USES_COLORS
+#define NRF_LOG_USES_COLORS 0
+#endif
+#if  NRF_LOG_USES_COLORS
+// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_COLOR_DEFAULT
+#define NRF_LOG_COLOR_DEFAULT 0
+#endif
+
+// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_ERROR_COLOR
+#define NRF_LOG_ERROR_COLOR 0
+#endif
+
+// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_WARNING_COLOR
+#define NRF_LOG_WARNING_COLOR 0
+#endif
+
+#endif //NRF_LOG_USES_COLORS
+// </e>
+
+// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef NRF_LOG_DEFAULT_LEVEL
+#define NRF_LOG_DEFAULT_LEVEL 3
+#endif
+
+// <e> NRF_LOG_DEFERRED - Enable deffered logger.
+
+// <i> Log data is buffered and can be processed in idle.
+//==========================================================
+#ifndef NRF_LOG_DEFERRED
+#define NRF_LOG_DEFERRED 0
+#endif
+#if  NRF_LOG_DEFERRED
+// <o> NRF_LOG_DEFERRED_BUFSIZE - Size of the buffer for logs in words.
+// <i> Must be power of 2
+
+#ifndef NRF_LOG_DEFERRED_BUFSIZE
+#define NRF_LOG_DEFERRED_BUFSIZE 256
+#endif
+
+#endif //NRF_LOG_DEFERRED
+// </e>
+
+// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
+
+
+// <i> Function for getting the timestamp is provided by the user
+
+#ifndef NRF_LOG_USES_TIMESTAMP
+#define NRF_LOG_USES_TIMESTAMP 0
+#endif
+
+#endif //NRF_LOG_ENABLED
+// </e>
+
+// <h> nrf_log_backend - Logging sink
+
+//==========================================================
+// <o> NRF_LOG_BACKEND_MAX_STRING_LENGTH - Buffer for storing single output string
+// <i> Logger backend RAM usage is determined by this value.
+
+#ifndef NRF_LOG_BACKEND_MAX_STRING_LENGTH
+#define NRF_LOG_BACKEND_MAX_STRING_LENGTH 256
+#endif
+
+// <o> NRF_LOG_TIMESTAMP_DIGITS - Number of digits for timestamp
+// <i> If higher resolution timestamp source is used it might be needed to increase that
+
+#ifndef NRF_LOG_TIMESTAMP_DIGITS
+#define NRF_LOG_TIMESTAMP_DIGITS 8
+#endif
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_UART - If enabled data is printed over UART
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_UART
+#define NRF_LOG_BACKEND_SERIAL_USES_UART 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_UART
+// <o> NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE
+#define NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE 30801920
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_TX_PIN - UART TX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_TX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_TX_PIN 4
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RX_PIN - UART RX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RX_PIN 3
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN - UART RTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN 5
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN - UART CTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN 7
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL
+#define NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL 0
+#endif
+
+// <o> NRF_LOG_BACKEND_UART_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef NRF_LOG_BACKEND_UART_INSTANCE
+#define NRF_LOG_BACKEND_UART_INSTANCE 0
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_UART
+// </e>
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_RTT - If enabled data is printed using RTT
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_RTT
+#define NRF_LOG_BACKEND_SERIAL_USES_RTT 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_RTT
+// <o> NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE - RTT output buffer size.
+// <i> Should be equal or bigger than \ref NRF_LOG_BACKEND_MAX_STRING_LENGTH.
+// <i> This value is used in Segger RTT configuration to set the buffer size
+// <i> if it is bigger than default RTT buffer size.
+
+#ifndef NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+#define NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE 512
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_RTT
+// </e>
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Segger_RTT
+
+//==========================================================
+// <h> segger_rtt - SEGGER RTT
+
+//==========================================================
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - Size of upstream buffer.
+// <i> Note that either @ref NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+// <i> or this value is actually used. It depends on which one is bigger.
+
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_UP
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 64
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_DEFAULT_MODE  - RTT behavior if the buffer is full.
+
+
+// <i> The following modes are supported:
+// <i> - SKIP  - Do not block, output nothing.
+// <i> - TRIM  - Do not block, output as much as fits.
+// <i> - BLOCK - Wait until there is space in the buffer.
+// <0=> SKIP
+// <1=> TRIM
+// <2=> BLOCK_IF_FIFO_FULL
+
+#ifndef SEGGER_RTT_CONFIG_DEFAULT_MODE
+#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <<< end of configuration section >>>
+#endif //SDK_CONFIG_H
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/applications/startup.c b/bsp/nrf5x/libraries/templates/nrf52x/applications/startup.c
new file mode 100644
index 0000000000..a48524814c
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/applications/startup.c
@@ -0,0 +1,98 @@
+/*
+ * File      : startup.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Develop Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://openlab.rt-thread.com/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+
+#include "board.h"
+
+/**
+ * @addtogroup NRF52832
+ */
+
+/*@{*/
+
+extern int  rt_application_init(void);
+
+#ifdef __CC_ARM
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define NRF_SRAM_BEGIN    (&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="HEAP"
+#define NRF_SRAM_BEGIN    (__segment_end("HEAP"))
+#else
+extern int __bss_end;
+#define NRF_SRAM_BEGIN    (&__bss_end)
+#endif
+
+/**
+ * This function will startup RT-Thread RTOS.
+ */
+void rtthread_startup(void)
+{
+    /* init board */
+    rt_hw_board_init();
+
+    /* show version */
+    rt_show_version();
+
+    /* init tick */
+    rt_system_tick_init();
+
+    /* init kernel object */
+    rt_system_object_init();
+
+    /* init timer system */
+    rt_system_timer_init();
+
+#ifdef RT_USING_HEAP
+    rt_system_heap_init((void*)NRF_SRAM_BEGIN, (void*)CHIP_SRAM_END);
+#endif
+
+    /* init scheduler system */
+    rt_system_scheduler_init();
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_init();
+#endif
+
+    /* init application */
+    rt_application_init();
+
+    /* init timer thread */
+    rt_system_timer_thread_init();
+
+    /* init idle thread */
+    rt_thread_idle_init();
+
+    /* start scheduler */
+    rt_system_scheduler_start();
+
+    /* never reach here */
+    return ;
+}
+
+int main(void)
+{
+    /* disable interrupt first */
+    // rt_hw_interrupt_disable();
+
+    /* startup RT-Thread RTOS */
+    rtthread_startup();
+
+    return 0;
+}
+
+/*@}*/
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/board/Kconfig b/bsp/nrf5x/libraries/templates/nrf52x/board/Kconfig
new file mode 100644
index 0000000000..40823ab976
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/board/Kconfig
@@ -0,0 +1,22 @@
+menu "Hardware Drivers Config"
+
+config SOC_NRF52832
+    bool
+    select RT_USING_COMPONENTS_INIT
+    # select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+
+endmenu
+
+endmenu
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/board/SConscript b/bsp/nrf5x/libraries/templates/nrf52x/board/SConscript
new file mode 100644
index 0000000000..abe43c5729
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/board/SConscript
@@ -0,0 +1,10 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+src = Glob('*.c')
+CPPPATH = [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH,)
+Return('group')
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/board/board.c b/bsp/nrf5x/libraries/templates/nrf52x/board/board.c
new file mode 100644
index 0000000000..7ff8bfd9c4
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/board/board.c
@@ -0,0 +1,227 @@
+#include "board.h"
+#include "drv_uart.h"
+#include "app_util_platform.h"
+#include "nrf_drv_common.h"
+#include "nrf_systick.h"
+#include "nrf_rtc.h"
+#include "nrf_drv_clock.h"
+#include "softdevice_handler.h"
+#include "nrf_drv_uart.h"
+#include "nrf_gpio.h"
+
+#include <rtthread.h>
+#include <rthw.h>
+
+#define TICK_RATE_HZ  RT_TICK_PER_SECOND
+#define SYSTICK_CLOCK_HZ  ( 32768UL )
+
+#define NRF_RTC_REG        NRF_RTC1
+    /* IRQn used by the selected RTC */
+#define NRF_RTC_IRQn       RTC1_IRQn
+    /* Constants required to manipulate the NVIC. */
+#define NRF_RTC_PRESCALER  ( (uint32_t) (ROUNDED_DIV(SYSTICK_CLOCK_HZ, TICK_RATE_HZ) - 1) )
+    /* Maximum RTC ticks */
+#define NRF_RTC_MAXTICKS   ((1U<<24)-1U)
+
+static volatile uint32_t m_tick_overflow_count = 0;
+#define NRF_RTC_BITWIDTH 24
+#define OSTick_Handler     RTC1_IRQHandler
+#define EXPECTED_IDLE_TIME_BEFORE_SLEEP   2
+
+void SysTick_Configuration(void)
+{
+    nrf_drv_clock_lfclk_request(NULL);
+
+    /* Configure SysTick to interrupt at the requested rate. */
+    nrf_rtc_prescaler_set(NRF_RTC_REG, NRF_RTC_PRESCALER);
+    nrf_rtc_int_enable   (NRF_RTC_REG, RTC_INTENSET_TICK_Msk);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_CLEAR);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_START);
+    nrf_rtc_event_enable(NRF_RTC_REG, RTC_EVTEN_OVRFLW_Msk);
+
+    NVIC_SetPriority(NRF_RTC_IRQn, 0xF);
+    NVIC_EnableIRQ(NRF_RTC_IRQn);
+}
+
+static rt_tick_t _tick_distance(void)
+{
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+    uint32_t systick_counter = nrf_rtc_counter_get(NRF_RTC_REG);
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+
+    /* check for overflow in TICK counter */
+    if(nrf_rtc_event_pending(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW))
+    {
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW);
+        m_tick_overflow_count++;
+    }
+
+    return ((m_tick_overflow_count << NRF_RTC_BITWIDTH) + systick_counter) - rt_tick_get();
+}
+
+void OSTick_Handler( void )
+{
+    uint32_t diff;
+
+	/* enter interrupt */
+    rt_interrupt_enter();
+    diff = _tick_distance();
+
+    while((diff--) > 0)
+    {
+        if (rt_thread_self() != RT_NULL)
+        {
+          rt_tick_increase();
+        }
+    }
+    /* leave interrupt */
+    rt_interrupt_leave();
+}
+
+static void _wakeup_tick_adjust(void)
+{
+    uint32_t diff;
+    uint32_t level;
+
+    level = rt_hw_interrupt_disable();
+
+    diff = _tick_distance();
+
+    rt_tick_set(rt_tick_get() + diff);
+
+    if (rt_thread_self() != RT_NULL)
+    {
+    	struct rt_thread *thread;
+
+        /* check time slice */
+        thread = rt_thread_self();
+
+        if (thread->remaining_tick <= diff)
+        {
+            /* change to initialized tick */
+            thread->remaining_tick = thread->init_tick;
+
+            /* yield */
+            rt_thread_yield();
+        }
+        else
+        {
+            thread->remaining_tick -= diff;
+        }
+
+        /* check timer */
+        rt_timer_check();
+    }
+
+    rt_hw_interrupt_enable(level);
+}
+
+static void _sleep_ongo( uint32_t sleep_tick )
+{
+    uint32_t enterTime;
+    uint32_t entry_tick;
+
+    /* Make sure the SysTick reload value does not overflow the counter. */
+    if ( sleep_tick > NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP )
+    {
+        sleep_tick = NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP;
+    }
+
+    rt_enter_critical();
+
+    enterTime = nrf_rtc_counter_get(NRF_RTC_REG);
+
+    {
+        uint32_t wakeupTime = (enterTime + sleep_tick) & NRF_RTC_MAXTICKS;
+
+        /* Stop tick events */
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+
+        /* Configure CTC interrupt */
+        nrf_rtc_cc_set(NRF_RTC_REG, 0, wakeupTime);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+        nrf_rtc_int_enable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+
+        entry_tick = rt_tick_get();
+
+        __DSB();
+
+        if ( sleep_tick > 0 )
+        {
+#ifdef SOFTDEVICE_PRESENT
+            if (softdevice_handler_is_enabled())
+            {
+                uint32_t err_code = sd_app_evt_wait();
+                APP_ERROR_CHECK(err_code);
+            }
+            else
+#endif
+            {
+                /* No SD -  we would just block interrupts globally.
+                * BASEPRI cannot be used for that because it would prevent WFE from wake up.
+                */
+                do{
+                    __WFE();
+                } while (0 == (NVIC->ISPR[0] | NVIC->ISPR[1]));
+            }
+        }
+
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+        _wakeup_tick_adjust();
+
+        /* Correct the system ticks */
+        {
+
+            nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+            nrf_rtc_int_enable (NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+            /* It is important that we clear pending here so that our corrections are latest and in sync with tick_interrupt handler */
+            NVIC_ClearPendingIRQ(NRF_RTC_IRQn);
+        }
+
+        // rt_kprintf("entry tick:%u, expected:%u, current tick:%u\n", entry_tick, sleep_tick, rt_tick_get());
+    }
+
+    rt_exit_critical();
+}
+
+
+void rt_hw_system_powersave(void)
+{
+    uint32_t sleep_tick;
+
+    sleep_tick = rt_timer_next_timeout_tick() - rt_tick_get();
+
+    if ( sleep_tick >= EXPECTED_IDLE_TIME_BEFORE_SLEEP)
+    {
+        // rt_kprintf("sleep entry:%u\n", rt_tick_get());
+        _sleep_ongo( sleep_tick );
+    }
+}
+
+void rt_hw_board_init(void)
+{
+    // sd_power_dcdc_mode_set(NRF_POWER_DCDC_ENABLE);
+    /* Activate deep sleep mode */
+    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
+
+    nrf_drv_clock_init();
+    // nrf_drv_clock_hfclk_request(0);
+
+    SysTick_Configuration();
+
+    rt_thread_idle_sethook(rt_hw_system_powersave);
+
+    rt_hw_uart_init();
+
+#ifdef RT_USING_CONSOLE
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+}
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/board/board.h b/bsp/nrf5x/libraries/templates/nrf52x/board/board.h
new file mode 100644
index 0000000000..f9d291792a
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/board/board.h
@@ -0,0 +1,13 @@
+#ifndef _BOARD_H_
+#define _BOARD_H_
+
+#include <rtthread.h>
+
+#include "nrf.h"
+
+#define CHIP_SRAM_END       (0x20000000 + 64*1024)
+
+void rt_hw_board_init(void);
+
+#endif
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/board/linker_scripts/link.sct b/bsp/nrf5x/libraries/templates/nrf52x/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..0200e96087
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/board/linker_scripts/link.sct
@@ -0,0 +1,15 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x0001F000 0x00061000  {    ; load region size_region
+  ER_IROM1 0x0001F000 0x00061000  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+  }
+  RW_IRAM1 0x200025F8 0x0000DA08  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/project.uvoptx b/bsp/nrf5x/libraries/templates/nrf52x/project.uvoptx
new file mode 100644
index 0000000000..4ce3d63283
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/project.uvoptx
@@ -0,0 +1,1041 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U59401765 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Kernel</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\clock.c</PathWithFileName>
+      <FilenameWithoutPath>clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\components.c</PathWithFileName>
+      <FilenameWithoutPath>components.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
+      <FilenameWithoutPath>device.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\idle.c</PathWithFileName>
+      <FilenameWithoutPath>idle.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\ipc.c</PathWithFileName>
+      <FilenameWithoutPath>ipc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\irq.c</PathWithFileName>
+      <FilenameWithoutPath>irq.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\kservice.c</PathWithFileName>
+      <FilenameWithoutPath>kservice.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mem.c</PathWithFileName>
+      <FilenameWithoutPath>mem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>9</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mempool.c</PathWithFileName>
+      <FilenameWithoutPath>mempool.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>10</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\object.c</PathWithFileName>
+      <FilenameWithoutPath>object.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>11</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\scheduler.c</PathWithFileName>
+      <FilenameWithoutPath>scheduler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>12</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\signal.c</PathWithFileName>
+      <FilenameWithoutPath>signal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>13</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\thread.c</PathWithFileName>
+      <FilenameWithoutPath>thread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>14</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\timer.c</PathWithFileName>
+      <FilenameWithoutPath>timer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Applications</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>15</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\application.c</PathWithFileName>
+      <FilenameWithoutPath>application.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>16</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\ble_nus_app.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus_app.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>17</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\startup.c</PathWithFileName>
+      <FilenameWithoutPath>startup.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Drivers</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\board.c</PathWithFileName>
+      <FilenameWithoutPath>board.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\drivers\drv_uart.c</PathWithFileName>
+      <FilenameWithoutPath>drv_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>BLE_STACK</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>20</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_advdata.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advdata.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>21</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_conn_params.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_params.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>22</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_conn_state.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_state.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>23</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_srv_common.c</PathWithFileName>
+      <FilenameWithoutPath>ble_srv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>24</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_ble_gatt.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>25</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_services\ble_nus\ble_nus.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>26</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_advertising\ble_advertising.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advertising.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>27</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\softdevice\common\softdevice_handler\softdevice_handler.c</PathWithFileName>
+      <FilenameWithoutPath>softdevice_handler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>NRF_DRIVERS</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>28</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\hal\nrf_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>29</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\common\nrf_drv_common.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>30</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\clock\nrf_drv_clock.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>31</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_gpiote.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>32</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\pwm\nrf_drv_pwm.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_pwm.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>33</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\saadc\nrf_drv_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>34</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log\src\nrf_log_backend_serial.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_backend_serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>35</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log\src\nrf_log_frontend.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_frontend.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>36</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\timer\app_timer_rtthread.c</PathWithFileName>
+      <FilenameWithoutPath>app_timer_rtthread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>37</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_error.c</PathWithFileName>
+      <FilenameWithoutPath>app_error.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>38</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_error_weak.c</PathWithFileName>
+      <FilenameWithoutPath>app_error_weak.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>39</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_util_platform.c</PathWithFileName>
+      <FilenameWithoutPath>app_util_platform.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>40</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\nrf_assert.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_assert.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>41</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\sdk_mapped_flags.c</PathWithFileName>
+      <FilenameWithoutPath>sdk_mapped_flags.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>42</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\fstorage\fstorage.c</PathWithFileName>
+      <FilenameWithoutPath>fstorage.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>43</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\strerror\nrf_strerror.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_strerror.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>44</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain\system_nrf52.c</PathWithFileName>
+      <FilenameWithoutPath>system_nrf52.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain\arm\arm_startup_nrf52.s</PathWithFileName>
+      <FilenameWithoutPath>arm_startup_nrf52.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>cpu</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\backtrace.c</PathWithFileName>
+      <FilenameWithoutPath>backtrace.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\div0.c</PathWithFileName>
+      <FilenameWithoutPath>div0.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\showmem.c</PathWithFileName>
+      <FilenameWithoutPath>showmem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\cpuport.c</PathWithFileName>
+      <FilenameWithoutPath>cpuport.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</PathWithFileName>
+      <FilenameWithoutPath>context_rvds.S</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>DeviceDrivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\misc\pin.c</PathWithFileName>
+      <FilenameWithoutPath>pin.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\serial\serial.c</PathWithFileName>
+      <FilenameWithoutPath>serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\completion.c</PathWithFileName>
+      <FilenameWithoutPath>completion.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>54</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\dataqueue.c</PathWithFileName>
+      <FilenameWithoutPath>dataqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>55</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\pipe.c</PathWithFileName>
+      <FilenameWithoutPath>pipe.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>56</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringblk_buf.c</PathWithFileName>
+      <FilenameWithoutPath>ringblk_buf.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>57</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringbuffer.c</PathWithFileName>
+      <FilenameWithoutPath>ringbuffer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>58</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\waitqueue.c</PathWithFileName>
+      <FilenameWithoutPath>waitqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>59</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\workqueue.c</PathWithFileName>
+      <FilenameWithoutPath>workqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>finsh</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>60</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\shell.c</PathWithFileName>
+      <FilenameWithoutPath>shell.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>61</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\cmd.c</PathWithFileName>
+      <FilenameWithoutPath>cmd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>62</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\msh.c</PathWithFileName>
+      <FilenameWithoutPath>msh.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>libc</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>63</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\libc.c</PathWithFileName>
+      <FilenameWithoutPath>libc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>64</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\mem_std.c</PathWithFileName>
+      <FilenameWithoutPath>mem_std.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>65</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\stubs.c</PathWithFileName>
+      <FilenameWithoutPath>stubs.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>66</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\common\time.c</PathWithFileName>
+      <FilenameWithoutPath>time.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/project.uvprojx b/bsp/nrf5x/libraries/templates/nrf52x/project.uvprojx
new file mode 100644
index 0000000000..5289463556
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/project.uvprojx
@@ -0,0 +1,767 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52832_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.31.0</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x10000) IROM(0x00000000,0x80000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52832_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52832_xxAA$SVD\nrf52.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x1f000</StartAddress>
+                <Size>0x61000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200025f8</StartAddress>
+                <Size>0xda08</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>NRF52_PAN_55, NRF52_PAN_12, NRF52_PAN_15, NRF52_PAN_58, SWI_DISABLE0, SOFTDEVICE_PRESENT, NRF52_PAN_54, NRF52, BLE_STACK_SUPPORT_REQD, NRF52_PAN_51, NRF52_PAN_36, RTTHREAD, CONFIG_GPIO_AS_PINRESET, NRF52_PAN_64, NRF52_PAN_20, NRF52_PAN_74, NRF52832_XXAA, S132, NRF_SD_BLE_API_VERSION=4, NRF52_PAN_31, RT_USING_ARM_LIBC</Define>
+              <Undefine></Undefine>
+              <IncludePath>.;..\..\..\include;applications;.;board;..\libraries\drivers;packages\nRF5_SDK_13.0.0_04a0bfd\components;packages\nRF5_SDK_13.0.0_04a0bfd\components\softdevice\common\softdevice_handler;packages\nRF5_SDK_13.0.0_04a0bfd\components\softdevice\s132\headers;packages\nRF5_SDK_13.0.0_04a0bfd\components\softdevice\s132\headers\nrf52;packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common;packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\nrf_ble_gatt;packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_advertising;packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_services\ble_nus;packages\nRF5_SDK_13.0.0_04a0bfd\components;packages\nRF5_SDK_13.0.0_04a0bfd\components\device;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\delay;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\uart;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\clock;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\gpiote;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\common;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\hal;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\pwm;packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\saadc;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\timer;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\fstorage;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\experimental_section_vars;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log\src;packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\strerror;packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain\cmsis\include;packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>application.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\application.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus_app.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\ble_nus_app.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\startup.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+            <File>
+              <FileName>drv_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\drivers\drv_uart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>BLE_STACK</GroupName>
+          <Files>
+            <File>
+              <FileName>ble_advdata.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_advdata.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_params.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_conn_params.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_state.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_conn_state.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_srv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\common\ble_srv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_ble_gatt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_services\ble_nus\ble_nus.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_advertising.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\ble\ble_advertising\ble_advertising.c</FilePath>
+            </File>
+            <File>
+              <FileName>softdevice_handler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\softdevice\common\softdevice_handler\softdevice_handler.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>NRF_DRIVERS</GroupName>
+          <Files>
+            <File>
+              <FileName>nrf_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\hal\nrf_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\common\nrf_drv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\clock\nrf_drv_clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_gpiote.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_pwm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\pwm\nrf_drv_pwm.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\drivers_nrf\saadc\nrf_drv_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_backend_serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log\src\nrf_log_backend_serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_frontend.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\log\src\nrf_log_frontend.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_timer_rtthread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\timer\app_timer_rtthread.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_error.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error_weak.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_error_weak.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_util_platform.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\app_util_platform.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_assert.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\nrf_assert.c</FilePath>
+            </File>
+            <File>
+              <FileName>sdk_mapped_flags.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\util\sdk_mapped_flags.c</FilePath>
+            </File>
+            <File>
+              <FileName>fstorage.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\fstorage\fstorage.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_strerror.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\libraries\strerror\nrf_strerror.c</FilePath>
+            </File>
+            <File>
+              <FileName>system_nrf52.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain\system_nrf52.c</FilePath>
+            </File>
+            <File>
+              <FileName>arm_startup_nrf52.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>packages\nRF5_SDK_13.0.0_04a0bfd\components\toolchain\arm\arm_startup_nrf52.s</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.h b/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.h
new file mode 100644
index 0000000000..cce968f75b
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.h
@@ -0,0 +1,158 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart0"
+#define RT_VER_NUM 0x40003
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+
+/* Hardware Drivers Config */
+
+#define SOC_NRF52832
+
+/* Onboard Peripheral Drivers */
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_UART
+
+#endif
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.py b/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.py
new file mode 100644
index 0000000000..c1c6022558
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/rtconfig.py
@@ -0,0 +1,84 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m4'
+CROSS_TOOL='keil'
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    EXEC_PATH   = 'D:/SourceryGCC/bin'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = 'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    print('================ERROR============================')
+    print('Not support iar yet!')
+    print('=================================================')
+    exit(0)
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m4 -mthumb -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp'
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread-nrf52832.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --device DARMSTM'
+    CFLAGS = DEVICE + ' --apcs=interwork'
+    AFLAGS = DEVICE
+    LFLAGS = DEVICE + ' --info sizes --info totals --info unused --info veneers --list rtthread.map --scatter "board\linker_scripts\link.sct"'
+
+    CFLAGS += ' --c99'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/RV31/INC'
+    LFLAGS += ' --libpath ' + EXEC_PATH + '/ARM/RV31/LIB'
+
+    EXEC_PATH += '/arm/bin40/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/template.uvoptx b/bsp/nrf5x/libraries/templates/nrf52x/template.uvoptx
new file mode 100644
index 0000000000..7bd9338b2b
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/template.uvoptx
@@ -0,0 +1,177 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U59401765 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/libraries/templates/nrf52x/template.uvprojx b/bsp/nrf5x/libraries/templates/nrf52x/template.uvprojx
new file mode 100644
index 0000000000..0bf64c89f2
--- /dev/null
+++ b/bsp/nrf5x/libraries/templates/nrf52x/template.uvprojx
@@ -0,0 +1,390 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060422::V5.06 update 4 (build 422)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52832_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.24.1</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x10000) IROM(0x00000000,0x80000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52832_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52832_xxAA$SVD\nrf52.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x1f000</StartAddress>
+                <Size>0x61000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200025f8</StartAddress>
+                <Size>0xda08</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc>--diag_suppress 6330</Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/nrf5x/libraries/templates/nrf5x_board_kconfig b/bsp/nrf5x/libraries/templates/nrf5x_board_kconfig
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/bsp/nrf5x/nrf52832/.config b/bsp/nrf5x/nrf52832/.config
new file mode 100644
index 0000000000..385179fda9
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/.config
@@ -0,0 +1,414 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+# CONFIG_RT_DEBUG_COLOR is not set
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart0"
+CONFIG_RT_VER_NUM=0x40003
+# CONFIG_RT_USING_CPU_FFS is not set
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+# CONFIG_RT_USING_USER_MAIN is not set
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+# CONFIG_RT_USING_DFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_NORDIC_SDK is not set
+# CONFIG_PKG_USING_NORDIC_SDK_V100 is not set
+# CONFIG_PKG_USING_NORDIC_SDK_LATEST_VERSION is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_NRF52832=y
+
+#
+# Onboard Peripheral Drivers
+#
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_UART=y
diff --git a/bsp/nrf5x/nrf52832/Kconfig b/bsp/nrf5x/nrf52832/Kconfig
new file mode 100644
index 0000000000..3640eaa0ed
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/Kconfig
@@ -0,0 +1,21 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "board/Kconfig"
+
diff --git a/bsp/nrf5x/nrf52832/SConscript b/bsp/nrf5x/nrf52832/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/nrf5x/nrf52832/SConstruct b/bsp/nrf5x/nrf52832/SConstruct
new file mode 100644
index 0000000000..20d41c40ae
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/SConstruct
@@ -0,0 +1,54 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rt-thread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+print(SDK_LIB)
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+# include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/nrf5x/nrf52832/applications/SConscript b/bsp/nrf5x/nrf52832/applications/SConscript
new file mode 100644
index 0000000000..fc2501998c
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/applications/SConscript
@@ -0,0 +1,11 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = os.path.join(str(Dir('#')), 'applications')
+src = Glob('*.c')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/nrf5x/nrf52832/applications/application.c b/bsp/nrf5x/nrf52832/applications/application.c
new file mode 100644
index 0000000000..1135d82e16
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/applications/application.c
@@ -0,0 +1,48 @@
+/*
+ * File      : application.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Development Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+/**
+ * @addtogroup NRF52832
+ */
+/*@{*/
+
+#include <rtthread.h>
+
+#ifdef RT_USING_FINSH
+#include <finsh.h>
+#include <shell.h>
+#endif
+
+void rt_init_thread_entry(void* parameter)
+{
+    extern rt_err_t ble_init(void);
+
+    ble_init();
+}
+
+int rt_application_init(void)
+{
+    rt_thread_t tid;
+
+    tid = rt_thread_create("init", rt_init_thread_entry, RT_NULL, 1024,
+                            RT_THREAD_PRIORITY_MAX / 3, 20);
+    if (tid != RT_NULL)
+        rt_thread_startup(tid);
+
+    return 0;
+}
+
+
+/*@}*/
diff --git a/bsp/nrf5x/nrf52832/applications/ble_nus_app.c b/bsp/nrf5x/nrf52832/applications/ble_nus_app.c
new file mode 100644
index 0000000000..f4a51493ed
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/applications/ble_nus_app.c
@@ -0,0 +1,670 @@
+#include "nordic_common.h"
+#include "nrf.h"
+#include "ble_hci.h"
+#include "ble_advdata.h"
+#include "ble_advertising.h"
+#include "ble_conn_params.h"
+#include "softdevice_handler.h"
+#include "nrf_ble_gatt.h"
+#include "app_timer.h"
+#include "ble_nus.h"
+#include "app_util_platform.h"
+
+#include <rtthread.h>
+
+typedef rt_size_t (*BLE_NOTIFY_T)(rt_uint8_t *buf, rt_uint16_t size);
+
+#define STACK_EVT_MQ_NUM        10
+
+#define FAST_ADV()          \
+    do {                    \
+        uint32_t err_code;  \
+        err_code = ble_advertising_start(BLE_ADV_MODE_FAST);    \
+        APP_ERROR_CHECK(err_code);  \
+    } while(0)
+
+typedef enum
+{
+    STACK_EV_DISCON = 1,
+    STACK_EV_DISPATCH = 2,
+    STACK_EV_KEY = 4,
+} STACK_EV_E;
+
+typedef struct
+{
+    rt_list_t node;
+    void* evt;
+} evt_list_t;
+
+typedef enum
+{
+    STACK_STATE_IDLE = 0,
+    STACK_STATE_ADV = 1,
+    STACK_STATE_CON = 2,
+    STACK_STATE_DISC = 3
+} STACK_STATE_E;
+
+STACK_STATE_E stack_state = STACK_STATE_IDLE;
+
+rt_event_t stack_event;
+rt_sem_t sd_evt_sem;
+rt_mq_t stack_evt_mq;
+rt_uint8_t *evt_sample;
+
+BLE_NOTIFY_T rx_notify = RT_NULL;
+
+// Low frequency clock source to be used by the SoftDevice
+#define NRF_CLOCK_LFCLKSRC      {.source        = NRF_CLOCK_LF_SRC_XTAL,            \
+                                 .rc_ctiv       = 0,                                \
+                                 .rc_temp_ctiv  = 0,                                \
+                                 .xtal_accuracy = NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM}
+
+
+#define CONN_CFG_TAG                    1                                           /**< A tag that refers to the BLE stack configuration we set with @ref sd_ble_cfg_set. Default tag is @ref BLE_CONN_CFG_TAG_DEFAULT. */
+
+#define APP_FEATURE_NOT_SUPPORTED       BLE_GATT_STATUS_ATTERR_APP_BEGIN + 2        /**< Reply when unsupported features are requested. */
+
+#define DEVICE_NAME                     "Nordic_UART"                               /**< Name of device. Will be included in the advertising data. */
+#define NUS_SERVICE_UUID_TYPE           BLE_UUID_TYPE_VENDOR_BEGIN                  /**< UUID type for the Nordic UART Service (vendor specific). */
+
+#define APP_ADV_INTERVAL                64                                          /**< The advertising interval (in units of 0.625 ms. This value corresponds to 40 ms). */
+#define APP_ADV_TIMEOUT_IN_SECONDS      30                                         /**< The advertising timeout (in units of seconds). */
+
+#define MIN_CONN_INTERVAL               MSEC_TO_UNITS(20, UNIT_1_25_MS)             /**< Minimum acceptable connection interval (20 ms), Connection interval uses 1.25 ms units. */
+#define MAX_CONN_INTERVAL               MSEC_TO_UNITS(75, UNIT_1_25_MS)             /**< Maximum acceptable connection interval (75 ms), Connection interval uses 1.25 ms units. */
+#define SLAVE_LATENCY                   0                                           /**< Slave latency. */
+#define CONN_SUP_TIMEOUT                MSEC_TO_UNITS(4000, UNIT_10_MS)             /**< Connection supervisory timeout (4 seconds), Supervision Timeout uses 10 ms units. */
+#define FIRST_CONN_PARAMS_UPDATE_DELAY  APP_TIMER_TICKS(5000)                       /**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (5 seconds). */
+#define NEXT_CONN_PARAMS_UPDATE_DELAY   APP_TIMER_TICKS(30000)                      /**< Time between each call to sd_ble_gap_conn_param_update after the first call (30 seconds). */
+#define MAX_CONN_PARAMS_UPDATE_COUNT    3                                           /**< Number of attempts before giving up the connection parameter negotiation. */
+
+#define DEAD_BEEF                       0xDEADBEEF                                  /**< Value used as error code on stack dump, can be used to identify stack location on stack unwind. */
+
+#define UART_TX_BUF_SIZE                256                                         /**< UART TX buffer size. */
+#define UART_RX_BUF_SIZE                256                                         /**< UART RX buffer size. */
+
+static ble_nus_t                        m_nus;                                      /**< Structure to identify the Nordic UART Service. */
+static uint16_t                         m_conn_handle = BLE_CONN_HANDLE_INVALID;    /**< Handle of the current connection. */
+
+static nrf_ble_gatt_t                   m_gatt;                                     /**< GATT module instance. */
+static ble_uuid_t                       m_adv_uuids[] = {{BLE_UUID_NUS_SERVICE, NUS_SERVICE_UUID_TYPE}};  /**< Universally unique service identifier. */
+static uint16_t                         m_ble_nus_max_data_len = BLE_GATT_ATT_MTU_DEFAULT - 3;  /**< Maximum length of data (in bytes) that can be transmitted to the peer by the Nordic UART service module. */
+
+/**@brief Function for assert macro callback.
+ *
+ * @details This function will be called in case of an assert in the SoftDevice.
+ *
+ * @warning This handler is an example only and does not fit a final product. You need to analyse
+ *          how your product is supposed to react in case of Assert.
+ * @warning On assert from the SoftDevice, the system can only recover on reset.
+ *
+ * @param[in] line_num    Line number of the failing ASSERT call.
+ * @param[in] p_file_name File name of the failing ASSERT call.
+ */
+void assert_nrf_callback(uint16_t line_num, const uint8_t * p_file_name)
+{
+    app_error_handler(DEAD_BEEF, line_num, p_file_name);
+}
+
+
+/**@brief Function for the GAP initialization.
+ *
+ * @details This function will set up all the necessary GAP (Generic Access Profile) parameters of
+ *          the device. It also sets the permissions and appearance.
+ */
+static void gap_params_init(void)
+{
+    uint32_t                err_code;
+    ble_gap_conn_params_t   gap_conn_params;
+    ble_gap_conn_sec_mode_t sec_mode;
+
+    BLE_GAP_CONN_SEC_MODE_SET_OPEN(&sec_mode);
+
+    err_code = sd_ble_gap_device_name_set(&sec_mode,
+                                          (const uint8_t *) DEVICE_NAME,
+                                          strlen(DEVICE_NAME));
+    APP_ERROR_CHECK(err_code);
+
+    memset(&gap_conn_params, 0, sizeof(gap_conn_params));
+
+    gap_conn_params.min_conn_interval = MIN_CONN_INTERVAL;
+    gap_conn_params.max_conn_interval = MAX_CONN_INTERVAL;
+    gap_conn_params.slave_latency     = SLAVE_LATENCY;
+    gap_conn_params.conn_sup_timeout  = CONN_SUP_TIMEOUT;
+
+    err_code = sd_ble_gap_ppcp_set(&gap_conn_params);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling the data from the Nordic UART Service.
+ *
+ * @details This function will process the data received from the Nordic UART BLE Service and send
+ *          it to the UART module.
+ *
+ * @param[in] p_nus    Nordic UART Service structure.
+ * @param[in] p_data   Data to be send to UART module.
+ * @param[in] length   Length of the data.
+ */
+/**@snippet [Handling the data received over BLE] */
+static void nus_data_handler(ble_nus_t * p_nus, uint8_t * p_data, uint16_t length)
+{
+    rt_kprintf("Received data from BLE NUS. Writing data on UART.\r\n");
+
+    for (uint32_t i = 0; i < length; i++)
+    {
+        rt_kprintf("%02x ", p_data[i]);
+    }
+
+    // ble_send(p_data, length);
+
+    if (rx_notify != RT_NULL)
+    {
+        rx_notify(p_data, length);
+    }
+}
+/**@snippet [Handling the data received over BLE] */
+
+
+/**@brief Function for initializing services that will be used by the application.
+ */
+static void services_init(void)
+{
+    uint32_t       err_code;
+    ble_nus_init_t nus_init;
+
+    memset(&nus_init, 0, sizeof(nus_init));
+
+    nus_init.data_handler = nus_data_handler;
+
+    err_code = ble_nus_init(&m_nus, &nus_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling an event from the Connection Parameters Module.
+ *
+ * @details This function will be called for all events in the Connection Parameters Module
+ *          which are passed to the application.
+ *
+ * @note All this function does is to disconnect. This could have been done by simply setting
+ *       the disconnect_on_fail config parameter, but instead we use the event handler
+ *       mechanism to demonstrate its use.
+ *
+ * @param[in] p_evt  Event received from the Connection Parameters Module.
+ */
+static void on_conn_params_evt(ble_conn_params_evt_t * p_evt)
+{
+    uint32_t err_code;
+
+    if (p_evt->evt_type == BLE_CONN_PARAMS_EVT_FAILED)
+    {
+        err_code = sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_CONN_INTERVAL_UNACCEPTABLE);
+        APP_ERROR_CHECK(err_code);
+    }
+}
+
+
+/**@brief Function for handling errors from the Connection Parameters module.
+ *
+ * @param[in] nrf_error  Error code containing information about what went wrong.
+ */
+static void conn_params_error_handler(uint32_t nrf_error)
+{
+    APP_ERROR_HANDLER(nrf_error);
+}
+
+
+/**@brief Function for initializing the Connection Parameters module.
+ */
+static void conn_params_init(void)
+{
+    uint32_t               err_code;
+    ble_conn_params_init_t cp_init;
+
+    memset(&cp_init, 0, sizeof(cp_init));
+
+    cp_init.p_conn_params                  = NULL;
+    cp_init.first_conn_params_update_delay = FIRST_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.next_conn_params_update_delay  = NEXT_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.max_conn_params_update_count   = MAX_CONN_PARAMS_UPDATE_COUNT;
+    cp_init.start_on_notify_cccd_handle    = BLE_GATT_HANDLE_INVALID;
+    cp_init.disconnect_on_fail             = false;
+    cp_init.evt_handler                    = on_conn_params_evt;
+    cp_init.error_handler                  = conn_params_error_handler;
+
+    err_code = ble_conn_params_init(&cp_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling advertising events.
+ *
+ * @details This function will be called for advertising events which are passed to the application.
+ *
+ * @param[in] ble_adv_evt  Advertising event.
+ */
+static void on_adv_evt(ble_adv_evt_t ble_adv_evt)
+{
+    // uint32_t err_code;
+
+    switch (ble_adv_evt)
+    {
+        case BLE_ADV_EVT_FAST:
+            // err_code = bsp_indication_set(BSP_INDICATE_ADVERTISING);
+            // APP_ERROR_CHECK(err_code);
+            stack_state = STACK_STATE_ADV;
+            rt_kprintf("ble fast advert\n");
+            break;
+        case BLE_ADV_EVT_IDLE:
+            // sleep_mode_enter();
+            stack_state = STACK_STATE_IDLE;
+            rt_kprintf("advert idle\n");
+            break;
+        default:
+            break;
+    }
+}
+
+
+/**@brief Function for the application's SoftDevice event handler.
+ *
+ * @param[in] p_ble_evt SoftDevice event.
+ */
+static void on_ble_evt(ble_evt_t * p_ble_evt)
+{
+    uint32_t err_code;
+
+    switch (p_ble_evt->header.evt_id)
+    {
+        case BLE_GAP_EVT_CONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_CONNECTED);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = p_ble_evt->evt.gap_evt.conn_handle;
+            stack_state = STACK_STATE_CON;
+            rt_kprintf("Connected\r\n");
+            break; // BLE_GAP_EVT_CONNECTED
+
+        case BLE_GAP_EVT_DISCONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_IDLE);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = BLE_CONN_HANDLE_INVALID;
+            stack_state = STACK_STATE_DISC;
+            rt_kprintf("Disconnected\r\n");
+            break; // BLE_GAP_EVT_DISCONNECTED
+
+        case BLE_GAP_EVT_SEC_PARAMS_REQUEST:
+            // Pairing not supported
+            err_code = sd_ble_gap_sec_params_reply(m_conn_handle, BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP, NULL, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GAP_EVT_SEC_PARAMS_REQUEST
+
+        case BLE_GAP_EVT_DATA_LENGTH_UPDATE_REQUEST:
+        {
+            ble_gap_data_length_params_t dl_params;
+
+            // Clearing the struct will effectivly set members to @ref BLE_GAP_DATA_LENGTH_AUTO
+            memset(&dl_params, 0, sizeof(ble_gap_data_length_params_t));
+            err_code = sd_ble_gap_data_length_update(p_ble_evt->evt.gap_evt.conn_handle, &dl_params, NULL);
+            APP_ERROR_CHECK(err_code);
+        } break;
+
+        case BLE_GATTS_EVT_SYS_ATTR_MISSING:
+            // No system attributes have been stored.
+            err_code = sd_ble_gatts_sys_attr_set(m_conn_handle, NULL, 0, 0);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_SYS_ATTR_MISSING
+
+        case BLE_GATTC_EVT_TIMEOUT:
+            // Disconnect on GATT Client timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gattc_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTC_EVT_TIMEOUT
+
+        case BLE_GATTS_EVT_TIMEOUT:
+            // Disconnect on GATT Server timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gatts_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_TIMEOUT
+
+        case BLE_EVT_USER_MEM_REQUEST:
+            err_code = sd_ble_user_mem_reply(p_ble_evt->evt.gattc_evt.conn_handle, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_EVT_USER_MEM_REQUEST
+
+        case BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST:
+        {
+            ble_gatts_evt_rw_authorize_request_t  req;
+            ble_gatts_rw_authorize_reply_params_t auth_reply;
+
+            req = p_ble_evt->evt.gatts_evt.params.authorize_request;
+
+            if (req.type != BLE_GATTS_AUTHORIZE_TYPE_INVALID)
+            {
+                if ((req.request.write.op == BLE_GATTS_OP_PREP_WRITE_REQ)     ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_NOW) ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL))
+                {
+                    if (req.type == BLE_GATTS_AUTHORIZE_TYPE_WRITE)
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_WRITE;
+                    }
+                    else
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_READ;
+                    }
+                    auth_reply.params.write.gatt_status = APP_FEATURE_NOT_SUPPORTED;
+                    err_code = sd_ble_gatts_rw_authorize_reply(p_ble_evt->evt.gatts_evt.conn_handle,
+                                                               &auth_reply);
+                    APP_ERROR_CHECK(err_code);
+                }
+            }
+        } break; // BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
+
+        default:
+            // No implementation needed.
+            break;
+    }
+}
+
+
+/**@brief Function for dispatching a SoftDevice event to all modules with a SoftDevice
+ *        event handler.
+ *
+ * @details This function is called from the SoftDevice event interrupt handler after a
+ *          SoftDevice event has been received.
+ *
+ * @param[in] p_ble_evt  SoftDevice event.
+ */
+static void ble_evt_dispatch(ble_evt_t * p_ble_evt)
+{
+    if (rt_mq_send(stack_evt_mq, p_ble_evt, p_ble_evt->header.evt_len) != RT_EOK)
+    {
+        rt_kprintf("dispatch malloc failure\n");
+    }
+    else
+    {
+        rt_event_send(stack_event, STACK_EV_DISPATCH);
+    }
+}
+
+static rt_err_t evt_dispatch_worker(void)
+{
+    ble_evt_t * p_ble_evt = (ble_evt_t *)evt_sample;
+    rt_err_t err;
+
+    err = rt_mq_recv(stack_evt_mq, (void*)evt_sample, BLE_STACK_EVT_MSG_BUF_SIZE, RT_WAITING_NO);
+
+    if (RT_EOK == err)
+    {
+        ble_conn_params_on_ble_evt(p_ble_evt);
+        nrf_ble_gatt_on_ble_evt(&m_gatt, p_ble_evt);
+        ble_nus_on_ble_evt(&m_nus, p_ble_evt);
+        on_ble_evt(p_ble_evt);
+        ble_advertising_on_ble_evt(p_ble_evt);
+        // bsp_btn_ble_on_ble_evt(p_ble_evt);
+
+        rt_kprintf("ble evt dispatch\n");
+    }
+
+    return err;
+}
+
+static uint32_t _softdevice_evt_schedule(void)
+{
+    rt_sem_release(sd_evt_sem);
+
+    return NRF_SUCCESS;
+}
+
+/**@brief Function for the SoftDevice initialization.
+ *
+ * @details This function initializes the SoftDevice and the BLE event interrupt.
+ */
+static void ble_stack_init(void)
+{
+    uint32_t err_code;
+
+    nrf_clock_lf_cfg_t clock_lf_cfg = NRF_CLOCK_LFCLKSRC;
+
+    // Initialize SoftDevice.
+    SOFTDEVICE_HANDLER_INIT(&clock_lf_cfg, _softdevice_evt_schedule);
+
+    // Fetch the start address of the application RAM.
+    uint32_t ram_start = 0;
+    err_code = softdevice_app_ram_start_get(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Overwrite some of the default configurations for the BLE stack.
+    ble_cfg_t ble_cfg;
+
+    // Configure the maximum number of connections.
+    memset(&ble_cfg, 0, sizeof(ble_cfg));
+    ble_cfg.gap_cfg.role_count_cfg.periph_role_count  = BLE_GAP_ROLE_COUNT_PERIPH_DEFAULT;
+    ble_cfg.gap_cfg.role_count_cfg.central_role_count = 0;
+    ble_cfg.gap_cfg.role_count_cfg.central_sec_count  = 0;
+    err_code = sd_ble_cfg_set(BLE_GAP_CFG_ROLE_COUNT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum ATT MTU.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                 = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gatt_conn_cfg.att_mtu = NRF_BLE_GATT_MAX_MTU_SIZE;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GATT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum event length.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                     = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.event_length = 320;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.conn_count   = BLE_GAP_CONN_COUNT_DEFAULT;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GAP, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Enable BLE stack.
+    err_code = softdevice_enable(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Subscribe for BLE events.
+    err_code = softdevice_ble_evt_handler_set(ble_evt_dispatch);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling events from the GATT library. */
+static void gatt_evt_handler(nrf_ble_gatt_t * p_gatt, const nrf_ble_gatt_evt_t * p_evt)
+{
+    if ((m_conn_handle == p_evt->conn_handle) && (p_evt->evt_id == NRF_BLE_GATT_EVT_ATT_MTU_UPDATED))
+    {
+        m_ble_nus_max_data_len = p_evt->params.att_mtu_effective - OPCODE_LENGTH - HANDLE_LENGTH;
+        rt_kprintf("Data len is set to 0x%X(%d)\r\n", m_ble_nus_max_data_len, m_ble_nus_max_data_len);
+    }
+    rt_kprintf("ATT MTU exchange completed. central 0x%x peripheral 0x%x\r\n", p_gatt->att_mtu_desired_central, p_gatt->att_mtu_desired_periph);
+}
+
+/**@brief Function for initializing the GATT library. */
+static void gatt_init(void)
+{
+    ret_code_t err_code;
+
+    err_code = nrf_ble_gatt_init(&m_gatt, gatt_evt_handler);
+    APP_ERROR_CHECK(err_code);
+
+    err_code = nrf_ble_gatt_att_mtu_periph_set(&m_gatt, 64);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for initializing the Advertising functionality.
+ */
+static void advertising_init(void)
+{
+    uint32_t               err_code;
+    ble_advdata_t          advdata;
+    ble_advdata_t          scanrsp;
+    ble_adv_modes_config_t options;
+
+    // Build advertising data struct to pass into @ref ble_advertising_init.
+    memset(&advdata, 0, sizeof(advdata));
+    advdata.name_type          = BLE_ADVDATA_FULL_NAME;
+    advdata.include_appearance = false;
+    advdata.flags              = BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE;
+
+    memset(&scanrsp, 0, sizeof(scanrsp));
+    scanrsp.uuids_complete.uuid_cnt = sizeof(m_adv_uuids) / sizeof(m_adv_uuids[0]);
+    scanrsp.uuids_complete.p_uuids  = m_adv_uuids;
+
+    memset(&options, 0, sizeof(options));
+    options.ble_adv_fast_enabled  = true;
+    options.ble_adv_fast_interval = APP_ADV_INTERVAL;
+    options.ble_adv_fast_timeout  = APP_ADV_TIMEOUT_IN_SECONDS;
+
+    err_code = ble_advertising_init(&advdata, &scanrsp, &options, on_adv_evt, NULL);
+    APP_ERROR_CHECK(err_code);
+
+    ble_advertising_conn_cfg_tag_set(CONN_CFG_TAG);
+}
+
+/**@brief   Function for handling app_uart events.
+ *
+ * @details This function will receive a single character from the app_uart module and append it to
+ *          a string. The string will be be sent over BLE when the last character received was a
+ *          'new line' '\n' (hex 0x0A) or if the string has reached the maximum data length.
+ */
+/**@snippet [Handling the data received over UART] */
+void uart_event_handle(rt_device_t uart)
+{
+    uint8_t data_array[BLE_NUS_MAX_DATA_LEN];
+    rt_size_t size = 0;
+    uint32_t       err_code;
+
+    size = rt_device_read(uart, 0, data_array, BLE_NUS_MAX_DATA_LEN);
+
+    if (size <= 0)
+    {
+        return;
+    }
+
+    do
+    {
+        err_code = ble_nus_string_send(&m_nus, data_array, size);
+        if ( (err_code != NRF_ERROR_INVALID_STATE) && (err_code != NRF_ERROR_BUSY) )
+        {
+            APP_ERROR_CHECK(err_code);
+        }
+    } while (err_code == NRF_ERROR_BUSY);
+}
+/**@snippet [Handling the data received over UART] */
+
+/**@brief  Function for initializing the UART module.
+ */
+/**@snippet [UART Initialization] */
+static rt_bool_t _stack_init(void)
+{
+    uint32_t err_code;
+
+    stack_event = rt_event_create("stackev", RT_IPC_FLAG_FIFO);
+    sd_evt_sem = rt_sem_create("sdsem", 0, RT_IPC_FLAG_FIFO);
+    stack_evt_mq = rt_mq_create("stackmq", BLE_STACK_EVT_MSG_BUF_SIZE, STACK_EVT_MQ_NUM, RT_IPC_FLAG_FIFO);
+    evt_sample = rt_malloc(BLE_STACK_EVT_MSG_BUF_SIZE);
+
+    if (!stack_event || !sd_evt_sem || !stack_evt_mq || !evt_sample)
+    {
+        rt_kprintf("uart rx sem create failure\n");
+        return RT_FALSE;
+    }
+
+    // Initialize.
+    err_code = app_timer_init();
+    APP_ERROR_CHECK(err_code);
+
+    ble_stack_init();
+    gap_params_init();
+    gatt_init();
+    services_init();
+    advertising_init();
+    conn_params_init();
+
+    return RT_TRUE;
+}
+
+/**@brief Application main function.
+ */
+static void _stack_thread(void *parameter)
+{
+    rt_tick_t next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+    FAST_ADV();
+    // Enter main loop.
+    for (;;)
+    {
+        rt_uint32_t event = 0;
+        rt_tick_t dispatch_timeout = RT_WAITING_NO;
+
+        rt_event_recv(stack_event, STACK_EV_DISCON | STACK_EV_DISPATCH | STACK_EV_KEY,
+                    RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, next_timeout, &event);
+
+        if (evt_dispatch_worker() != RT_EOK)
+        {
+            dispatch_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+        }
+
+        if (event & STACK_EV_DISCON)
+        {
+            if (BLE_CONN_HANDLE_INVALID != m_conn_handle)
+            {
+                sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            }
+        }
+
+        if (event & STACK_EV_KEY)
+        {
+            if (stack_state != STACK_STATE_CON && stack_state != STACK_STATE_ADV)
+            {
+                FAST_ADV();
+            }
+        }
+
+        next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+        if (dispatch_timeout < next_timeout)
+        {
+            next_timeout = dispatch_timeout;
+        }
+    }
+}
+
+static void _softdevice_thread(void* parameter)
+{
+    for (;;)
+    {
+        rt_sem_take(sd_evt_sem, RT_WAITING_FOREVER);
+        intern_softdevice_events_execute();
+    }
+}
+
+rt_err_t ble_init(void)
+{
+    rt_thread_t thread;
+
+    _stack_init();
+
+    thread = rt_thread_create("sdth", _softdevice_thread, RT_NULL, 512, 0, 10);
+
+    if (thread != RT_NULL)
+    {
+        rt_thread_startup(thread);
+    }
+    else
+    {
+        return RT_ERROR;
+    }
+
+    thread = rt_thread_create("bleth", _stack_thread, RT_NULL, 2048, 1, 10);
+
+    if (thread != RT_NULL)
+    {
+        return rt_thread_startup(thread);
+    }
+
+    return RT_ERROR;
+}
diff --git a/bsp/nrf5x/nrf52832/applications/sdk_config.h b/bsp/nrf5x/nrf52832/applications/sdk_config.h
new file mode 100644
index 0000000000..72abeeed7c
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/applications/sdk_config.h
@@ -0,0 +1,3991 @@
+
+
+#ifndef SDK_CONFIG_H
+#define SDK_CONFIG_H
+// <<< Use Configuration Wizard in Context Menu >>>\n
+#ifdef USE_APP_CONFIG
+#include "app_config.h"
+#endif
+// <h> nRF_BLE
+
+//==========================================================
+// <q> BLE_ADVERTISING_ENABLED  - ble_advertising - Advertising module
+
+
+#ifndef BLE_ADVERTISING_ENABLED
+#define BLE_ADVERTISING_ENABLED 1
+#endif
+
+// <q> BLE_DTM_ENABLED  - ble_dtm - Module for testing RF/PHY using DTM commands
+
+
+#ifndef BLE_DTM_ENABLED
+#define BLE_DTM_ENABLED 0
+#endif
+
+// <q> BLE_RACP_ENABLED  - ble_racp - Record Access Control Point library
+
+
+#ifndef BLE_RACP_ENABLED
+#define BLE_RACP_ENABLED 0
+#endif
+
+// <e> NRF_BLE_GATT_ENABLED - nrf_ble_gatt - GATT module
+//==========================================================
+#ifndef NRF_BLE_GATT_ENABLED
+#define NRF_BLE_GATT_ENABLED 1
+#endif
+#if  NRF_BLE_GATT_ENABLED
+// <o> NRF_BLE_GATT_MAX_MTU_SIZE - Static maximum MTU size that is passed to the @ref sd_ble_enable function.
+#ifndef NRF_BLE_GATT_MAX_MTU_SIZE
+#define NRF_BLE_GATT_MAX_MTU_SIZE 158
+#endif
+
+#endif //NRF_BLE_GATT_ENABLED
+// </e>
+
+// <q> NRF_BLE_QWR_ENABLED  - nrf_ble_qwr - Queued writes support module (prepare/execute write)
+
+
+#ifndef NRF_BLE_QWR_ENABLED
+#define NRF_BLE_QWR_ENABLED 0
+#endif
+
+// <q> PEER_MANAGER_ENABLED  - peer_manager - Peer Manager
+
+
+#ifndef PEER_MANAGER_ENABLED
+#define PEER_MANAGER_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_BLE_Services
+
+//==========================================================
+// <q> BLE_ANCS_C_ENABLED  - ble_ancs_c - Apple Notification Service Client
+
+
+#ifndef BLE_ANCS_C_ENABLED
+#define BLE_ANCS_C_ENABLED 0
+#endif
+
+// <q> BLE_ANS_C_ENABLED  - ble_ans_c - Alert Notification Service Client
+
+
+#ifndef BLE_ANS_C_ENABLED
+#define BLE_ANS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_C_ENABLED  - ble_bas_c - Battery Service Client
+
+
+#ifndef BLE_BAS_C_ENABLED
+#define BLE_BAS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_ENABLED  - ble_bas - Battery Service
+
+
+#ifndef BLE_BAS_ENABLED
+#define BLE_BAS_ENABLED 0
+#endif
+
+// <q> BLE_CSCS_ENABLED  - ble_cscs - Cycling Speed and Cadence Service
+
+
+#ifndef BLE_CSCS_ENABLED
+#define BLE_CSCS_ENABLED 0
+#endif
+
+// <q> BLE_CTS_C_ENABLED  - ble_cts_c - Current Time Service Client
+
+
+#ifndef BLE_CTS_C_ENABLED
+#define BLE_CTS_C_ENABLED 0
+#endif
+
+// <q> BLE_DIS_ENABLED  - ble_dis - Device Information Service
+
+
+#ifndef BLE_DIS_ENABLED
+#define BLE_DIS_ENABLED 0
+#endif
+
+// <q> BLE_GLS_ENABLED  - ble_gls - Glucose Service
+
+
+#ifndef BLE_GLS_ENABLED
+#define BLE_GLS_ENABLED 0
+#endif
+
+// <q> BLE_HIDS_ENABLED  - ble_hids - Human Interface Device Service
+
+
+#ifndef BLE_HIDS_ENABLED
+#define BLE_HIDS_ENABLED 0
+#endif
+
+// <e> BLE_HRS_C_ENABLED - ble_hrs_c - Heart Rate Service Client
+//==========================================================
+#ifndef BLE_HRS_C_ENABLED
+#define BLE_HRS_C_ENABLED 0
+#endif
+#if  BLE_HRS_C_ENABLED
+// <o> BLE_HRS_C_RR_INTERVALS_MAX_CNT - Maximum number of RR_INTERVALS per notification to be decoded
+#ifndef BLE_HRS_C_RR_INTERVALS_MAX_CNT
+#define BLE_HRS_C_RR_INTERVALS_MAX_CNT 30
+#endif
+
+#endif //BLE_HRS_C_ENABLED
+// </e>
+
+// <q> BLE_HRS_ENABLED  - ble_hrs - Heart Rate Service
+
+
+#ifndef BLE_HRS_ENABLED
+#define BLE_HRS_ENABLED 0
+#endif
+
+// <q> BLE_HTS_ENABLED  - ble_hts - Health Thermometer Service
+
+
+#ifndef BLE_HTS_ENABLED
+#define BLE_HTS_ENABLED 0
+#endif
+
+// <q> BLE_IAS_C_ENABLED  - ble_ias_c - Immediate Alert Service Client
+
+
+#ifndef BLE_IAS_C_ENABLED
+#define BLE_IAS_C_ENABLED 0
+#endif
+
+// <q> BLE_IAS_ENABLED  - ble_ias - Immediate Alert Service
+
+
+#ifndef BLE_IAS_ENABLED
+#define BLE_IAS_ENABLED 0
+#endif
+
+// <q> BLE_LBS_C_ENABLED  - ble_lbs_c - Nordic LED Button Service Client
+
+
+#ifndef BLE_LBS_C_ENABLED
+#define BLE_LBS_C_ENABLED 0
+#endif
+
+// <q> BLE_LBS_ENABLED  - ble_lbs - LED Button Service
+
+
+#ifndef BLE_LBS_ENABLED
+#define BLE_LBS_ENABLED 0
+#endif
+
+// <q> BLE_LLS_ENABLED  - ble_lls - Link Loss Service
+
+
+#ifndef BLE_LLS_ENABLED
+#define BLE_LLS_ENABLED 0
+#endif
+
+// <q> BLE_NUS_C_ENABLED  - ble_nus_c - Nordic UART Central Service
+
+
+#ifndef BLE_NUS_C_ENABLED
+#define BLE_NUS_C_ENABLED 0
+#endif
+
+// <q> BLE_NUS_ENABLED  - ble_nus - Nordic UART Service
+
+
+#ifndef BLE_NUS_ENABLED
+#define BLE_NUS_ENABLED 1
+#endif
+
+// <q> BLE_RSCS_C_ENABLED  - ble_rscs_c - Running Speed and Cadence Client
+
+
+#ifndef BLE_RSCS_C_ENABLED
+#define BLE_RSCS_C_ENABLED 0
+#endif
+
+// <q> BLE_RSCS_ENABLED  - ble_rscs - Running Speed and Cadence Service
+
+
+#ifndef BLE_RSCS_ENABLED
+#define BLE_RSCS_ENABLED 0
+#endif
+
+// <q> BLE_TPS_ENABLED  - ble_tps - TX Power Service
+
+
+#ifndef BLE_TPS_ENABLED
+#define BLE_TPS_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_Drivers
+
+//==========================================================
+// <e> APP_USBD_ENABLED - app_usbd - USB Device library
+//==========================================================
+#ifndef APP_USBD_ENABLED
+#define APP_USBD_ENABLED 0
+#endif
+#if  APP_USBD_ENABLED
+// <o> APP_USBD_VID - Vendor ID  <0x0000-0xFFFF>
+
+
+// <i> Vendor ID ordered from USB IF: http://www.usb.org/developers/vendor/
+
+#ifndef APP_USBD_VID
+#define APP_USBD_VID 0
+#endif
+
+// <o> APP_USBD_PID - Product ID  <0x0000-0xFFFF>
+
+
+// <i> Selected Product ID
+
+#ifndef APP_USBD_PID
+#define APP_USBD_PID 0
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MAJOR - Device version, major part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MAJOR
+#define APP_USBD_DEVICE_VER_MAJOR 1
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MINOR - Device version, minor part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MINOR
+#define APP_USBD_DEVICE_VER_MINOR 0
+#endif
+
+#endif //APP_USBD_ENABLED
+// </e>
+
+// <e> CLOCK_ENABLED - nrf_drv_clock - CLOCK peripheral driver
+//==========================================================
+#ifndef CLOCK_ENABLED
+#define CLOCK_ENABLED 1
+#endif
+#if  CLOCK_ENABLED
+// <o> CLOCK_CONFIG_XTAL_FREQ  - HF XTAL Frequency
+
+// <0=> Default (64 MHz)
+
+#ifndef CLOCK_CONFIG_XTAL_FREQ
+#define CLOCK_CONFIG_XTAL_FREQ 0
+#endif
+
+// <o> CLOCK_CONFIG_LF_SRC  - LF Clock Source
+
+// <0=> RC
+// <1=> XTAL
+// <2=> Synth
+
+#ifndef CLOCK_CONFIG_LF_SRC
+#define CLOCK_CONFIG_LF_SRC 1
+#endif
+
+// <o> CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef CLOCK_CONFIG_IRQ_PRIORITY
+#define CLOCK_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef CLOCK_CONFIG_LOG_ENABLED
+#define CLOCK_CONFIG_LOG_ENABLED 0
+#endif
+#if  CLOCK_CONFIG_LOG_ENABLED
+// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef CLOCK_CONFIG_LOG_LEVEL
+#define CLOCK_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_INFO_COLOR
+#define CLOCK_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_DEBUG_COLOR
+#define CLOCK_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //CLOCK_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //CLOCK_ENABLED
+// </e>
+
+// <e> COMP_ENABLED - nrf_drv_comp - COMP peripheral driver
+//==========================================================
+#ifndef COMP_ENABLED
+#define COMP_ENABLED 0
+#endif
+#if  COMP_ENABLED
+// <o> COMP_CONFIG_REF  - Reference voltage
+
+// <0=> Internal 1.2V
+// <1=> Internal 1.8V
+// <2=> Internal 2.4V
+// <4=> VDD
+// <7=> ARef
+
+#ifndef COMP_CONFIG_REF
+#define COMP_CONFIG_REF 1
+#endif
+
+// <o> COMP_CONFIG_MAIN_MODE  - Main mode
+
+// <0=> Single ended
+// <1=> Differential
+
+#ifndef COMP_CONFIG_MAIN_MODE
+#define COMP_CONFIG_MAIN_MODE 0
+#endif
+
+// <o> COMP_CONFIG_SPEED_MODE  - Speed mode
+
+// <0=> Low power
+// <1=> Normal
+// <2=> High speed
+
+#ifndef COMP_CONFIG_SPEED_MODE
+#define COMP_CONFIG_SPEED_MODE 2
+#endif
+
+// <o> COMP_CONFIG_HYST  - Hystheresis
+
+// <0=> No
+// <1=> 50mV
+
+#ifndef COMP_CONFIG_HYST
+#define COMP_CONFIG_HYST 0
+#endif
+
+// <o> COMP_CONFIG_ISOURCE  - Current Source
+
+// <0=> Off
+// <1=> 2.5 uA
+// <2=> 5 uA
+// <3=> 10 uA
+
+#ifndef COMP_CONFIG_ISOURCE
+#define COMP_CONFIG_ISOURCE 0
+#endif
+
+// <o> COMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_INPUT
+#define COMP_CONFIG_INPUT 0
+#endif
+
+// <o> COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_IRQ_PRIORITY
+#define COMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMP_CONFIG_LOG_ENABLED
+#define COMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMP_CONFIG_LOG_ENABLED
+// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMP_CONFIG_LOG_LEVEL
+#define COMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_INFO_COLOR
+#define COMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_DEBUG_COLOR
+#define COMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //COMP_ENABLED
+// </e>
+
+// <e> EGU_ENABLED - nrf_drv_swi - SWI(EGU) peripheral driver
+//==========================================================
+#ifndef EGU_ENABLED
+#define EGU_ENABLED 0
+#endif
+#if  EGU_ENABLED
+// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SWI_CONFIG_LOG_ENABLED
+#define SWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SWI_CONFIG_LOG_ENABLED
+// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SWI_CONFIG_LOG_LEVEL
+#define SWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_INFO_COLOR
+#define SWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_DEBUG_COLOR
+#define SWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SWI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //EGU_ENABLED
+// </e>
+
+// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
+//==========================================================
+#ifndef GPIOTE_ENABLED
+#define GPIOTE_ENABLED 1
+#endif
+#if  GPIOTE_ENABLED
+// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins
+#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
+#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
+#endif
+
+// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
+#define GPIOTE_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef GPIOTE_CONFIG_LOG_ENABLED
+#define GPIOTE_CONFIG_LOG_ENABLED 0
+#endif
+#if  GPIOTE_CONFIG_LOG_ENABLED
+// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef GPIOTE_CONFIG_LOG_LEVEL
+#define GPIOTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_INFO_COLOR
+#define GPIOTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_DEBUG_COLOR
+#define GPIOTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //GPIOTE_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //GPIOTE_ENABLED
+// </e>
+
+// <e> I2S_ENABLED - nrf_drv_i2s - I2S peripheral driver
+//==========================================================
+#ifndef I2S_ENABLED
+#define I2S_ENABLED 0
+#endif
+#if  I2S_ENABLED
+// <o> I2S_CONFIG_SCK_PIN - SCK pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SCK_PIN
+#define I2S_CONFIG_SCK_PIN 31
+#endif
+
+// <o> I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31>
+
+
+#ifndef I2S_CONFIG_LRCK_PIN
+#define I2S_CONFIG_LRCK_PIN 30
+#endif
+
+// <o> I2S_CONFIG_MCK_PIN - MCK pin
+#ifndef I2S_CONFIG_MCK_PIN
+#define I2S_CONFIG_MCK_PIN 255
+#endif
+
+// <o> I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDOUT_PIN
+#define I2S_CONFIG_SDOUT_PIN 29
+#endif
+
+// <o> I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDIN_PIN
+#define I2S_CONFIG_SDIN_PIN 28
+#endif
+
+// <o> I2S_CONFIG_MASTER  - Mode
+
+// <0=> Master
+// <1=> Slave
+
+#ifndef I2S_CONFIG_MASTER
+#define I2S_CONFIG_MASTER 0
+#endif
+
+// <o> I2S_CONFIG_FORMAT  - Format
+
+// <0=> I2S
+// <1=> Aligned
+
+#ifndef I2S_CONFIG_FORMAT
+#define I2S_CONFIG_FORMAT 0
+#endif
+
+// <o> I2S_CONFIG_ALIGN  - Alignment
+
+// <0=> Left
+// <1=> Right
+
+#ifndef I2S_CONFIG_ALIGN
+#define I2S_CONFIG_ALIGN 0
+#endif
+
+// <o> I2S_CONFIG_SWIDTH  - Sample width (bits)
+
+// <0=> 8
+// <1=> 16
+// <2=> 24
+
+#ifndef I2S_CONFIG_SWIDTH
+#define I2S_CONFIG_SWIDTH 1
+#endif
+
+// <o> I2S_CONFIG_CHANNELS  - Channels
+
+// <0=> Stereo
+// <1=> Left
+// <2=> Right
+
+#ifndef I2S_CONFIG_CHANNELS
+#define I2S_CONFIG_CHANNELS 1
+#endif
+
+// <o> I2S_CONFIG_MCK_SETUP  - MCK behavior
+
+// <0=> Disabled
+// <2147483648=> 32MHz/2
+// <1342177280=> 32MHz/3
+// <1073741824=> 32MHz/4
+// <805306368=> 32MHz/5
+// <671088640=> 32MHz/6
+// <536870912=> 32MHz/8
+// <402653184=> 32MHz/10
+// <369098752=> 32MHz/11
+// <285212672=> 32MHz/15
+// <268435456=> 32MHz/16
+// <201326592=> 32MHz/21
+// <184549376=> 32MHz/23
+// <142606336=> 32MHz/30
+// <138412032=> 32MHz/31
+// <134217728=> 32MHz/32
+// <100663296=> 32MHz/42
+// <68157440=> 32MHz/63
+// <34340864=> 32MHz/125
+
+#ifndef I2S_CONFIG_MCK_SETUP
+#define I2S_CONFIG_MCK_SETUP 536870912
+#endif
+
+// <o> I2S_CONFIG_RATIO  - MCK/LRCK ratio
+
+// <0=> 32x
+// <1=> 48x
+// <2=> 64x
+// <3=> 96x
+// <4=> 128x
+// <5=> 192x
+// <6=> 256x
+// <7=> 384x
+// <8=> 512x
+
+#ifndef I2S_CONFIG_RATIO
+#define I2S_CONFIG_RATIO 2000
+#endif
+
+// <o> I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef I2S_CONFIG_IRQ_PRIORITY
+#define I2S_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef I2S_CONFIG_LOG_ENABLED
+#define I2S_CONFIG_LOG_ENABLED 0
+#endif
+#if  I2S_CONFIG_LOG_ENABLED
+// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef I2S_CONFIG_LOG_LEVEL
+#define I2S_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_INFO_COLOR
+#define I2S_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_DEBUG_COLOR
+#define I2S_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //I2S_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //I2S_ENABLED
+// </e>
+
+// <e> LPCOMP_ENABLED - nrf_drv_lpcomp - LPCOMP peripheral driver
+//==========================================================
+#ifndef LPCOMP_ENABLED
+#define LPCOMP_ENABLED 0
+#endif
+#if  LPCOMP_ENABLED
+// <o> LPCOMP_CONFIG_REFERENCE  - Reference voltage
+
+// <0=> Supply 1/8
+// <1=> Supply 2/8
+// <2=> Supply 3/8
+// <3=> Supply 4/8
+// <4=> Supply 5/8
+// <5=> Supply 6/8
+// <6=> Supply 7/8
+// <8=> Supply 1/16 (nRF52)
+// <9=> Supply 3/16 (nRF52)
+// <10=> Supply 5/16 (nRF52)
+// <11=> Supply 7/16 (nRF52)
+// <12=> Supply 9/16 (nRF52)
+// <13=> Supply 11/16 (nRF52)
+// <14=> Supply 13/16 (nRF52)
+// <15=> Supply 15/16 (nRF52)
+// <7=> External Ref 0
+// <65543=> External Ref 1
+
+#ifndef LPCOMP_CONFIG_REFERENCE
+#define LPCOMP_CONFIG_REFERENCE 3
+#endif
+
+// <o> LPCOMP_CONFIG_DETECTION  - Detection
+
+// <0=> Crossing
+// <1=> Up
+// <2=> Down
+
+#ifndef LPCOMP_CONFIG_DETECTION
+#define LPCOMP_CONFIG_DETECTION 2
+#endif
+
+// <o> LPCOMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_INPUT
+#define LPCOMP_CONFIG_INPUT 0
+#endif
+
+// <q> LPCOMP_CONFIG_HYST  - Hysteresis
+
+
+#ifndef LPCOMP_CONFIG_HYST
+#define LPCOMP_CONFIG_HYST 0
+#endif
+
+// <o> LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_IRQ_PRIORITY
+#define LPCOMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef LPCOMP_CONFIG_LOG_ENABLED
+#define LPCOMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  LPCOMP_CONFIG_LOG_ENABLED
+// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef LPCOMP_CONFIG_LOG_LEVEL
+#define LPCOMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_INFO_COLOR
+#define LPCOMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_DEBUG_COLOR
+#define LPCOMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //LPCOMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //LPCOMP_ENABLED
+// </e>
+
+// <e> PDM_ENABLED - nrf_drv_pdm - PDM peripheral driver
+//==========================================================
+#ifndef PDM_ENABLED
+#define PDM_ENABLED 0
+#endif
+#if  PDM_ENABLED
+// <o> PDM_CONFIG_MODE  - Mode
+
+// <0=> Stereo
+// <1=> Mono
+
+#ifndef PDM_CONFIG_MODE
+#define PDM_CONFIG_MODE 1
+#endif
+
+// <o> PDM_CONFIG_EDGE  - Edge
+
+// <0=> Left falling
+// <1=> Left rising
+
+#ifndef PDM_CONFIG_EDGE
+#define PDM_CONFIG_EDGE 0
+#endif
+
+// <o> PDM_CONFIG_CLOCK_FREQ  - Clock frequency
+
+// <134217728=> 1000k
+// <138412032=> 1032k (default)
+// <142606336=> 1067k
+
+#ifndef PDM_CONFIG_CLOCK_FREQ
+#define PDM_CONFIG_CLOCK_FREQ 138412032
+#endif
+
+// <o> PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PDM_CONFIG_IRQ_PRIORITY
+#define PDM_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PDM_CONFIG_LOG_ENABLED
+#define PDM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PDM_CONFIG_LOG_ENABLED
+// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PDM_CONFIG_LOG_LEVEL
+#define PDM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_INFO_COLOR
+#define PDM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_DEBUG_COLOR
+#define PDM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PDM_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PDM_ENABLED
+// </e>
+
+// <e> PERIPHERAL_RESOURCE_SHARING_ENABLED - nrf_drv_common - Peripheral drivers common module
+//==========================================================
+#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
+#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
+#endif
+#if  PERIPHERAL_RESOURCE_SHARING_ENABLED
+// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMMON_CONFIG_LOG_ENABLED
+#define COMMON_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMMON_CONFIG_LOG_ENABLED
+// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMMON_CONFIG_LOG_LEVEL
+#define COMMON_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_INFO_COLOR
+#define COMMON_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_DEBUG_COLOR
+#define COMMON_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMMON_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PERIPHERAL_RESOURCE_SHARING_ENABLED
+// </e>
+
+// <e> POWER_ENABLED - nrf_drv_power - POWER peripheral driver
+//==========================================================
+#ifndef POWER_ENABLED
+#define POWER_ENABLED 0
+#endif
+#if  POWER_ENABLED
+// <o> POWER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef POWER_CONFIG_IRQ_PRIORITY
+#define POWER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCEN
+#define POWER_CONFIG_DEFAULT_DCDCEN 0
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCENHV
+#define POWER_CONFIG_DEFAULT_DCDCENHV 0
+#endif
+
+#endif //POWER_ENABLED
+// </e>
+
+// <e> PPI_ENABLED - nrf_drv_ppi - PPI peripheral driver
+//==========================================================
+#ifndef PPI_ENABLED
+#define PPI_ENABLED 0
+#endif
+#if  PPI_ENABLED
+// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PPI_CONFIG_LOG_ENABLED
+#define PPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  PPI_CONFIG_LOG_ENABLED
+// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PPI_CONFIG_LOG_LEVEL
+#define PPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_INFO_COLOR
+#define PPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_DEBUG_COLOR
+#define PPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PPI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PPI_ENABLED
+// </e>
+
+// <e> PWM_ENABLED - nrf_drv_pwm - PWM peripheral driver
+//==========================================================
+#ifndef PWM_ENABLED
+#define PWM_ENABLED 1
+#endif
+#if  PWM_ENABLED
+// <o> PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
+#define PWM_DEFAULT_CONFIG_OUT0_PIN 2
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
+#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
+#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
+#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 MHz
+
+#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
+#define PWM_DEFAULT_CONFIG_BASE_CLOCK 7
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
+
+// <0=> Up
+// <1=> Up and Down
+
+#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
+#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_TOP_VALUE - Top value
+#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
+#define PWM_DEFAULT_CONFIG_TOP_VALUE 46
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
+
+// <0=> Common
+// <1=> Grouped
+// <2=> Individual
+// <3=> Waveform
+
+#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
+#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
+
+// <0=> Auto
+// <1=> Triggered
+
+#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
+#define PWM_DEFAULT_CONFIG_STEP_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> PWM0_ENABLED  - Enable PWM0 instance
+
+
+#ifndef PWM0_ENABLED
+#define PWM0_ENABLED 1
+#endif
+
+// <q> PWM1_ENABLED  - Enable PWM1 instance
+
+
+#ifndef PWM1_ENABLED
+#define PWM1_ENABLED 0
+#endif
+
+// <q> PWM2_ENABLED  - Enable PWM2 instance
+
+
+#ifndef PWM2_ENABLED
+#define PWM2_ENABLED 0
+#endif
+
+// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PWM_CONFIG_LOG_ENABLED
+#define PWM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PWM_CONFIG_LOG_ENABLED
+// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PWM_CONFIG_LOG_LEVEL
+#define PWM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_INFO_COLOR
+#define PWM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_DEBUG_COLOR
+#define PWM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PWM_CONFIG_LOG_ENABLED
+// </e>
+
+// <e> PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED - Enables nRF52 Anomaly 109 workaround for PWM.
+
+// <i> The workaround uses interrupts to wake up the CPU and ensure
+// <i> it is active when PWM is about to start a DMA transfer. For
+// <i> initial transfer, done when a playback is started via PPI,
+// <i> a specific EGU instance is used to generate the interrupt.
+// <i> During the playback, the PWM interrupt triggered on SEQEND
+// <i> event of a preceding sequence is used to protect the transfer
+// <i> done for the next sequence to be played.
+//==========================================================
+#ifndef PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+#if  PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// <o> PWM_NRF52_ANOMALY_109_EGU_INSTANCE  - EGU instance used by the nRF52 Anomaly 109 workaround for PWM.
+
+// <0=> EGU0
+// <1=> EGU1
+// <2=> EGU2
+// <3=> EGU3
+// <4=> EGU4
+// <5=> EGU5
+
+#ifndef PWM_NRF52_ANOMALY_109_EGU_INSTANCE
+#define PWM_NRF52_ANOMALY_109_EGU_INSTANCE 5
+#endif
+
+#endif //PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// </e>
+
+#endif //PWM_ENABLED
+// </e>
+
+// <e> QDEC_ENABLED - nrf_drv_qdec - QDEC peripheral driver
+//==========================================================
+#ifndef QDEC_ENABLED
+#define QDEC_ENABLED 0
+#endif
+#if  QDEC_ENABLED
+// <o> QDEC_CONFIG_REPORTPER  - Report period
+
+// <0=> 10 Samples
+// <1=> 40 Samples
+// <2=> 80 Samples
+// <3=> 120 Samples
+// <4=> 160 Samples
+// <5=> 200 Samples
+// <6=> 240 Samples
+// <7=> 280 Samples
+
+#ifndef QDEC_CONFIG_REPORTPER
+#define QDEC_CONFIG_REPORTPER 0
+#endif
+
+// <o> QDEC_CONFIG_SAMPLEPER  - Sample period
+
+// <0=> 128 us
+// <1=> 256 us
+// <2=> 512 us
+// <3=> 1024 us
+// <4=> 2048 us
+// <5=> 4096 us
+// <6=> 8192 us
+// <7=> 16384 us
+
+#ifndef QDEC_CONFIG_SAMPLEPER
+#define QDEC_CONFIG_SAMPLEPER 7
+#endif
+
+// <o> QDEC_CONFIG_PIO_A - A pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_A
+#define QDEC_CONFIG_PIO_A 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_B - B pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_B
+#define QDEC_CONFIG_PIO_B 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_LED - LED pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_LED
+#define QDEC_CONFIG_PIO_LED 31
+#endif
+
+// <o> QDEC_CONFIG_LEDPRE - LED pre
+#ifndef QDEC_CONFIG_LEDPRE
+#define QDEC_CONFIG_LEDPRE 511
+#endif
+
+// <o> QDEC_CONFIG_LEDPOL  - LED polarity
+
+// <0=> Active low
+// <1=> Active high
+
+#ifndef QDEC_CONFIG_LEDPOL
+#define QDEC_CONFIG_LEDPOL 1
+#endif
+
+// <q> QDEC_CONFIG_DBFEN  - Debouncing enable
+
+
+#ifndef QDEC_CONFIG_DBFEN
+#define QDEC_CONFIG_DBFEN 0
+#endif
+
+// <q> QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
+
+
+#ifndef QDEC_CONFIG_SAMPLE_INTEN
+#define QDEC_CONFIG_SAMPLE_INTEN 0
+#endif
+
+// <o> QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef QDEC_CONFIG_IRQ_PRIORITY
+#define QDEC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef QDEC_CONFIG_LOG_ENABLED
+#define QDEC_CONFIG_LOG_ENABLED 0
+#endif
+#if  QDEC_CONFIG_LOG_ENABLED
+// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef QDEC_CONFIG_LOG_LEVEL
+#define QDEC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_INFO_COLOR
+#define QDEC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_DEBUG_COLOR
+#define QDEC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //QDEC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //QDEC_ENABLED
+// </e>
+
+// <e> RNG_ENABLED - nrf_drv_rng - RNG peripheral driver
+//==========================================================
+#ifndef RNG_ENABLED
+#define RNG_ENABLED 0
+#endif
+#if  RNG_ENABLED
+// <q> RNG_CONFIG_ERROR_CORRECTION  - Error correction
+
+
+#ifndef RNG_CONFIG_ERROR_CORRECTION
+#define RNG_CONFIG_ERROR_CORRECTION 0
+#endif
+
+// <o> RNG_CONFIG_POOL_SIZE - Pool size
+#ifndef RNG_CONFIG_POOL_SIZE
+#define RNG_CONFIG_POOL_SIZE 32
+#endif
+
+// <o> RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RNG_CONFIG_IRQ_PRIORITY
+#define RNG_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RNG_CONFIG_LOG_ENABLED
+#define RNG_CONFIG_LOG_ENABLED 0
+#endif
+#if  RNG_CONFIG_LOG_ENABLED
+// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RNG_CONFIG_LOG_LEVEL
+#define RNG_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_INFO_COLOR
+#define RNG_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_DEBUG_COLOR
+#define RNG_CONFIG_DEBUG_COLOR 0
+#endif
+
+// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
+
+
+#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
+#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
+#endif
+
+#endif //RNG_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RNG_ENABLED
+// </e>
+
+// <e> RTC_ENABLED - nrf_drv_rtc - RTC peripheral driver
+//==========================================================
+#ifndef RTC_ENABLED
+#define RTC_ENABLED 0
+#endif
+#if  RTC_ENABLED
+// <o> RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768>
+
+
+#ifndef RTC_DEFAULT_CONFIG_FREQUENCY
+#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
+#endif
+
+// <q> RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
+
+
+#ifndef RTC_DEFAULT_CONFIG_RELIABLE
+#define RTC_DEFAULT_CONFIG_RELIABLE 0
+#endif
+
+// <o> RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RTC_DEFAULT_CONFIG_IRQ_PRIORITY
+#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> RTC0_ENABLED  - Enable RTC0 instance
+
+
+#ifndef RTC0_ENABLED
+#define RTC0_ENABLED 0
+#endif
+
+// <q> RTC1_ENABLED  - Enable RTC1 instance
+
+
+#ifndef RTC1_ENABLED
+#define RTC1_ENABLED 0
+#endif
+
+// <q> RTC2_ENABLED  - Enable RTC2 instance
+
+
+#ifndef RTC2_ENABLED
+#define RTC2_ENABLED 0
+#endif
+
+// <o> NRF_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt
+#ifndef NRF_MAXIMUM_LATENCY_US
+#define NRF_MAXIMUM_LATENCY_US 2000
+#endif
+
+// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RTC_CONFIG_LOG_ENABLED
+#define RTC_CONFIG_LOG_ENABLED 0
+#endif
+#if  RTC_CONFIG_LOG_ENABLED
+// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RTC_CONFIG_LOG_LEVEL
+#define RTC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_INFO_COLOR
+#define RTC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_DEBUG_COLOR
+#define RTC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //RTC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RTC_ENABLED
+// </e>
+
+// <e> SAADC_ENABLED - nrf_drv_saadc - SAADC peripheral driver
+//==========================================================
+#ifndef SAADC_ENABLED
+#define SAADC_ENABLED 1
+#endif
+#if  SAADC_ENABLED
+// <o> SAADC_CONFIG_RESOLUTION  - Resolution
+
+// <0=> 8 bit
+// <1=> 10 bit
+// <2=> 12 bit
+// <3=> 14 bit
+
+#ifndef SAADC_CONFIG_RESOLUTION
+#define SAADC_CONFIG_RESOLUTION 2
+#endif
+
+// <o> SAADC_CONFIG_OVERSAMPLE  - Sample period
+
+// <0=> Disabled
+// <1=> 2x
+// <2=> 4x
+// <3=> 8x
+// <4=> 16x
+// <5=> 32x
+// <6=> 64x
+// <7=> 128x
+// <8=> 256x
+
+#ifndef SAADC_CONFIG_OVERSAMPLE
+#define SAADC_CONFIG_OVERSAMPLE 0
+#endif
+
+// <q> SAADC_CONFIG_LP_MODE  - Enabling low power mode
+
+
+#ifndef SAADC_CONFIG_LP_MODE
+#define SAADC_CONFIG_LP_MODE 0
+#endif
+
+// <o> SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SAADC_CONFIG_IRQ_PRIORITY
+#define SAADC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SAADC_CONFIG_LOG_ENABLED
+#define SAADC_CONFIG_LOG_ENABLED 0
+#endif
+#if  SAADC_CONFIG_LOG_ENABLED
+// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SAADC_CONFIG_LOG_LEVEL
+#define SAADC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_INFO_COLOR
+#define SAADC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_DEBUG_COLOR
+#define SAADC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SAADC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //SAADC_ENABLED
+// </e>
+
+// <e> SPIS_ENABLED - nrf_drv_spis - SPI Slave driver
+//==========================================================
+#ifndef SPIS_ENABLED
+#define SPIS_ENABLED 0
+#endif
+#if  SPIS_ENABLED
+// <o> SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> SPIS_DEFAULT_MODE  - Mode
+
+// <0=> MODE_0
+// <1=> MODE_1
+// <2=> MODE_2
+// <3=> MODE_3
+
+#ifndef SPIS_DEFAULT_MODE
+#define SPIS_DEFAULT_MODE 0
+#endif
+
+// <o> SPIS_DEFAULT_BIT_ORDER  - SPIS default bit order
+
+// <0=> MSB first
+// <1=> LSB first
+
+#ifndef SPIS_DEFAULT_BIT_ORDER
+#define SPIS_DEFAULT_BIT_ORDER 0
+#endif
+
+// <o> SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_DEF
+#define SPIS_DEFAULT_DEF 255
+#endif
+
+// <o> SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_ORC
+#define SPIS_DEFAULT_ORC 255
+#endif
+
+// <q> SPIS0_ENABLED  - Enable SPIS0 instance
+
+
+#ifndef SPIS0_ENABLED
+#define SPIS0_ENABLED 0
+#endif
+
+// <q> SPIS1_ENABLED  - Enable SPIS1 instance
+
+
+#ifndef SPIS1_ENABLED
+#define SPIS1_ENABLED 0
+#endif
+
+// <q> SPIS2_ENABLED  - Enable SPIS2 instance
+
+
+#ifndef SPIS2_ENABLED
+#define SPIS2_ENABLED 0
+#endif
+
+// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPIS_CONFIG_LOG_ENABLED
+#define SPIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPIS_CONFIG_LOG_ENABLED
+// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPIS_CONFIG_LOG_LEVEL
+#define SPIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_INFO_COLOR
+#define SPIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_DEBUG_COLOR
+#define SPIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPIS_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 Anomaly 109 workaround for SPIS.
+
+
+// <i> The workaround uses a GPIOTE channel to generate interrupts
+// <i> on falling edges detected on the CSN line. This will make
+// <i> the CPU active for the moment when SPIS starts DMA transfers,
+// <i> and this way the transfers will be protected.
+// <i> This workaround uses GPIOTE driver, so this driver must be
+// <i> enabled as well.
+
+#ifndef SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPIS_ENABLED
+// </e>
+
+// <e> SPI_ENABLED - nrf_drv_spi - SPI/SPIM peripheral driver
+//==========================================================
+#ifndef SPI_ENABLED
+#define SPI_ENABLED 0
+#endif
+#if  SPI_ENABLED
+// <o> SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SPI0_ENABLED - Enable SPI0 instance
+//==========================================================
+#ifndef SPI0_ENABLED
+#define SPI0_ENABLED 0
+#endif
+#if  SPI0_ENABLED
+// <q> SPI0_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI0_USE_EASY_DMA
+#define SPI0_USE_EASY_DMA 1
+#endif
+
+// <o> SPI0_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI0_DEFAULT_FREQUENCY
+#define SPI0_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI0_ENABLED
+// </e>
+
+// <e> SPI1_ENABLED - Enable SPI1 instance
+//==========================================================
+#ifndef SPI1_ENABLED
+#define SPI1_ENABLED 0
+#endif
+#if  SPI1_ENABLED
+// <q> SPI1_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI1_USE_EASY_DMA
+#define SPI1_USE_EASY_DMA 1
+#endif
+
+// <o> SPI1_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI1_DEFAULT_FREQUENCY
+#define SPI1_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI1_ENABLED
+// </e>
+
+// <e> SPI2_ENABLED - Enable SPI2 instance
+//==========================================================
+#ifndef SPI2_ENABLED
+#define SPI2_ENABLED 0
+#endif
+#if  SPI2_ENABLED
+// <q> SPI2_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI2_USE_EASY_DMA
+#define SPI2_USE_EASY_DMA 1
+#endif
+
+// <q> SPI2_DEFAULT_FREQUENCY  - Use EasyDMA
+
+
+#ifndef SPI2_DEFAULT_FREQUENCY
+#define SPI2_DEFAULT_FREQUENCY 1
+#endif
+
+#endif //SPI2_ENABLED
+// </e>
+
+// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPI_CONFIG_LOG_ENABLED
+#define SPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPI_CONFIG_LOG_ENABLED
+// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPI_CONFIG_LOG_LEVEL
+#define SPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_INFO_COLOR
+#define SPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_DEBUG_COLOR
+#define SPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for SPIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> a start event of zero-length transmission to start the clock. This
+// <i> ensures that the DMA transfer will be executed without issues and
+// <i> that the proper transfer will be started. See more in the Errata
+// <i> document or Anomaly 109 Addendum located at
+// <i> https://infocenter.nordicsemi.com/
+
+#ifndef SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPI_ENABLED
+// </e>
+
+// <e> TIMER_ENABLED - nrf_drv_timer - TIMER periperal driver
+//==========================================================
+#ifndef TIMER_ENABLED
+#define TIMER_ENABLED 0
+#endif
+#if  TIMER_ENABLED
+// <o> TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 kHz
+// <8=> 62.5 kHz
+// <9=> 31.25 kHz
+
+#ifndef TIMER_DEFAULT_CONFIG_FREQUENCY
+#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
+
+// <0=> Timer
+// <1=> Counter
+
+#ifndef TIMER_DEFAULT_CONFIG_MODE
+#define TIMER_DEFAULT_CONFIG_MODE 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
+
+// <0=> 16 bit
+// <1=> 8 bit
+// <2=> 24 bit
+// <3=> 32 bit
+
+#ifndef TIMER_DEFAULT_CONFIG_BIT_WIDTH
+#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TIMER0_ENABLED  - Enable TIMER0 instance
+
+
+#ifndef TIMER0_ENABLED
+#define TIMER0_ENABLED 0
+#endif
+
+// <q> TIMER1_ENABLED  - Enable TIMER1 instance
+
+
+#ifndef TIMER1_ENABLED
+#define TIMER1_ENABLED 0
+#endif
+
+// <q> TIMER2_ENABLED  - Enable TIMER2 instance
+
+
+#ifndef TIMER2_ENABLED
+#define TIMER2_ENABLED 0
+#endif
+
+// <q> TIMER3_ENABLED  - Enable TIMER3 instance
+
+
+#ifndef TIMER3_ENABLED
+#define TIMER3_ENABLED 0
+#endif
+
+// <q> TIMER4_ENABLED  - Enable TIMER4 instance
+
+
+#ifndef TIMER4_ENABLED
+#define TIMER4_ENABLED 0
+#endif
+
+// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TIMER_CONFIG_LOG_ENABLED
+#define TIMER_CONFIG_LOG_ENABLED 0
+#endif
+#if  TIMER_CONFIG_LOG_ENABLED
+// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TIMER_CONFIG_LOG_LEVEL
+#define TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_INFO_COLOR
+#define TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_DEBUG_COLOR
+#define TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TIMER_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TIMER_ENABLED
+// </e>
+
+// <e> TWIS_ENABLED - nrf_drv_twis - TWIS peripheral driver
+//==========================================================
+#ifndef TWIS_ENABLED
+#define TWIS_ENABLED 0
+#endif
+#if  TWIS_ENABLED
+// <o> TWIS_DEFAULT_CONFIG_ADDR0 - Address0
+#ifndef TWIS_DEFAULT_CONFIG_ADDR0
+#define TWIS_DEFAULT_CONFIG_ADDR0 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_ADDR1 - Address1
+#ifndef TWIS_DEFAULT_CONFIG_ADDR1
+#define TWIS_DEFAULT_CONFIG_ADDR1 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
+#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
+#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TWIS0_ENABLED  - Enable TWIS0 instance
+
+
+#ifndef TWIS0_ENABLED
+#define TWIS0_ENABLED 0
+#endif
+
+// <q> TWIS1_ENABLED  - Enable TWIS1 instance
+
+
+#ifndef TWIS1_ENABLED
+#define TWIS1_ENABLED 0
+#endif
+
+// <q> TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
+
+
+// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
+
+#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
+#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
+#endif
+
+// <q> TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
+
+
+// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
+
+#ifndef TWIS_NO_SYNC_MODE
+#define TWIS_NO_SYNC_MODE 0
+#endif
+
+// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWIS_CONFIG_LOG_ENABLED
+#define TWIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWIS_CONFIG_LOG_ENABLED
+// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWIS_CONFIG_LOG_LEVEL
+#define TWIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_INFO_COLOR
+#define TWIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_DEBUG_COLOR
+#define TWIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWIS_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TWIS_ENABLED
+// </e>
+
+// <e> TWI_ENABLED - nrf_drv_twi - TWI/TWIM peripheral driver
+//==========================================================
+#ifndef TWI_ENABLED
+#define TWI_ENABLED 0
+#endif
+#if  TWI_ENABLED
+// <o> TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
+
+// <26738688=> 100k
+// <67108864=> 250k
+// <104857600=> 400k
+
+#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
+#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_CLR_BUS_INIT  - Enables bus clearing procedure during init
+
+
+#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
+#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+
+
+#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> TWI0_ENABLED - Enable TWI0 instance
+//==========================================================
+#ifndef TWI0_ENABLED
+#define TWI0_ENABLED 0
+#endif
+#if  TWI0_ENABLED
+// <q> TWI0_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI0_USE_EASY_DMA
+#define TWI0_USE_EASY_DMA 0
+#endif
+
+#endif //TWI0_ENABLED
+// </e>
+
+// <e> TWI1_ENABLED - Enable TWI1 instance
+//==========================================================
+#ifndef TWI1_ENABLED
+#define TWI1_ENABLED 0
+#endif
+#if  TWI1_ENABLED
+// <q> TWI1_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI1_USE_EASY_DMA
+#define TWI1_USE_EASY_DMA 0
+#endif
+
+#endif //TWI1_ENABLED
+// </e>
+
+// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWI_CONFIG_LOG_ENABLED
+#define TWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWI_CONFIG_LOG_ENABLED
+// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWI_CONFIG_LOG_LEVEL
+#define TWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_INFO_COLOR
+#define TWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_DEBUG_COLOR
+#define TWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for TWIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> the start event of zero-frequency transmission, clear the
+// <i> peripheral, set desired frequency, start the peripheral, and
+// <i> the proper transmission. See more in the Errata document or
+// <i> Anomaly 109 Addendum located at https://infocenter.nordicsemi.com/
+
+#ifndef TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //TWI_ENABLED
+// </e>
+
+// <e> UART_ENABLED - nrf_drv_uart - UART/UARTE peripheral driver
+//==========================================================
+#ifndef UART_ENABLED
+#define UART_ENABLED 1
+#endif
+#if  UART_ENABLED
+// <o> UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef UART_DEFAULT_CONFIG_HWFC
+#define UART_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_PARITY  - Parity
+
+// <0=> Excluded
+// <14=> Included
+
+#ifndef UART_DEFAULT_CONFIG_PARITY
+#define UART_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef UART_DEFAULT_CONFIG_BAUDRATE
+#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
+#endif
+
+// <o> UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef UART_DEFAULT_CONFIG_IRQ_PRIORITY
+#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> UART_EASY_DMA_SUPPORT  - Driver supporting EasyDMA
+
+
+#ifndef UART_EASY_DMA_SUPPORT
+#define UART_EASY_DMA_SUPPORT 0
+#endif
+
+// <q> UART_LEGACY_SUPPORT  - Driver supporting Legacy mode
+
+
+#ifndef UART_LEGACY_SUPPORT
+#define UART_LEGACY_SUPPORT 1
+#endif
+
+// <e> UART0_ENABLED - Enable UART0 instance
+//==========================================================
+#ifndef UART0_ENABLED
+#define UART0_ENABLED 1
+#endif
+#if  UART0_ENABLED
+// <q> UART0_CONFIG_USE_EASY_DMA  - Default setting for using EasyDMA
+
+
+#ifndef UART0_CONFIG_USE_EASY_DMA
+#define UART0_CONFIG_USE_EASY_DMA 0
+#endif
+
+#endif //UART0_ENABLED
+// </e>
+
+// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef UART_CONFIG_LOG_ENABLED
+#define UART_CONFIG_LOG_ENABLED 0
+#endif
+#if  UART_CONFIG_LOG_ENABLED
+// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef UART_CONFIG_LOG_LEVEL
+#define UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_INFO_COLOR
+#define UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_DEBUG_COLOR
+#define UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //UART_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //UART_ENABLED
+// </e>
+
+// <e> USBD_ENABLED - nrf_drv_usbd - USB driver
+//==========================================================
+#ifndef USBD_ENABLED
+#define USBD_ENABLED 0
+#endif
+#if  USBD_ENABLED
+// <o> USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef USBD_CONFIG_IRQ_PRIORITY
+#define USBD_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> NRF_DRV_USBD_DMASCHEDULER_MODE  - USBD SMA scheduler working scheme
+
+// <0=> Prioritized access
+// <1=> Round Robin
+
+#ifndef NRF_DRV_USBD_DMASCHEDULER_MODE
+#define NRF_DRV_USBD_DMASCHEDULER_MODE 0
+#endif
+
+// <q> NRF_USBD_DRV_LOG_ENABLED  - Enable logging
+
+
+#ifndef NRF_USBD_DRV_LOG_ENABLED
+#define NRF_USBD_DRV_LOG_ENABLED 0
+#endif
+
+#endif //USBD_ENABLED
+// </e>
+
+// <e> WDT_ENABLED - nrf_drv_wdt - WDT peripheral driver
+//==========================================================
+#ifndef WDT_ENABLED
+#define WDT_ENABLED 0
+#endif
+#if  WDT_ENABLED
+// <o> WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
+
+// <1=> Run in SLEEP, Pause in HALT
+// <8=> Pause in SLEEP, Run in HALT
+// <9=> Run in SLEEP and HALT
+// <0=> Pause in SLEEP and HALT
+
+#ifndef WDT_CONFIG_BEHAVIOUR
+#define WDT_CONFIG_BEHAVIOUR 1
+#endif
+
+// <o> WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295>
+
+
+#ifndef WDT_CONFIG_RELOAD_VALUE
+#define WDT_CONFIG_RELOAD_VALUE 2000
+#endif
+
+// <o> WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef WDT_CONFIG_IRQ_PRIORITY
+#define WDT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef WDT_CONFIG_LOG_ENABLED
+#define WDT_CONFIG_LOG_ENABLED 0
+#endif
+#if  WDT_CONFIG_LOG_ENABLED
+// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef WDT_CONFIG_LOG_LEVEL
+#define WDT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_INFO_COLOR
+#define WDT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_DEBUG_COLOR
+#define WDT_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //WDT_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //WDT_ENABLED
+// </e>
+
+// </h>
+//==========================================================
+
+// <h> nRF_Libraries
+
+//==========================================================
+// <q> APP_FIFO_ENABLED  - app_fifo - Software FIFO implementation
+
+
+#ifndef APP_FIFO_ENABLED
+#define APP_FIFO_ENABLED 1
+#endif
+
+// <q> APP_GPIOTE_ENABLED  - app_gpiote - GPIOTE events dispatcher
+
+
+#ifndef APP_GPIOTE_ENABLED
+#define APP_GPIOTE_ENABLED 0
+#endif
+
+// <q> APP_PWM_ENABLED  - app_pwm - PWM functionality
+
+
+#ifndef APP_PWM_ENABLED
+#define APP_PWM_ENABLED 0
+#endif
+
+// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
+//==========================================================
+#ifndef APP_SCHEDULER_ENABLED
+#define APP_SCHEDULER_ENABLED 1
+#endif
+#if  APP_SCHEDULER_ENABLED
+// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
+
+
+#ifndef APP_SCHEDULER_WITH_PAUSE
+#define APP_SCHEDULER_WITH_PAUSE 0
+#endif
+
+// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
+
+
+#ifndef APP_SCHEDULER_WITH_PROFILER
+#define APP_SCHEDULER_WITH_PROFILER 0
+#endif
+
+#endif //APP_SCHEDULER_ENABLED
+// </e>
+
+// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
+//==========================================================
+#ifndef APP_TIMER_ENABLED
+#define APP_TIMER_ENABLED 1
+#endif
+#if  APP_TIMER_ENABLED
+// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
+
+// <0=> 32768 Hz
+// <1=> 16384 Hz
+// <3=> 8192 Hz
+// <7=> 4096 Hz
+// <15=> 2048 Hz
+// <31=> 1024 Hz
+
+#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
+#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
+#endif
+
+// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
+#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue.
+// <i> Size of the queue depends on how many timers are used
+// <i> in the system, how often timers are started and overall
+// <i> system latency. If queue size is too small app_timer calls
+// <i> will fail.
+
+#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
+#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
+#endif
+
+// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
+
+
+#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
+#define APP_TIMER_CONFIG_USE_SCHEDULER 0
+#endif
+
+// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
+
+
+#ifndef APP_TIMER_WITH_PROFILER
+#define APP_TIMER_WITH_PROFILER 0
+#endif
+
+// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
+
+
+// <i> If option is enabled RTC is kept running even if there is no active timers.
+// <i> This option can be used when app_timer is used for timestamping.
+
+#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
+#define APP_TIMER_KEEPS_RTC_ACTIVE 0
+#endif
+
+// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
+
+// <0=> 0
+// <1=> 1
+
+#ifndef APP_TIMER_CONFIG_SWI_NUMBER
+#define APP_TIMER_CONFIG_SWI_NUMBER 0
+#endif
+
+#endif //APP_TIMER_ENABLED
+// </e>
+
+// <q> APP_TWI_ENABLED  - app_twi - TWI transaction manager
+
+
+#ifndef APP_TWI_ENABLED
+#define APP_TWI_ENABLED 0
+#endif
+
+// <e> APP_UART_ENABLED - app_uart - UART driver
+//==========================================================
+#ifndef APP_UART_ENABLED
+#define APP_UART_ENABLED 1
+#endif
+#if  APP_UART_ENABLED
+// <o> APP_UART_DRIVER_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef APP_UART_DRIVER_INSTANCE
+#define APP_UART_DRIVER_INSTANCE 0
+#endif
+
+#endif //APP_UART_ENABLED
+// </e>
+
+// <q> APP_USBD_CLASS_AUDIO_ENABLED  - app_usbd_audio - USB AUDIO class
+
+
+#ifndef APP_USBD_CLASS_AUDIO_ENABLED
+#define APP_USBD_CLASS_AUDIO_ENABLED 0
+#endif
+
+// <q> APP_USBD_CLASS_HID_ENABLED  - app_usbd_hid - USB HID class
+
+
+#ifndef APP_USBD_CLASS_HID_ENABLED
+#define APP_USBD_CLASS_HID_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_GENERIC_ENABLED  - app_usbd_hid_generic - USB HID generic
+
+
+#ifndef APP_USBD_HID_GENERIC_ENABLED
+#define APP_USBD_HID_GENERIC_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_KBD_ENABLED  - app_usbd_hid_kbd - USB HID keyboard
+
+
+#ifndef APP_USBD_HID_KBD_ENABLED
+#define APP_USBD_HID_KBD_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_MOUSE_ENABLED  - app_usbd_hid_mouse - USB HID mouse
+
+
+#ifndef APP_USBD_HID_MOUSE_ENABLED
+#define APP_USBD_HID_MOUSE_ENABLED 0
+#endif
+
+// <q> BUTTON_ENABLED  - app_button - buttons handling module
+
+
+#ifndef BUTTON_ENABLED
+#define BUTTON_ENABLED 1
+#endif
+
+// <q> CRC16_ENABLED  - crc16 - CRC16 calculation routines
+
+
+#ifndef CRC16_ENABLED
+#define CRC16_ENABLED 0
+#endif
+
+// <q> CRC32_ENABLED  - crc32 - CRC32 calculation routines
+
+
+#ifndef CRC32_ENABLED
+#define CRC32_ENABLED 0
+#endif
+
+// <q> ECC_ENABLED  - ecc - Elliptic Curve Cryptography Library
+
+
+#ifndef ECC_ENABLED
+#define ECC_ENABLED 0
+#endif
+
+// <e> FDS_ENABLED - fds - Flash data storage module
+//==========================================================
+#ifndef FDS_ENABLED
+#define FDS_ENABLED 0
+#endif
+#if  FDS_ENABLED
+// <o> FDS_OP_QUEUE_SIZE - Size of the internal queue.
+#ifndef FDS_OP_QUEUE_SIZE
+#define FDS_OP_QUEUE_SIZE 4
+#endif
+
+// <o> FDS_CHUNK_QUEUE_SIZE - Determines how many @ref fds_record_chunk_t structures can be buffered at any time.
+#ifndef FDS_CHUNK_QUEUE_SIZE
+#define FDS_CHUNK_QUEUE_SIZE 8
+#endif
+
+// <o> FDS_MAX_USERS - Maximum number of callbacks that can be registered.
+#ifndef FDS_MAX_USERS
+#define FDS_MAX_USERS 8
+#endif
+
+// <o> FDS_VIRTUAL_PAGES - Number of virtual flash pages to use.
+// <i> One of the virtual pages is reserved by the system for garbage collection.
+// <i> Therefore, the minimum is two virtual pages: one page to store data and
+// <i> one page to be used by the system for garbage collection. The total amount
+// <i> of flash memory that is used by FDS amounts to @ref FDS_VIRTUAL_PAGES
+// <i> @ref FDS_VIRTUAL_PAGE_SIZE * 4 bytes.
+
+#ifndef FDS_VIRTUAL_PAGES
+#define FDS_VIRTUAL_PAGES 3
+#endif
+
+// <o> FDS_VIRTUAL_PAGE_SIZE  - The size of a virtual page of flash memory, expressed in number of 4-byte words.
+
+
+// <i> By default, a virtual page is the same size as a physical page.
+// <i> The size of a virtual page must be a multiple of the size of a physical page.
+// <1024=> 1024
+// <2048=> 2048
+
+#ifndef FDS_VIRTUAL_PAGE_SIZE
+#define FDS_VIRTUAL_PAGE_SIZE 1024
+#endif
+
+#endif //FDS_ENABLED
+// </e>
+
+// <e> FSTORAGE_ENABLED - fstorage - Flash storage module
+//==========================================================
+#ifndef FSTORAGE_ENABLED
+#define FSTORAGE_ENABLED 1
+#endif
+#if  FSTORAGE_ENABLED
+// <o> FS_QUEUE_SIZE - Configures the size of the internal queue.
+// <i> Increase this if there are many users, or if it is likely that many
+// <i> operation will be queued at once without waiting for the previous operations
+// <i> to complete. In general, increase the queue size if you frequently receive
+// <i> @ref FS_ERR_QUEUE_FULL errors when calling @ref fs_store or @ref fs_erase.
+
+#ifndef FS_QUEUE_SIZE
+#define FS_QUEUE_SIZE 4
+#endif
+
+// <o> FS_OP_MAX_RETRIES - Number attempts to execute an operation if the SoftDevice fails.
+// <i> Increase this value if events return the @ref FS_ERR_OPERATION_TIMEOUT
+// <i> error often. The SoftDevice may fail to schedule flash access due to high BLE activity.
+
+#ifndef FS_OP_MAX_RETRIES
+#define FS_OP_MAX_RETRIES 3
+#endif
+
+// <o> FS_MAX_WRITE_SIZE_WORDS - Maximum number of words to be written to flash in a single operation.
+// <i> Tweaking this value can increase the chances of the SoftDevice being
+// <i> able to fit flash operations in between radio activity. This value is bound by the
+// <i> maximum number of words which the SoftDevice can write to flash in a single call to
+// <i> @ref sd_flash_write, which is 256 words for nRF51 ICs and 1024 words for nRF52 ICs.
+
+#ifndef FS_MAX_WRITE_SIZE_WORDS
+#define FS_MAX_WRITE_SIZE_WORDS 1024
+#endif
+
+#endif //FSTORAGE_ENABLED
+// </e>
+
+// <q> HARDFAULT_HANDLER_ENABLED  - hardfault_default - HardFault default handler for debugging and release
+
+
+#ifndef HARDFAULT_HANDLER_ENABLED
+#define HARDFAULT_HANDLER_ENABLED 0
+#endif
+
+// <e> HCI_MEM_POOL_ENABLED - hci_mem_pool - memory pool implementation used by HCI
+//==========================================================
+#ifndef HCI_MEM_POOL_ENABLED
+#define HCI_MEM_POOL_ENABLED 0
+#endif
+#if  HCI_MEM_POOL_ENABLED
+// <o> HCI_TX_BUF_SIZE - TX buffer size in bytes.
+#ifndef HCI_TX_BUF_SIZE
+#define HCI_TX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_SIZE - RX buffer size in bytes.
+#ifndef HCI_RX_BUF_SIZE
+#define HCI_RX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_QUEUE_SIZE - RX buffer queue size.
+#ifndef HCI_RX_BUF_QUEUE_SIZE
+#define HCI_RX_BUF_QUEUE_SIZE 4
+#endif
+
+#endif //HCI_MEM_POOL_ENABLED
+// </e>
+
+// <e> HCI_SLIP_ENABLED - hci_slip - SLIP protocol implementation used by HCI
+//==========================================================
+#ifndef HCI_SLIP_ENABLED
+#define HCI_SLIP_ENABLED 0
+#endif
+#if  HCI_SLIP_ENABLED
+// <o> HCI_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef HCI_UART_BAUDRATE
+#define HCI_UART_BAUDRATE 30801920
+#endif
+
+// <o> HCI_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef HCI_UART_FLOW_CONTROL
+#define HCI_UART_FLOW_CONTROL 0
+#endif
+
+// <o> HCI_UART_RX_PIN - UART RX pin
+#ifndef HCI_UART_RX_PIN
+#define HCI_UART_RX_PIN 8
+#endif
+
+// <o> HCI_UART_TX_PIN - UART TX pin
+#ifndef HCI_UART_TX_PIN
+#define HCI_UART_TX_PIN 6
+#endif
+
+// <o> HCI_UART_RTS_PIN - UART RTS pin
+#ifndef HCI_UART_RTS_PIN
+#define HCI_UART_RTS_PIN 5
+#endif
+
+// <o> HCI_UART_CTS_PIN - UART CTS pin
+#ifndef HCI_UART_CTS_PIN
+#define HCI_UART_CTS_PIN 7
+#endif
+
+#endif //HCI_SLIP_ENABLED
+// </e>
+
+// <e> HCI_TRANSPORT_ENABLED - hci_transport - HCI transport
+//==========================================================
+#ifndef HCI_TRANSPORT_ENABLED
+#define HCI_TRANSPORT_ENABLED 0
+#endif
+#if  HCI_TRANSPORT_ENABLED
+// <o> HCI_MAX_PACKET_SIZE_IN_BITS - Maximum size of a single application packet in bits.
+#ifndef HCI_MAX_PACKET_SIZE_IN_BITS
+#define HCI_MAX_PACKET_SIZE_IN_BITS 8000
+#endif
+
+#endif //HCI_TRANSPORT_ENABLED
+// </e>
+
+// <q> LED_SOFTBLINK_ENABLED  - led_softblink - led_softblink module
+
+
+#ifndef LED_SOFTBLINK_ENABLED
+#define LED_SOFTBLINK_ENABLED 0
+#endif
+
+// <q> LOW_POWER_PWM_ENABLED  - low_power_pwm - low_power_pwm module
+
+
+#ifndef LOW_POWER_PWM_ENABLED
+#define LOW_POWER_PWM_ENABLED 0
+#endif
+
+// <e> MEM_MANAGER_ENABLED - mem_manager - Dynamic memory allocator
+//==========================================================
+#ifndef MEM_MANAGER_ENABLED
+#define MEM_MANAGER_ENABLED 0
+#endif
+#if  MEM_MANAGER_ENABLED
+// <o> MEMORY_MANAGER_SMALL_BLOCK_COUNT - Size of each memory blocks identified as 'small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_SMALL_BLOCK_COUNT 1
+#endif
+
+// <o> MEMORY_MANAGER_SMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'small' block.
+// <i>  Size of each memory blocks identified as 'small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_SMALL_BLOCK_SIZE 32
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_COUNT - Size of each memory blocks identified as 'medium' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_COUNT
+#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_SIZE -  Size of each memory blocks identified as 'medium' block.
+// <i>  Size of each memory blocks identified as 'medium' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_SIZE
+#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_COUNT - Size of each memory blocks identified as 'large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_LARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'large' block.
+// <i>  Size of each memory blocks identified as 'large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_LARGE_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra large' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE 1320
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra large' block.
+// <i>  Size of each memory blocks identified as 'extra extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE 3444
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra small' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE 64
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra small' block.
+// <i>  Size of each memory blocks identified as 'extra extra small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE 32
+#endif
+
+// <q> MEM_MANAGER_ENABLE_LOGS  - Enable debug trace in the module.
+
+
+#ifndef MEM_MANAGER_ENABLE_LOGS
+#define MEM_MANAGER_ENABLE_LOGS 0
+#endif
+
+// <q> MEM_MANAGER_DISABLE_API_PARAM_CHECK  - Disable API parameter checks in the module.
+
+
+#ifndef MEM_MANAGER_DISABLE_API_PARAM_CHECK
+#define MEM_MANAGER_DISABLE_API_PARAM_CHECK 0
+#endif
+
+#endif //MEM_MANAGER_ENABLED
+// </e>
+
+// <e> NRF_CSENSE_ENABLED - nrf_csense - Capacitive sensor module
+//==========================================================
+#ifndef NRF_CSENSE_ENABLED
+#define NRF_CSENSE_ENABLED 0
+#endif
+#if  NRF_CSENSE_ENABLED
+// <o> NRF_CSENSE_PAD_HYSTERESIS - Minimum value of change required to determine that a pad was touched.
+#ifndef NRF_CSENSE_PAD_HYSTERESIS
+#define NRF_CSENSE_PAD_HYSTERESIS 15
+#endif
+
+// <o> NRF_CSENSE_PAD_DEVIATION - Minimum value measured on a pad required to take it into account while calculating the step.
+#ifndef NRF_CSENSE_PAD_DEVIATION
+#define NRF_CSENSE_PAD_DEVIATION 70
+#endif
+
+// <o> NRF_CSENSE_MIN_PAD_VALUE - Minimum normalized value on a pad required to take its value into account.
+#ifndef NRF_CSENSE_MIN_PAD_VALUE
+#define NRF_CSENSE_MIN_PAD_VALUE 20
+#endif
+
+// <o> NRF_CSENSE_MAX_PADS_NUMBER - Maximum number of pads used for one instance.
+#ifndef NRF_CSENSE_MAX_PADS_NUMBER
+#define NRF_CSENSE_MAX_PADS_NUMBER 20
+#endif
+
+// <o> NRF_CSENSE_MAX_VALUE - Maximum normalized value obtained from measurement.
+#ifndef NRF_CSENSE_MAX_VALUE
+#define NRF_CSENSE_MAX_VALUE 1000
+#endif
+
+// <o> NRF_CSENSE_OUTPUT_PIN - Output pin used by the low-level module.
+// <i> This is used when capacitive sensor does not use COMP.
+
+#ifndef NRF_CSENSE_OUTPUT_PIN
+#define NRF_CSENSE_OUTPUT_PIN 26
+#endif
+
+#endif //NRF_CSENSE_ENABLED
+// </e>
+
+// <e> NRF_DRV_CSENSE_ENABLED - nrf_drv_csense - Capacitive sensor low-level module
+//==========================================================
+#ifndef NRF_DRV_CSENSE_ENABLED
+#define NRF_DRV_CSENSE_ENABLED 0
+#endif
+#if  NRF_DRV_CSENSE_ENABLED
+// <e> USE_COMP - Use the comparator to implement the capacitive sensor driver.
+
+// <i> Due to Anomaly 84, COMP I_SOURCE is not functional. It has too high a varation.
+//==========================================================
+#ifndef USE_COMP
+#define USE_COMP 0
+#endif
+#if  USE_COMP
+// <o> TIMER0_FOR_CSENSE - First TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER0_FOR_CSENSE
+#define TIMER0_FOR_CSENSE 1
+#endif
+
+// <o> TIMER1_FOR_CSENSE - Second TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER1_FOR_CSENSE
+#define TIMER1_FOR_CSENSE 2
+#endif
+
+// <o> MEASUREMENT_PERIOD - Single measurement period.
+// <i> Time of a single measurement can be calculated as
+// <i> T = (1/2)*MEASUREMENT_PERIOD*(1/f_OSC) where f_OSC = I_SOURCE / (2C*(VUP-VDOWN) ).
+// <i> I_SOURCE, VUP, and VDOWN are values used to initialize COMP and C is the capacitance of the used pad.
+
+#ifndef MEASUREMENT_PERIOD
+#define MEASUREMENT_PERIOD 20
+#endif
+
+#endif //USE_COMP
+// </e>
+
+#endif //NRF_DRV_CSENSE_ENABLED
+// </e>
+
+// <q> NRF_QUEUE_ENABLED  - nrf_queue - Queue module
+
+
+#ifndef NRF_QUEUE_ENABLED
+#define NRF_QUEUE_ENABLED 0
+#endif
+
+// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
+
+
+#ifndef NRF_STRERROR_ENABLED
+#define NRF_STRERROR_ENABLED 1
+#endif
+
+// <q> RETARGET_ENABLED  - retarget - Retargeting stdio functions
+
+
+#ifndef RETARGET_ENABLED
+#define RETARGET_ENABLED 1
+#endif
+
+// <q> SLIP_ENABLED  - slip - SLIP encoding and decoding
+
+
+#ifndef SLIP_ENABLED
+#define SLIP_ENABLED 0
+#endif
+
+// <h> app_usbd_cdc_acm - USB CDC ACM class
+
+//==========================================================
+// <q> APP_USBD_CLASS_CDC_ACM_ENABLED  - Enabling USBD CDC ACM Class library
+
+
+#ifndef APP_USBD_CLASS_CDC_ACM_ENABLED
+#define APP_USBD_CLASS_CDC_ACM_ENABLED 0
+#endif
+
+// <q> APP_USBD_CDC_ACM_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_CDC_ACM_LOG_ENABLED
+#define APP_USBD_CDC_ACM_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> app_usbd_msc - USB MSC class
+
+//==========================================================
+// <q> APP_USBD_CLASS_MSC_ENABLED  - Enabling USBD MSC Class library
+
+
+#ifndef APP_USBD_CLASS_MSC_ENABLED
+#define APP_USBD_CLASS_MSC_ENABLED 0
+#endif
+
+// <q> APP_USBD_MSC_CLASS_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_MSC_CLASS_LOG_ENABLED
+#define APP_USBD_MSC_CLASS_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Log
+
+//==========================================================
+// <e> NRF_LOG_ENABLED - nrf_log - Logging
+//==========================================================
+#ifndef NRF_LOG_ENABLED
+#define NRF_LOG_ENABLED 0
+#endif
+#if  NRF_LOG_ENABLED
+// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
+//==========================================================
+#ifndef NRF_LOG_USES_COLORS
+#define NRF_LOG_USES_COLORS 0
+#endif
+#if  NRF_LOG_USES_COLORS
+// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_COLOR_DEFAULT
+#define NRF_LOG_COLOR_DEFAULT 0
+#endif
+
+// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_ERROR_COLOR
+#define NRF_LOG_ERROR_COLOR 0
+#endif
+
+// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_WARNING_COLOR
+#define NRF_LOG_WARNING_COLOR 0
+#endif
+
+#endif //NRF_LOG_USES_COLORS
+// </e>
+
+// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef NRF_LOG_DEFAULT_LEVEL
+#define NRF_LOG_DEFAULT_LEVEL 3
+#endif
+
+// <e> NRF_LOG_DEFERRED - Enable deffered logger.
+
+// <i> Log data is buffered and can be processed in idle.
+//==========================================================
+#ifndef NRF_LOG_DEFERRED
+#define NRF_LOG_DEFERRED 0
+#endif
+#if  NRF_LOG_DEFERRED
+// <o> NRF_LOG_DEFERRED_BUFSIZE - Size of the buffer for logs in words.
+// <i> Must be power of 2
+
+#ifndef NRF_LOG_DEFERRED_BUFSIZE
+#define NRF_LOG_DEFERRED_BUFSIZE 256
+#endif
+
+#endif //NRF_LOG_DEFERRED
+// </e>
+
+// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
+
+
+// <i> Function for getting the timestamp is provided by the user
+
+#ifndef NRF_LOG_USES_TIMESTAMP
+#define NRF_LOG_USES_TIMESTAMP 0
+#endif
+
+#endif //NRF_LOG_ENABLED
+// </e>
+
+// <h> nrf_log_backend - Logging sink
+
+//==========================================================
+// <o> NRF_LOG_BACKEND_MAX_STRING_LENGTH - Buffer for storing single output string
+// <i> Logger backend RAM usage is determined by this value.
+
+#ifndef NRF_LOG_BACKEND_MAX_STRING_LENGTH
+#define NRF_LOG_BACKEND_MAX_STRING_LENGTH 256
+#endif
+
+// <o> NRF_LOG_TIMESTAMP_DIGITS - Number of digits for timestamp
+// <i> If higher resolution timestamp source is used it might be needed to increase that
+
+#ifndef NRF_LOG_TIMESTAMP_DIGITS
+#define NRF_LOG_TIMESTAMP_DIGITS 8
+#endif
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_UART - If enabled data is printed over UART
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_UART
+#define NRF_LOG_BACKEND_SERIAL_USES_UART 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_UART
+// <o> NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE
+#define NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE 30801920
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_TX_PIN - UART TX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_TX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_TX_PIN 4
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RX_PIN - UART RX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RX_PIN 3
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN - UART RTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN 5
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN - UART CTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN 7
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL
+#define NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL 0
+#endif
+
+// <o> NRF_LOG_BACKEND_UART_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef NRF_LOG_BACKEND_UART_INSTANCE
+#define NRF_LOG_BACKEND_UART_INSTANCE 0
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_UART
+// </e>
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_RTT - If enabled data is printed using RTT
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_RTT
+#define NRF_LOG_BACKEND_SERIAL_USES_RTT 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_RTT
+// <o> NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE - RTT output buffer size.
+// <i> Should be equal or bigger than \ref NRF_LOG_BACKEND_MAX_STRING_LENGTH.
+// <i> This value is used in Segger RTT configuration to set the buffer size
+// <i> if it is bigger than default RTT buffer size.
+
+#ifndef NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+#define NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE 512
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_RTT
+// </e>
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Segger_RTT
+
+//==========================================================
+// <h> segger_rtt - SEGGER RTT
+
+//==========================================================
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - Size of upstream buffer.
+// <i> Note that either @ref NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+// <i> or this value is actually used. It depends on which one is bigger.
+
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_UP
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 64
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_DEFAULT_MODE  - RTT behavior if the buffer is full.
+
+
+// <i> The following modes are supported:
+// <i> - SKIP  - Do not block, output nothing.
+// <i> - TRIM  - Do not block, output as much as fits.
+// <i> - BLOCK - Wait until there is space in the buffer.
+// <0=> SKIP
+// <1=> TRIM
+// <2=> BLOCK_IF_FIFO_FULL
+
+#ifndef SEGGER_RTT_CONFIG_DEFAULT_MODE
+#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <<< end of configuration section >>>
+#endif //SDK_CONFIG_H
+
diff --git a/bsp/nrf5x/nrf52832/applications/startup.c b/bsp/nrf5x/nrf52832/applications/startup.c
new file mode 100644
index 0000000000..a48524814c
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/applications/startup.c
@@ -0,0 +1,98 @@
+/*
+ * File      : startup.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Develop Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://openlab.rt-thread.com/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+
+#include "board.h"
+
+/**
+ * @addtogroup NRF52832
+ */
+
+/*@{*/
+
+extern int  rt_application_init(void);
+
+#ifdef __CC_ARM
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define NRF_SRAM_BEGIN    (&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="HEAP"
+#define NRF_SRAM_BEGIN    (__segment_end("HEAP"))
+#else
+extern int __bss_end;
+#define NRF_SRAM_BEGIN    (&__bss_end)
+#endif
+
+/**
+ * This function will startup RT-Thread RTOS.
+ */
+void rtthread_startup(void)
+{
+    /* init board */
+    rt_hw_board_init();
+
+    /* show version */
+    rt_show_version();
+
+    /* init tick */
+    rt_system_tick_init();
+
+    /* init kernel object */
+    rt_system_object_init();
+
+    /* init timer system */
+    rt_system_timer_init();
+
+#ifdef RT_USING_HEAP
+    rt_system_heap_init((void*)NRF_SRAM_BEGIN, (void*)CHIP_SRAM_END);
+#endif
+
+    /* init scheduler system */
+    rt_system_scheduler_init();
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_init();
+#endif
+
+    /* init application */
+    rt_application_init();
+
+    /* init timer thread */
+    rt_system_timer_thread_init();
+
+    /* init idle thread */
+    rt_thread_idle_init();
+
+    /* start scheduler */
+    rt_system_scheduler_start();
+
+    /* never reach here */
+    return ;
+}
+
+int main(void)
+{
+    /* disable interrupt first */
+    // rt_hw_interrupt_disable();
+
+    /* startup RT-Thread RTOS */
+    rtthread_startup();
+
+    return 0;
+}
+
+/*@}*/
diff --git a/bsp/nrf5x/nrf52832/board/Kconfig b/bsp/nrf5x/nrf52832/board/Kconfig
new file mode 100644
index 0000000000..40823ab976
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/board/Kconfig
@@ -0,0 +1,22 @@
+menu "Hardware Drivers Config"
+
+config SOC_NRF52832
+    bool
+    select RT_USING_COMPONENTS_INIT
+    # select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+
+endmenu
+
+endmenu
diff --git a/bsp/nrf5x/nrf52832/board/SConscript b/bsp/nrf5x/nrf52832/board/SConscript
new file mode 100644
index 0000000000..abe43c5729
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/board/SConscript
@@ -0,0 +1,10 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+src = Glob('*.c')
+CPPPATH = [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH,)
+Return('group')
diff --git a/bsp/nrf5x/nrf52832/board/board.c b/bsp/nrf5x/nrf52832/board/board.c
new file mode 100644
index 0000000000..7ff8bfd9c4
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/board/board.c
@@ -0,0 +1,227 @@
+#include "board.h"
+#include "drv_uart.h"
+#include "app_util_platform.h"
+#include "nrf_drv_common.h"
+#include "nrf_systick.h"
+#include "nrf_rtc.h"
+#include "nrf_drv_clock.h"
+#include "softdevice_handler.h"
+#include "nrf_drv_uart.h"
+#include "nrf_gpio.h"
+
+#include <rtthread.h>
+#include <rthw.h>
+
+#define TICK_RATE_HZ  RT_TICK_PER_SECOND
+#define SYSTICK_CLOCK_HZ  ( 32768UL )
+
+#define NRF_RTC_REG        NRF_RTC1
+    /* IRQn used by the selected RTC */
+#define NRF_RTC_IRQn       RTC1_IRQn
+    /* Constants required to manipulate the NVIC. */
+#define NRF_RTC_PRESCALER  ( (uint32_t) (ROUNDED_DIV(SYSTICK_CLOCK_HZ, TICK_RATE_HZ) - 1) )
+    /* Maximum RTC ticks */
+#define NRF_RTC_MAXTICKS   ((1U<<24)-1U)
+
+static volatile uint32_t m_tick_overflow_count = 0;
+#define NRF_RTC_BITWIDTH 24
+#define OSTick_Handler     RTC1_IRQHandler
+#define EXPECTED_IDLE_TIME_BEFORE_SLEEP   2
+
+void SysTick_Configuration(void)
+{
+    nrf_drv_clock_lfclk_request(NULL);
+
+    /* Configure SysTick to interrupt at the requested rate. */
+    nrf_rtc_prescaler_set(NRF_RTC_REG, NRF_RTC_PRESCALER);
+    nrf_rtc_int_enable   (NRF_RTC_REG, RTC_INTENSET_TICK_Msk);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_CLEAR);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_START);
+    nrf_rtc_event_enable(NRF_RTC_REG, RTC_EVTEN_OVRFLW_Msk);
+
+    NVIC_SetPriority(NRF_RTC_IRQn, 0xF);
+    NVIC_EnableIRQ(NRF_RTC_IRQn);
+}
+
+static rt_tick_t _tick_distance(void)
+{
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+    uint32_t systick_counter = nrf_rtc_counter_get(NRF_RTC_REG);
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+
+    /* check for overflow in TICK counter */
+    if(nrf_rtc_event_pending(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW))
+    {
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW);
+        m_tick_overflow_count++;
+    }
+
+    return ((m_tick_overflow_count << NRF_RTC_BITWIDTH) + systick_counter) - rt_tick_get();
+}
+
+void OSTick_Handler( void )
+{
+    uint32_t diff;
+
+	/* enter interrupt */
+    rt_interrupt_enter();
+    diff = _tick_distance();
+
+    while((diff--) > 0)
+    {
+        if (rt_thread_self() != RT_NULL)
+        {
+          rt_tick_increase();
+        }
+    }
+    /* leave interrupt */
+    rt_interrupt_leave();
+}
+
+static void _wakeup_tick_adjust(void)
+{
+    uint32_t diff;
+    uint32_t level;
+
+    level = rt_hw_interrupt_disable();
+
+    diff = _tick_distance();
+
+    rt_tick_set(rt_tick_get() + diff);
+
+    if (rt_thread_self() != RT_NULL)
+    {
+    	struct rt_thread *thread;
+
+        /* check time slice */
+        thread = rt_thread_self();
+
+        if (thread->remaining_tick <= diff)
+        {
+            /* change to initialized tick */
+            thread->remaining_tick = thread->init_tick;
+
+            /* yield */
+            rt_thread_yield();
+        }
+        else
+        {
+            thread->remaining_tick -= diff;
+        }
+
+        /* check timer */
+        rt_timer_check();
+    }
+
+    rt_hw_interrupt_enable(level);
+}
+
+static void _sleep_ongo( uint32_t sleep_tick )
+{
+    uint32_t enterTime;
+    uint32_t entry_tick;
+
+    /* Make sure the SysTick reload value does not overflow the counter. */
+    if ( sleep_tick > NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP )
+    {
+        sleep_tick = NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP;
+    }
+
+    rt_enter_critical();
+
+    enterTime = nrf_rtc_counter_get(NRF_RTC_REG);
+
+    {
+        uint32_t wakeupTime = (enterTime + sleep_tick) & NRF_RTC_MAXTICKS;
+
+        /* Stop tick events */
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+
+        /* Configure CTC interrupt */
+        nrf_rtc_cc_set(NRF_RTC_REG, 0, wakeupTime);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+        nrf_rtc_int_enable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+
+        entry_tick = rt_tick_get();
+
+        __DSB();
+
+        if ( sleep_tick > 0 )
+        {
+#ifdef SOFTDEVICE_PRESENT
+            if (softdevice_handler_is_enabled())
+            {
+                uint32_t err_code = sd_app_evt_wait();
+                APP_ERROR_CHECK(err_code);
+            }
+            else
+#endif
+            {
+                /* No SD -  we would just block interrupts globally.
+                * BASEPRI cannot be used for that because it would prevent WFE from wake up.
+                */
+                do{
+                    __WFE();
+                } while (0 == (NVIC->ISPR[0] | NVIC->ISPR[1]));
+            }
+        }
+
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+        _wakeup_tick_adjust();
+
+        /* Correct the system ticks */
+        {
+
+            nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+            nrf_rtc_int_enable (NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+            /* It is important that we clear pending here so that our corrections are latest and in sync with tick_interrupt handler */
+            NVIC_ClearPendingIRQ(NRF_RTC_IRQn);
+        }
+
+        // rt_kprintf("entry tick:%u, expected:%u, current tick:%u\n", entry_tick, sleep_tick, rt_tick_get());
+    }
+
+    rt_exit_critical();
+}
+
+
+void rt_hw_system_powersave(void)
+{
+    uint32_t sleep_tick;
+
+    sleep_tick = rt_timer_next_timeout_tick() - rt_tick_get();
+
+    if ( sleep_tick >= EXPECTED_IDLE_TIME_BEFORE_SLEEP)
+    {
+        // rt_kprintf("sleep entry:%u\n", rt_tick_get());
+        _sleep_ongo( sleep_tick );
+    }
+}
+
+void rt_hw_board_init(void)
+{
+    // sd_power_dcdc_mode_set(NRF_POWER_DCDC_ENABLE);
+    /* Activate deep sleep mode */
+    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
+
+    nrf_drv_clock_init();
+    // nrf_drv_clock_hfclk_request(0);
+
+    SysTick_Configuration();
+
+    rt_thread_idle_sethook(rt_hw_system_powersave);
+
+    rt_hw_uart_init();
+
+#ifdef RT_USING_CONSOLE
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+}
+
diff --git a/bsp/nrf5x/nrf52832/board/board.h b/bsp/nrf5x/nrf52832/board/board.h
new file mode 100644
index 0000000000..f9d291792a
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/board/board.h
@@ -0,0 +1,13 @@
+#ifndef _BOARD_H_
+#define _BOARD_H_
+
+#include <rtthread.h>
+
+#include "nrf.h"
+
+#define CHIP_SRAM_END       (0x20000000 + 64*1024)
+
+void rt_hw_board_init(void);
+
+#endif
+
diff --git a/bsp/nrf5x/nrf52832/board/linker_scripts/link.sct b/bsp/nrf5x/nrf52832/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..0200e96087
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/board/linker_scripts/link.sct
@@ -0,0 +1,15 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x0001F000 0x00061000  {    ; load region size_region
+  ER_IROM1 0x0001F000 0x00061000  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+  }
+  RW_IRAM1 0x200025F8 0x0000DA08  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
diff --git a/bsp/nrf5x/nrf52832/project.uvoptx b/bsp/nrf5x/nrf52832/project.uvoptx
new file mode 100644
index 0000000000..b672a88f0c
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/project.uvoptx
@@ -0,0 +1,1041 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>1</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U59401765 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Kernel</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\clock.c</PathWithFileName>
+      <FilenameWithoutPath>clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\components.c</PathWithFileName>
+      <FilenameWithoutPath>components.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
+      <FilenameWithoutPath>device.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\idle.c</PathWithFileName>
+      <FilenameWithoutPath>idle.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\ipc.c</PathWithFileName>
+      <FilenameWithoutPath>ipc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\irq.c</PathWithFileName>
+      <FilenameWithoutPath>irq.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\kservice.c</PathWithFileName>
+      <FilenameWithoutPath>kservice.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mem.c</PathWithFileName>
+      <FilenameWithoutPath>mem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>9</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mempool.c</PathWithFileName>
+      <FilenameWithoutPath>mempool.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>10</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\object.c</PathWithFileName>
+      <FilenameWithoutPath>object.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>11</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\scheduler.c</PathWithFileName>
+      <FilenameWithoutPath>scheduler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>12</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\signal.c</PathWithFileName>
+      <FilenameWithoutPath>signal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>13</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\thread.c</PathWithFileName>
+      <FilenameWithoutPath>thread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>14</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\timer.c</PathWithFileName>
+      <FilenameWithoutPath>timer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Applications</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>15</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\application.c</PathWithFileName>
+      <FilenameWithoutPath>application.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>16</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\ble_nus_app.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus_app.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>17</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\startup.c</PathWithFileName>
+      <FilenameWithoutPath>startup.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Drivers</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\board.c</PathWithFileName>
+      <FilenameWithoutPath>board.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\drivers\drv_uart.c</PathWithFileName>
+      <FilenameWithoutPath>drv_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>BLE_STACK</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>20</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\common\ble_advdata.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advdata.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>21</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\common\ble_conn_params.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_params.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>22</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\common\ble_conn_state.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_state.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>23</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\common\ble_srv_common.c</PathWithFileName>
+      <FilenameWithoutPath>ble_srv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>24</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_ble_gatt.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>25</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>26</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\ble\ble_advertising\ble_advertising.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advertising.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>27</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</PathWithFileName>
+      <FilenameWithoutPath>softdevice_handler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>NRF_DRIVERS</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>28</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>29</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>30</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>31</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_gpiote.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>32</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_pwm.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>33</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>34</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_backend_serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>35</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_frontend.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>36</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\timer\app_timer_rtthread.c</PathWithFileName>
+      <FilenameWithoutPath>app_timer_rtthread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>37</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\util\app_error.c</PathWithFileName>
+      <FilenameWithoutPath>app_error.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>38</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\util\app_error_weak.c</PathWithFileName>
+      <FilenameWithoutPath>app_error_weak.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>39</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\util\app_util_platform.c</PathWithFileName>
+      <FilenameWithoutPath>app_util_platform.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>40</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\util\nrf_assert.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_assert.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>41</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\util\sdk_mapped_flags.c</PathWithFileName>
+      <FilenameWithoutPath>sdk_mapped_flags.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>42</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\fstorage\fstorage.c</PathWithFileName>
+      <FilenameWithoutPath>fstorage.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>43</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\libraries\strerror\nrf_strerror.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_strerror.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>44</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\toolchain\system_nrf52.c</PathWithFileName>
+      <FilenameWithoutPath>system_nrf52.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\Nordic_sdk-latest\components\toolchain\arm\arm_startup_nrf52.s</PathWithFileName>
+      <FilenameWithoutPath>arm_startup_nrf52.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>cpu</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\backtrace.c</PathWithFileName>
+      <FilenameWithoutPath>backtrace.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\div0.c</PathWithFileName>
+      <FilenameWithoutPath>div0.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\showmem.c</PathWithFileName>
+      <FilenameWithoutPath>showmem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\cpuport.c</PathWithFileName>
+      <FilenameWithoutPath>cpuport.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</PathWithFileName>
+      <FilenameWithoutPath>context_rvds.S</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>DeviceDrivers</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\misc\pin.c</PathWithFileName>
+      <FilenameWithoutPath>pin.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\serial\serial.c</PathWithFileName>
+      <FilenameWithoutPath>serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\completion.c</PathWithFileName>
+      <FilenameWithoutPath>completion.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>54</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\dataqueue.c</PathWithFileName>
+      <FilenameWithoutPath>dataqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>55</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\pipe.c</PathWithFileName>
+      <FilenameWithoutPath>pipe.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>56</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringblk_buf.c</PathWithFileName>
+      <FilenameWithoutPath>ringblk_buf.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>57</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringbuffer.c</PathWithFileName>
+      <FilenameWithoutPath>ringbuffer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>58</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\waitqueue.c</PathWithFileName>
+      <FilenameWithoutPath>waitqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>59</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\workqueue.c</PathWithFileName>
+      <FilenameWithoutPath>workqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>finsh</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>60</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\shell.c</PathWithFileName>
+      <FilenameWithoutPath>shell.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>61</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\cmd.c</PathWithFileName>
+      <FilenameWithoutPath>cmd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>62</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\msh.c</PathWithFileName>
+      <FilenameWithoutPath>msh.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>libc</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>63</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\libc.c</PathWithFileName>
+      <FilenameWithoutPath>libc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>64</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\mem_std.c</PathWithFileName>
+      <FilenameWithoutPath>mem_std.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>65</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\stubs.c</PathWithFileName>
+      <FilenameWithoutPath>stubs.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>66</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\common\time.c</PathWithFileName>
+      <FilenameWithoutPath>time.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/nrf52832/project.uvprojx b/bsp/nrf5x/nrf52832/project.uvprojx
new file mode 100644
index 0000000000..5e217cca28
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/project.uvprojx
@@ -0,0 +1,767 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52832_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.27.1</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x10000) IROM(0x00000000,0x80000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52832_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52832_xxAA$SVD\nrf52.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x1f000</StartAddress>
+                <Size>0x61000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200025f8</StartAddress>
+                <Size>0xda08</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>NRF52_PAN_55, NRF52_PAN_12, NRF52_PAN_15, NRF52_PAN_58, SWI_DISABLE0, SOFTDEVICE_PRESENT, NRF52_PAN_54, NRF52, BLE_STACK_SUPPORT_REQD, NRF52_PAN_51, NRF52_PAN_36, RTTHREAD, CONFIG_GPIO_AS_PINRESET, NRF52_PAN_64, NRF52_PAN_20, NRF52_PAN_74, NRF52832_XXAA, S132, NRF_SD_BLE_API_VERSION=4, NRF52_PAN_31, RT_USING_ARM_LIBC</Define>
+              <Undefine></Undefine>
+              <IncludePath>.;..\..\..\include;applications;.;board;..\libraries\drivers;packages\Nordic_sdk-latest\components;packages\Nordic_sdk-latest\components\softdevice\common\softdevice_handler;packages\Nordic_sdk-latest\components\softdevice\s132\headers;packages\Nordic_sdk-latest\components\softdevice\s132\headers\nrf52;packages\Nordic_sdk-latest\components\ble\common;packages\Nordic_sdk-latest\components\ble\nrf_ble_gatt;packages\Nordic_sdk-latest\components\ble\ble_advertising;packages\Nordic_sdk-latest\components\ble\ble_services\ble_nus;packages\Nordic_sdk-latest\components;packages\Nordic_sdk-latest\components\device;packages\Nordic_sdk-latest\components\drivers_nrf\delay;packages\Nordic_sdk-latest\components\drivers_nrf\uart;packages\Nordic_sdk-latest\components\drivers_nrf\clock;packages\Nordic_sdk-latest\components\drivers_nrf\gpiote;packages\Nordic_sdk-latest\components\drivers_nrf\common;packages\Nordic_sdk-latest\components\drivers_nrf\hal;packages\Nordic_sdk-latest\components\drivers_nrf\pwm;packages\Nordic_sdk-latest\components\drivers_nrf\saadc;packages\Nordic_sdk-latest\components\libraries\util;packages\Nordic_sdk-latest\components\libraries\timer;packages\Nordic_sdk-latest\components\libraries\fstorage;packages\Nordic_sdk-latest\components\libraries\experimental_section_vars;packages\Nordic_sdk-latest\components\libraries\log;packages\Nordic_sdk-latest\components\libraries\log\src;packages\Nordic_sdk-latest\components\libraries\strerror;packages\Nordic_sdk-latest\components\toolchain\cmsis\include;packages\Nordic_sdk-latest\components\toolchain;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>application.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\application.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus_app.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\ble_nus_app.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\startup.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+            <File>
+              <FileName>drv_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\drivers\drv_uart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>BLE_STACK</GroupName>
+          <Files>
+            <File>
+              <FileName>ble_advdata.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\common\ble_advdata.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_params.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\common\ble_conn_params.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_state.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\common\ble_conn_state.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_srv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\common\ble_srv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_ble_gatt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_advertising.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\ble\ble_advertising\ble_advertising.c</FilePath>
+            </File>
+            <File>
+              <FileName>softdevice_handler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>NRF_DRIVERS</GroupName>
+          <Files>
+            <File>
+              <FileName>nrf_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_gpiote.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_pwm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_backend_serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_frontend.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_timer_rtthread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\timer\app_timer_rtthread.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\util\app_error.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error_weak.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\util\app_error_weak.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_util_platform.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\util\app_util_platform.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_assert.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\util\nrf_assert.c</FilePath>
+            </File>
+            <File>
+              <FileName>sdk_mapped_flags.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\util\sdk_mapped_flags.c</FilePath>
+            </File>
+            <File>
+              <FileName>fstorage.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\fstorage\fstorage.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_strerror.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\libraries\strerror\nrf_strerror.c</FilePath>
+            </File>
+            <File>
+              <FileName>system_nrf52.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\toolchain\system_nrf52.c</FilePath>
+            </File>
+            <File>
+              <FileName>arm_startup_nrf52.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>packages\Nordic_sdk-latest\components\toolchain\arm\arm_startup_nrf52.s</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/nrf5x/nrf52832/rtconfig.h b/bsp/nrf5x/nrf52832/rtconfig.h
new file mode 100644
index 0000000000..cce968f75b
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/rtconfig.h
@@ -0,0 +1,158 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart0"
+#define RT_VER_NUM 0x40003
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+
+/* Hardware Drivers Config */
+
+#define SOC_NRF52832
+
+/* Onboard Peripheral Drivers */
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_UART
+
+#endif
diff --git a/bsp/nrf5x/nrf52832/rtconfig.py b/bsp/nrf5x/nrf52832/rtconfig.py
new file mode 100644
index 0000000000..c1c6022558
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/rtconfig.py
@@ -0,0 +1,84 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m4'
+CROSS_TOOL='keil'
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    EXEC_PATH   = 'D:/SourceryGCC/bin'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = 'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    print('================ERROR============================')
+    print('Not support iar yet!')
+    print('=================================================')
+    exit(0)
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m4 -mthumb -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp'
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread-nrf52832.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --device DARMSTM'
+    CFLAGS = DEVICE + ' --apcs=interwork'
+    AFLAGS = DEVICE
+    LFLAGS = DEVICE + ' --info sizes --info totals --info unused --info veneers --list rtthread.map --scatter "board\linker_scripts\link.sct"'
+
+    CFLAGS += ' --c99'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/RV31/INC'
+    LFLAGS += ' --libpath ' + EXEC_PATH + '/ARM/RV31/LIB'
+
+    EXEC_PATH += '/arm/bin40/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
diff --git a/bsp/nrf5x/nrf52832/template.uvoptx b/bsp/nrf5x/nrf52832/template.uvoptx
new file mode 100644
index 0000000000..7bd9338b2b
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/template.uvoptx
@@ -0,0 +1,177 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U59401765 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/nrf52832/template.uvprojx b/bsp/nrf5x/nrf52832/template.uvprojx
new file mode 100644
index 0000000000..0bf64c89f2
--- /dev/null
+++ b/bsp/nrf5x/nrf52832/template.uvprojx
@@ -0,0 +1,390 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060422::V5.06 update 4 (build 422)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52832_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.24.1</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x10000) IROM(0x00000000,0x80000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52832_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52832_xxAA$SVD\nrf52.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x80000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x1f000</StartAddress>
+                <Size>0x61000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200025f8</StartAddress>
+                <Size>0xda08</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc>--diag_suppress 6330</Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/nrf5x/nrf52840/.config b/bsp/nrf5x/nrf52840/.config
new file mode 100644
index 0000000000..e1441d9c6a
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/.config
@@ -0,0 +1,420 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+# CONFIG_RT_DEBUG_COLOR is not set
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart0"
+CONFIG_RT_VER_NUM=0x40003
+# CONFIG_RT_USING_CPU_FFS is not set
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+# CONFIG_RT_USING_USER_MAIN is not set
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+# CONFIG_RT_USING_DFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+CONFIG_PKG_USING_NRF5X_SDK=y
+CONFIG_PKG_NRF5X_SDK_PATH="/packages/peripherals/nrf5x_sdk"
+# CONFIG_PKG_USING_NRF5X_SDK_V1300 is not set
+CONFIG_PKG_USING_NRF5X_SDK_LATEST_VERSION=y
+CONFIG_PKG_NRF5X_SDK_VER="latest"
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_NRF52840=y
+
+#
+# Onboard Peripheral Drivers
+#
+CONFIG_BSP_USING_JLINK_TO_USART=y
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_GPIO=y
+CONFIG_BSP_USING_UART=y
+CONFIG_BSP_USING_UART0=y
+# CONFIG_BSP_USING_UART1 is not set
diff --git a/bsp/nrf5x/nrf52840/Kconfig b/bsp/nrf5x/nrf52840/Kconfig
new file mode 100644
index 0000000000..3640eaa0ed
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/Kconfig
@@ -0,0 +1,21 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "board/Kconfig"
+
diff --git a/bsp/nrf5x/nrf52840/SConscript b/bsp/nrf5x/nrf52840/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/nrf5x/nrf52840/SConstruct b/bsp/nrf5x/nrf52840/SConstruct
new file mode 100644
index 0000000000..20d41c40ae
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/SConstruct
@@ -0,0 +1,54 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rt-thread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+print(SDK_LIB)
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+# include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/nrf5x/nrf52840/applications/SConscript b/bsp/nrf5x/nrf52840/applications/SConscript
new file mode 100644
index 0000000000..fc2501998c
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/applications/SConscript
@@ -0,0 +1,11 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = os.path.join(str(Dir('#')), 'applications')
+src = Glob('*.c')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/nrf5x/nrf52840/applications/application.c b/bsp/nrf5x/nrf52840/applications/application.c
new file mode 100644
index 0000000000..1135d82e16
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/applications/application.c
@@ -0,0 +1,48 @@
+/*
+ * File      : application.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Development Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+/**
+ * @addtogroup NRF52832
+ */
+/*@{*/
+
+#include <rtthread.h>
+
+#ifdef RT_USING_FINSH
+#include <finsh.h>
+#include <shell.h>
+#endif
+
+void rt_init_thread_entry(void* parameter)
+{
+    extern rt_err_t ble_init(void);
+
+    ble_init();
+}
+
+int rt_application_init(void)
+{
+    rt_thread_t tid;
+
+    tid = rt_thread_create("init", rt_init_thread_entry, RT_NULL, 1024,
+                            RT_THREAD_PRIORITY_MAX / 3, 20);
+    if (tid != RT_NULL)
+        rt_thread_startup(tid);
+
+    return 0;
+}
+
+
+/*@}*/
diff --git a/bsp/nrf5x/nrf52840/applications/ble_nus_app.c b/bsp/nrf5x/nrf52840/applications/ble_nus_app.c
new file mode 100644
index 0000000000..f4a51493ed
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/applications/ble_nus_app.c
@@ -0,0 +1,670 @@
+#include "nordic_common.h"
+#include "nrf.h"
+#include "ble_hci.h"
+#include "ble_advdata.h"
+#include "ble_advertising.h"
+#include "ble_conn_params.h"
+#include "softdevice_handler.h"
+#include "nrf_ble_gatt.h"
+#include "app_timer.h"
+#include "ble_nus.h"
+#include "app_util_platform.h"
+
+#include <rtthread.h>
+
+typedef rt_size_t (*BLE_NOTIFY_T)(rt_uint8_t *buf, rt_uint16_t size);
+
+#define STACK_EVT_MQ_NUM        10
+
+#define FAST_ADV()          \
+    do {                    \
+        uint32_t err_code;  \
+        err_code = ble_advertising_start(BLE_ADV_MODE_FAST);    \
+        APP_ERROR_CHECK(err_code);  \
+    } while(0)
+
+typedef enum
+{
+    STACK_EV_DISCON = 1,
+    STACK_EV_DISPATCH = 2,
+    STACK_EV_KEY = 4,
+} STACK_EV_E;
+
+typedef struct
+{
+    rt_list_t node;
+    void* evt;
+} evt_list_t;
+
+typedef enum
+{
+    STACK_STATE_IDLE = 0,
+    STACK_STATE_ADV = 1,
+    STACK_STATE_CON = 2,
+    STACK_STATE_DISC = 3
+} STACK_STATE_E;
+
+STACK_STATE_E stack_state = STACK_STATE_IDLE;
+
+rt_event_t stack_event;
+rt_sem_t sd_evt_sem;
+rt_mq_t stack_evt_mq;
+rt_uint8_t *evt_sample;
+
+BLE_NOTIFY_T rx_notify = RT_NULL;
+
+// Low frequency clock source to be used by the SoftDevice
+#define NRF_CLOCK_LFCLKSRC      {.source        = NRF_CLOCK_LF_SRC_XTAL,            \
+                                 .rc_ctiv       = 0,                                \
+                                 .rc_temp_ctiv  = 0,                                \
+                                 .xtal_accuracy = NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM}
+
+
+#define CONN_CFG_TAG                    1                                           /**< A tag that refers to the BLE stack configuration we set with @ref sd_ble_cfg_set. Default tag is @ref BLE_CONN_CFG_TAG_DEFAULT. */
+
+#define APP_FEATURE_NOT_SUPPORTED       BLE_GATT_STATUS_ATTERR_APP_BEGIN + 2        /**< Reply when unsupported features are requested. */
+
+#define DEVICE_NAME                     "Nordic_UART"                               /**< Name of device. Will be included in the advertising data. */
+#define NUS_SERVICE_UUID_TYPE           BLE_UUID_TYPE_VENDOR_BEGIN                  /**< UUID type for the Nordic UART Service (vendor specific). */
+
+#define APP_ADV_INTERVAL                64                                          /**< The advertising interval (in units of 0.625 ms. This value corresponds to 40 ms). */
+#define APP_ADV_TIMEOUT_IN_SECONDS      30                                         /**< The advertising timeout (in units of seconds). */
+
+#define MIN_CONN_INTERVAL               MSEC_TO_UNITS(20, UNIT_1_25_MS)             /**< Minimum acceptable connection interval (20 ms), Connection interval uses 1.25 ms units. */
+#define MAX_CONN_INTERVAL               MSEC_TO_UNITS(75, UNIT_1_25_MS)             /**< Maximum acceptable connection interval (75 ms), Connection interval uses 1.25 ms units. */
+#define SLAVE_LATENCY                   0                                           /**< Slave latency. */
+#define CONN_SUP_TIMEOUT                MSEC_TO_UNITS(4000, UNIT_10_MS)             /**< Connection supervisory timeout (4 seconds), Supervision Timeout uses 10 ms units. */
+#define FIRST_CONN_PARAMS_UPDATE_DELAY  APP_TIMER_TICKS(5000)                       /**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (5 seconds). */
+#define NEXT_CONN_PARAMS_UPDATE_DELAY   APP_TIMER_TICKS(30000)                      /**< Time between each call to sd_ble_gap_conn_param_update after the first call (30 seconds). */
+#define MAX_CONN_PARAMS_UPDATE_COUNT    3                                           /**< Number of attempts before giving up the connection parameter negotiation. */
+
+#define DEAD_BEEF                       0xDEADBEEF                                  /**< Value used as error code on stack dump, can be used to identify stack location on stack unwind. */
+
+#define UART_TX_BUF_SIZE                256                                         /**< UART TX buffer size. */
+#define UART_RX_BUF_SIZE                256                                         /**< UART RX buffer size. */
+
+static ble_nus_t                        m_nus;                                      /**< Structure to identify the Nordic UART Service. */
+static uint16_t                         m_conn_handle = BLE_CONN_HANDLE_INVALID;    /**< Handle of the current connection. */
+
+static nrf_ble_gatt_t                   m_gatt;                                     /**< GATT module instance. */
+static ble_uuid_t                       m_adv_uuids[] = {{BLE_UUID_NUS_SERVICE, NUS_SERVICE_UUID_TYPE}};  /**< Universally unique service identifier. */
+static uint16_t                         m_ble_nus_max_data_len = BLE_GATT_ATT_MTU_DEFAULT - 3;  /**< Maximum length of data (in bytes) that can be transmitted to the peer by the Nordic UART service module. */
+
+/**@brief Function for assert macro callback.
+ *
+ * @details This function will be called in case of an assert in the SoftDevice.
+ *
+ * @warning This handler is an example only and does not fit a final product. You need to analyse
+ *          how your product is supposed to react in case of Assert.
+ * @warning On assert from the SoftDevice, the system can only recover on reset.
+ *
+ * @param[in] line_num    Line number of the failing ASSERT call.
+ * @param[in] p_file_name File name of the failing ASSERT call.
+ */
+void assert_nrf_callback(uint16_t line_num, const uint8_t * p_file_name)
+{
+    app_error_handler(DEAD_BEEF, line_num, p_file_name);
+}
+
+
+/**@brief Function for the GAP initialization.
+ *
+ * @details This function will set up all the necessary GAP (Generic Access Profile) parameters of
+ *          the device. It also sets the permissions and appearance.
+ */
+static void gap_params_init(void)
+{
+    uint32_t                err_code;
+    ble_gap_conn_params_t   gap_conn_params;
+    ble_gap_conn_sec_mode_t sec_mode;
+
+    BLE_GAP_CONN_SEC_MODE_SET_OPEN(&sec_mode);
+
+    err_code = sd_ble_gap_device_name_set(&sec_mode,
+                                          (const uint8_t *) DEVICE_NAME,
+                                          strlen(DEVICE_NAME));
+    APP_ERROR_CHECK(err_code);
+
+    memset(&gap_conn_params, 0, sizeof(gap_conn_params));
+
+    gap_conn_params.min_conn_interval = MIN_CONN_INTERVAL;
+    gap_conn_params.max_conn_interval = MAX_CONN_INTERVAL;
+    gap_conn_params.slave_latency     = SLAVE_LATENCY;
+    gap_conn_params.conn_sup_timeout  = CONN_SUP_TIMEOUT;
+
+    err_code = sd_ble_gap_ppcp_set(&gap_conn_params);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling the data from the Nordic UART Service.
+ *
+ * @details This function will process the data received from the Nordic UART BLE Service and send
+ *          it to the UART module.
+ *
+ * @param[in] p_nus    Nordic UART Service structure.
+ * @param[in] p_data   Data to be send to UART module.
+ * @param[in] length   Length of the data.
+ */
+/**@snippet [Handling the data received over BLE] */
+static void nus_data_handler(ble_nus_t * p_nus, uint8_t * p_data, uint16_t length)
+{
+    rt_kprintf("Received data from BLE NUS. Writing data on UART.\r\n");
+
+    for (uint32_t i = 0; i < length; i++)
+    {
+        rt_kprintf("%02x ", p_data[i]);
+    }
+
+    // ble_send(p_data, length);
+
+    if (rx_notify != RT_NULL)
+    {
+        rx_notify(p_data, length);
+    }
+}
+/**@snippet [Handling the data received over BLE] */
+
+
+/**@brief Function for initializing services that will be used by the application.
+ */
+static void services_init(void)
+{
+    uint32_t       err_code;
+    ble_nus_init_t nus_init;
+
+    memset(&nus_init, 0, sizeof(nus_init));
+
+    nus_init.data_handler = nus_data_handler;
+
+    err_code = ble_nus_init(&m_nus, &nus_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+
+/**@brief Function for handling an event from the Connection Parameters Module.
+ *
+ * @details This function will be called for all events in the Connection Parameters Module
+ *          which are passed to the application.
+ *
+ * @note All this function does is to disconnect. This could have been done by simply setting
+ *       the disconnect_on_fail config parameter, but instead we use the event handler
+ *       mechanism to demonstrate its use.
+ *
+ * @param[in] p_evt  Event received from the Connection Parameters Module.
+ */
+static void on_conn_params_evt(ble_conn_params_evt_t * p_evt)
+{
+    uint32_t err_code;
+
+    if (p_evt->evt_type == BLE_CONN_PARAMS_EVT_FAILED)
+    {
+        err_code = sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_CONN_INTERVAL_UNACCEPTABLE);
+        APP_ERROR_CHECK(err_code);
+    }
+}
+
+
+/**@brief Function for handling errors from the Connection Parameters module.
+ *
+ * @param[in] nrf_error  Error code containing information about what went wrong.
+ */
+static void conn_params_error_handler(uint32_t nrf_error)
+{
+    APP_ERROR_HANDLER(nrf_error);
+}
+
+
+/**@brief Function for initializing the Connection Parameters module.
+ */
+static void conn_params_init(void)
+{
+    uint32_t               err_code;
+    ble_conn_params_init_t cp_init;
+
+    memset(&cp_init, 0, sizeof(cp_init));
+
+    cp_init.p_conn_params                  = NULL;
+    cp_init.first_conn_params_update_delay = FIRST_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.next_conn_params_update_delay  = NEXT_CONN_PARAMS_UPDATE_DELAY;
+    cp_init.max_conn_params_update_count   = MAX_CONN_PARAMS_UPDATE_COUNT;
+    cp_init.start_on_notify_cccd_handle    = BLE_GATT_HANDLE_INVALID;
+    cp_init.disconnect_on_fail             = false;
+    cp_init.evt_handler                    = on_conn_params_evt;
+    cp_init.error_handler                  = conn_params_error_handler;
+
+    err_code = ble_conn_params_init(&cp_init);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling advertising events.
+ *
+ * @details This function will be called for advertising events which are passed to the application.
+ *
+ * @param[in] ble_adv_evt  Advertising event.
+ */
+static void on_adv_evt(ble_adv_evt_t ble_adv_evt)
+{
+    // uint32_t err_code;
+
+    switch (ble_adv_evt)
+    {
+        case BLE_ADV_EVT_FAST:
+            // err_code = bsp_indication_set(BSP_INDICATE_ADVERTISING);
+            // APP_ERROR_CHECK(err_code);
+            stack_state = STACK_STATE_ADV;
+            rt_kprintf("ble fast advert\n");
+            break;
+        case BLE_ADV_EVT_IDLE:
+            // sleep_mode_enter();
+            stack_state = STACK_STATE_IDLE;
+            rt_kprintf("advert idle\n");
+            break;
+        default:
+            break;
+    }
+}
+
+
+/**@brief Function for the application's SoftDevice event handler.
+ *
+ * @param[in] p_ble_evt SoftDevice event.
+ */
+static void on_ble_evt(ble_evt_t * p_ble_evt)
+{
+    uint32_t err_code;
+
+    switch (p_ble_evt->header.evt_id)
+    {
+        case BLE_GAP_EVT_CONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_CONNECTED);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = p_ble_evt->evt.gap_evt.conn_handle;
+            stack_state = STACK_STATE_CON;
+            rt_kprintf("Connected\r\n");
+            break; // BLE_GAP_EVT_CONNECTED
+
+        case BLE_GAP_EVT_DISCONNECTED:
+            // err_code = bsp_indication_set(BSP_INDICATE_IDLE);
+            // APP_ERROR_CHECK(err_code);
+            m_conn_handle = BLE_CONN_HANDLE_INVALID;
+            stack_state = STACK_STATE_DISC;
+            rt_kprintf("Disconnected\r\n");
+            break; // BLE_GAP_EVT_DISCONNECTED
+
+        case BLE_GAP_EVT_SEC_PARAMS_REQUEST:
+            // Pairing not supported
+            err_code = sd_ble_gap_sec_params_reply(m_conn_handle, BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP, NULL, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GAP_EVT_SEC_PARAMS_REQUEST
+
+        case BLE_GAP_EVT_DATA_LENGTH_UPDATE_REQUEST:
+        {
+            ble_gap_data_length_params_t dl_params;
+
+            // Clearing the struct will effectivly set members to @ref BLE_GAP_DATA_LENGTH_AUTO
+            memset(&dl_params, 0, sizeof(ble_gap_data_length_params_t));
+            err_code = sd_ble_gap_data_length_update(p_ble_evt->evt.gap_evt.conn_handle, &dl_params, NULL);
+            APP_ERROR_CHECK(err_code);
+        } break;
+
+        case BLE_GATTS_EVT_SYS_ATTR_MISSING:
+            // No system attributes have been stored.
+            err_code = sd_ble_gatts_sys_attr_set(m_conn_handle, NULL, 0, 0);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_SYS_ATTR_MISSING
+
+        case BLE_GATTC_EVT_TIMEOUT:
+            // Disconnect on GATT Client timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gattc_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTC_EVT_TIMEOUT
+
+        case BLE_GATTS_EVT_TIMEOUT:
+            // Disconnect on GATT Server timeout event.
+            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gatts_evt.conn_handle,
+                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_GATTS_EVT_TIMEOUT
+
+        case BLE_EVT_USER_MEM_REQUEST:
+            err_code = sd_ble_user_mem_reply(p_ble_evt->evt.gattc_evt.conn_handle, NULL);
+            APP_ERROR_CHECK(err_code);
+            break; // BLE_EVT_USER_MEM_REQUEST
+
+        case BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST:
+        {
+            ble_gatts_evt_rw_authorize_request_t  req;
+            ble_gatts_rw_authorize_reply_params_t auth_reply;
+
+            req = p_ble_evt->evt.gatts_evt.params.authorize_request;
+
+            if (req.type != BLE_GATTS_AUTHORIZE_TYPE_INVALID)
+            {
+                if ((req.request.write.op == BLE_GATTS_OP_PREP_WRITE_REQ)     ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_NOW) ||
+                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL))
+                {
+                    if (req.type == BLE_GATTS_AUTHORIZE_TYPE_WRITE)
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_WRITE;
+                    }
+                    else
+                    {
+                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_READ;
+                    }
+                    auth_reply.params.write.gatt_status = APP_FEATURE_NOT_SUPPORTED;
+                    err_code = sd_ble_gatts_rw_authorize_reply(p_ble_evt->evt.gatts_evt.conn_handle,
+                                                               &auth_reply);
+                    APP_ERROR_CHECK(err_code);
+                }
+            }
+        } break; // BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
+
+        default:
+            // No implementation needed.
+            break;
+    }
+}
+
+
+/**@brief Function for dispatching a SoftDevice event to all modules with a SoftDevice
+ *        event handler.
+ *
+ * @details This function is called from the SoftDevice event interrupt handler after a
+ *          SoftDevice event has been received.
+ *
+ * @param[in] p_ble_evt  SoftDevice event.
+ */
+static void ble_evt_dispatch(ble_evt_t * p_ble_evt)
+{
+    if (rt_mq_send(stack_evt_mq, p_ble_evt, p_ble_evt->header.evt_len) != RT_EOK)
+    {
+        rt_kprintf("dispatch malloc failure\n");
+    }
+    else
+    {
+        rt_event_send(stack_event, STACK_EV_DISPATCH);
+    }
+}
+
+static rt_err_t evt_dispatch_worker(void)
+{
+    ble_evt_t * p_ble_evt = (ble_evt_t *)evt_sample;
+    rt_err_t err;
+
+    err = rt_mq_recv(stack_evt_mq, (void*)evt_sample, BLE_STACK_EVT_MSG_BUF_SIZE, RT_WAITING_NO);
+
+    if (RT_EOK == err)
+    {
+        ble_conn_params_on_ble_evt(p_ble_evt);
+        nrf_ble_gatt_on_ble_evt(&m_gatt, p_ble_evt);
+        ble_nus_on_ble_evt(&m_nus, p_ble_evt);
+        on_ble_evt(p_ble_evt);
+        ble_advertising_on_ble_evt(p_ble_evt);
+        // bsp_btn_ble_on_ble_evt(p_ble_evt);
+
+        rt_kprintf("ble evt dispatch\n");
+    }
+
+    return err;
+}
+
+static uint32_t _softdevice_evt_schedule(void)
+{
+    rt_sem_release(sd_evt_sem);
+
+    return NRF_SUCCESS;
+}
+
+/**@brief Function for the SoftDevice initialization.
+ *
+ * @details This function initializes the SoftDevice and the BLE event interrupt.
+ */
+static void ble_stack_init(void)
+{
+    uint32_t err_code;
+
+    nrf_clock_lf_cfg_t clock_lf_cfg = NRF_CLOCK_LFCLKSRC;
+
+    // Initialize SoftDevice.
+    SOFTDEVICE_HANDLER_INIT(&clock_lf_cfg, _softdevice_evt_schedule);
+
+    // Fetch the start address of the application RAM.
+    uint32_t ram_start = 0;
+    err_code = softdevice_app_ram_start_get(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Overwrite some of the default configurations for the BLE stack.
+    ble_cfg_t ble_cfg;
+
+    // Configure the maximum number of connections.
+    memset(&ble_cfg, 0, sizeof(ble_cfg));
+    ble_cfg.gap_cfg.role_count_cfg.periph_role_count  = BLE_GAP_ROLE_COUNT_PERIPH_DEFAULT;
+    ble_cfg.gap_cfg.role_count_cfg.central_role_count = 0;
+    ble_cfg.gap_cfg.role_count_cfg.central_sec_count  = 0;
+    err_code = sd_ble_cfg_set(BLE_GAP_CFG_ROLE_COUNT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum ATT MTU.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                 = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gatt_conn_cfg.att_mtu = NRF_BLE_GATT_MAX_MTU_SIZE;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GATT, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Configure the maximum event length.
+    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
+    ble_cfg.conn_cfg.conn_cfg_tag                     = CONN_CFG_TAG;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.event_length = 320;
+    ble_cfg.conn_cfg.params.gap_conn_cfg.conn_count   = BLE_GAP_CONN_COUNT_DEFAULT;
+    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GAP, &ble_cfg, ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Enable BLE stack.
+    err_code = softdevice_enable(&ram_start);
+    APP_ERROR_CHECK(err_code);
+
+    // Subscribe for BLE events.
+    err_code = softdevice_ble_evt_handler_set(ble_evt_dispatch);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for handling events from the GATT library. */
+static void gatt_evt_handler(nrf_ble_gatt_t * p_gatt, const nrf_ble_gatt_evt_t * p_evt)
+{
+    if ((m_conn_handle == p_evt->conn_handle) && (p_evt->evt_id == NRF_BLE_GATT_EVT_ATT_MTU_UPDATED))
+    {
+        m_ble_nus_max_data_len = p_evt->params.att_mtu_effective - OPCODE_LENGTH - HANDLE_LENGTH;
+        rt_kprintf("Data len is set to 0x%X(%d)\r\n", m_ble_nus_max_data_len, m_ble_nus_max_data_len);
+    }
+    rt_kprintf("ATT MTU exchange completed. central 0x%x peripheral 0x%x\r\n", p_gatt->att_mtu_desired_central, p_gatt->att_mtu_desired_periph);
+}
+
+/**@brief Function for initializing the GATT library. */
+static void gatt_init(void)
+{
+    ret_code_t err_code;
+
+    err_code = nrf_ble_gatt_init(&m_gatt, gatt_evt_handler);
+    APP_ERROR_CHECK(err_code);
+
+    err_code = nrf_ble_gatt_att_mtu_periph_set(&m_gatt, 64);
+    APP_ERROR_CHECK(err_code);
+}
+
+/**@brief Function for initializing the Advertising functionality.
+ */
+static void advertising_init(void)
+{
+    uint32_t               err_code;
+    ble_advdata_t          advdata;
+    ble_advdata_t          scanrsp;
+    ble_adv_modes_config_t options;
+
+    // Build advertising data struct to pass into @ref ble_advertising_init.
+    memset(&advdata, 0, sizeof(advdata));
+    advdata.name_type          = BLE_ADVDATA_FULL_NAME;
+    advdata.include_appearance = false;
+    advdata.flags              = BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE;
+
+    memset(&scanrsp, 0, sizeof(scanrsp));
+    scanrsp.uuids_complete.uuid_cnt = sizeof(m_adv_uuids) / sizeof(m_adv_uuids[0]);
+    scanrsp.uuids_complete.p_uuids  = m_adv_uuids;
+
+    memset(&options, 0, sizeof(options));
+    options.ble_adv_fast_enabled  = true;
+    options.ble_adv_fast_interval = APP_ADV_INTERVAL;
+    options.ble_adv_fast_timeout  = APP_ADV_TIMEOUT_IN_SECONDS;
+
+    err_code = ble_advertising_init(&advdata, &scanrsp, &options, on_adv_evt, NULL);
+    APP_ERROR_CHECK(err_code);
+
+    ble_advertising_conn_cfg_tag_set(CONN_CFG_TAG);
+}
+
+/**@brief   Function for handling app_uart events.
+ *
+ * @details This function will receive a single character from the app_uart module and append it to
+ *          a string. The string will be be sent over BLE when the last character received was a
+ *          'new line' '\n' (hex 0x0A) or if the string has reached the maximum data length.
+ */
+/**@snippet [Handling the data received over UART] */
+void uart_event_handle(rt_device_t uart)
+{
+    uint8_t data_array[BLE_NUS_MAX_DATA_LEN];
+    rt_size_t size = 0;
+    uint32_t       err_code;
+
+    size = rt_device_read(uart, 0, data_array, BLE_NUS_MAX_DATA_LEN);
+
+    if (size <= 0)
+    {
+        return;
+    }
+
+    do
+    {
+        err_code = ble_nus_string_send(&m_nus, data_array, size);
+        if ( (err_code != NRF_ERROR_INVALID_STATE) && (err_code != NRF_ERROR_BUSY) )
+        {
+            APP_ERROR_CHECK(err_code);
+        }
+    } while (err_code == NRF_ERROR_BUSY);
+}
+/**@snippet [Handling the data received over UART] */
+
+/**@brief  Function for initializing the UART module.
+ */
+/**@snippet [UART Initialization] */
+static rt_bool_t _stack_init(void)
+{
+    uint32_t err_code;
+
+    stack_event = rt_event_create("stackev", RT_IPC_FLAG_FIFO);
+    sd_evt_sem = rt_sem_create("sdsem", 0, RT_IPC_FLAG_FIFO);
+    stack_evt_mq = rt_mq_create("stackmq", BLE_STACK_EVT_MSG_BUF_SIZE, STACK_EVT_MQ_NUM, RT_IPC_FLAG_FIFO);
+    evt_sample = rt_malloc(BLE_STACK_EVT_MSG_BUF_SIZE);
+
+    if (!stack_event || !sd_evt_sem || !stack_evt_mq || !evt_sample)
+    {
+        rt_kprintf("uart rx sem create failure\n");
+        return RT_FALSE;
+    }
+
+    // Initialize.
+    err_code = app_timer_init();
+    APP_ERROR_CHECK(err_code);
+
+    ble_stack_init();
+    gap_params_init();
+    gatt_init();
+    services_init();
+    advertising_init();
+    conn_params_init();
+
+    return RT_TRUE;
+}
+
+/**@brief Application main function.
+ */
+static void _stack_thread(void *parameter)
+{
+    rt_tick_t next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+    FAST_ADV();
+    // Enter main loop.
+    for (;;)
+    {
+        rt_uint32_t event = 0;
+        rt_tick_t dispatch_timeout = RT_WAITING_NO;
+
+        rt_event_recv(stack_event, STACK_EV_DISCON | STACK_EV_DISPATCH | STACK_EV_KEY,
+                    RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, next_timeout, &event);
+
+        if (evt_dispatch_worker() != RT_EOK)
+        {
+            dispatch_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+        }
+
+        if (event & STACK_EV_DISCON)
+        {
+            if (BLE_CONN_HANDLE_INVALID != m_conn_handle)
+            {
+                sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
+            }
+        }
+
+        if (event & STACK_EV_KEY)
+        {
+            if (stack_state != STACK_STATE_CON && stack_state != STACK_STATE_ADV)
+            {
+                FAST_ADV();
+            }
+        }
+
+        next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
+
+        if (dispatch_timeout < next_timeout)
+        {
+            next_timeout = dispatch_timeout;
+        }
+    }
+}
+
+static void _softdevice_thread(void* parameter)
+{
+    for (;;)
+    {
+        rt_sem_take(sd_evt_sem, RT_WAITING_FOREVER);
+        intern_softdevice_events_execute();
+    }
+}
+
+rt_err_t ble_init(void)
+{
+    rt_thread_t thread;
+
+    _stack_init();
+
+    thread = rt_thread_create("sdth", _softdevice_thread, RT_NULL, 512, 0, 10);
+
+    if (thread != RT_NULL)
+    {
+        rt_thread_startup(thread);
+    }
+    else
+    {
+        return RT_ERROR;
+    }
+
+    thread = rt_thread_create("bleth", _stack_thread, RT_NULL, 2048, 1, 10);
+
+    if (thread != RT_NULL)
+    {
+        return rt_thread_startup(thread);
+    }
+
+    return RT_ERROR;
+}
diff --git a/bsp/nrf5x/nrf52840/applications/sdk_config.h b/bsp/nrf5x/nrf52840/applications/sdk_config.h
new file mode 100644
index 0000000000..72abeeed7c
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/applications/sdk_config.h
@@ -0,0 +1,3991 @@
+
+
+#ifndef SDK_CONFIG_H
+#define SDK_CONFIG_H
+// <<< Use Configuration Wizard in Context Menu >>>\n
+#ifdef USE_APP_CONFIG
+#include "app_config.h"
+#endif
+// <h> nRF_BLE
+
+//==========================================================
+// <q> BLE_ADVERTISING_ENABLED  - ble_advertising - Advertising module
+
+
+#ifndef BLE_ADVERTISING_ENABLED
+#define BLE_ADVERTISING_ENABLED 1
+#endif
+
+// <q> BLE_DTM_ENABLED  - ble_dtm - Module for testing RF/PHY using DTM commands
+
+
+#ifndef BLE_DTM_ENABLED
+#define BLE_DTM_ENABLED 0
+#endif
+
+// <q> BLE_RACP_ENABLED  - ble_racp - Record Access Control Point library
+
+
+#ifndef BLE_RACP_ENABLED
+#define BLE_RACP_ENABLED 0
+#endif
+
+// <e> NRF_BLE_GATT_ENABLED - nrf_ble_gatt - GATT module
+//==========================================================
+#ifndef NRF_BLE_GATT_ENABLED
+#define NRF_BLE_GATT_ENABLED 1
+#endif
+#if  NRF_BLE_GATT_ENABLED
+// <o> NRF_BLE_GATT_MAX_MTU_SIZE - Static maximum MTU size that is passed to the @ref sd_ble_enable function.
+#ifndef NRF_BLE_GATT_MAX_MTU_SIZE
+#define NRF_BLE_GATT_MAX_MTU_SIZE 158
+#endif
+
+#endif //NRF_BLE_GATT_ENABLED
+// </e>
+
+// <q> NRF_BLE_QWR_ENABLED  - nrf_ble_qwr - Queued writes support module (prepare/execute write)
+
+
+#ifndef NRF_BLE_QWR_ENABLED
+#define NRF_BLE_QWR_ENABLED 0
+#endif
+
+// <q> PEER_MANAGER_ENABLED  - peer_manager - Peer Manager
+
+
+#ifndef PEER_MANAGER_ENABLED
+#define PEER_MANAGER_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_BLE_Services
+
+//==========================================================
+// <q> BLE_ANCS_C_ENABLED  - ble_ancs_c - Apple Notification Service Client
+
+
+#ifndef BLE_ANCS_C_ENABLED
+#define BLE_ANCS_C_ENABLED 0
+#endif
+
+// <q> BLE_ANS_C_ENABLED  - ble_ans_c - Alert Notification Service Client
+
+
+#ifndef BLE_ANS_C_ENABLED
+#define BLE_ANS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_C_ENABLED  - ble_bas_c - Battery Service Client
+
+
+#ifndef BLE_BAS_C_ENABLED
+#define BLE_BAS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_ENABLED  - ble_bas - Battery Service
+
+
+#ifndef BLE_BAS_ENABLED
+#define BLE_BAS_ENABLED 0
+#endif
+
+// <q> BLE_CSCS_ENABLED  - ble_cscs - Cycling Speed and Cadence Service
+
+
+#ifndef BLE_CSCS_ENABLED
+#define BLE_CSCS_ENABLED 0
+#endif
+
+// <q> BLE_CTS_C_ENABLED  - ble_cts_c - Current Time Service Client
+
+
+#ifndef BLE_CTS_C_ENABLED
+#define BLE_CTS_C_ENABLED 0
+#endif
+
+// <q> BLE_DIS_ENABLED  - ble_dis - Device Information Service
+
+
+#ifndef BLE_DIS_ENABLED
+#define BLE_DIS_ENABLED 0
+#endif
+
+// <q> BLE_GLS_ENABLED  - ble_gls - Glucose Service
+
+
+#ifndef BLE_GLS_ENABLED
+#define BLE_GLS_ENABLED 0
+#endif
+
+// <q> BLE_HIDS_ENABLED  - ble_hids - Human Interface Device Service
+
+
+#ifndef BLE_HIDS_ENABLED
+#define BLE_HIDS_ENABLED 0
+#endif
+
+// <e> BLE_HRS_C_ENABLED - ble_hrs_c - Heart Rate Service Client
+//==========================================================
+#ifndef BLE_HRS_C_ENABLED
+#define BLE_HRS_C_ENABLED 0
+#endif
+#if  BLE_HRS_C_ENABLED
+// <o> BLE_HRS_C_RR_INTERVALS_MAX_CNT - Maximum number of RR_INTERVALS per notification to be decoded
+#ifndef BLE_HRS_C_RR_INTERVALS_MAX_CNT
+#define BLE_HRS_C_RR_INTERVALS_MAX_CNT 30
+#endif
+
+#endif //BLE_HRS_C_ENABLED
+// </e>
+
+// <q> BLE_HRS_ENABLED  - ble_hrs - Heart Rate Service
+
+
+#ifndef BLE_HRS_ENABLED
+#define BLE_HRS_ENABLED 0
+#endif
+
+// <q> BLE_HTS_ENABLED  - ble_hts - Health Thermometer Service
+
+
+#ifndef BLE_HTS_ENABLED
+#define BLE_HTS_ENABLED 0
+#endif
+
+// <q> BLE_IAS_C_ENABLED  - ble_ias_c - Immediate Alert Service Client
+
+
+#ifndef BLE_IAS_C_ENABLED
+#define BLE_IAS_C_ENABLED 0
+#endif
+
+// <q> BLE_IAS_ENABLED  - ble_ias - Immediate Alert Service
+
+
+#ifndef BLE_IAS_ENABLED
+#define BLE_IAS_ENABLED 0
+#endif
+
+// <q> BLE_LBS_C_ENABLED  - ble_lbs_c - Nordic LED Button Service Client
+
+
+#ifndef BLE_LBS_C_ENABLED
+#define BLE_LBS_C_ENABLED 0
+#endif
+
+// <q> BLE_LBS_ENABLED  - ble_lbs - LED Button Service
+
+
+#ifndef BLE_LBS_ENABLED
+#define BLE_LBS_ENABLED 0
+#endif
+
+// <q> BLE_LLS_ENABLED  - ble_lls - Link Loss Service
+
+
+#ifndef BLE_LLS_ENABLED
+#define BLE_LLS_ENABLED 0
+#endif
+
+// <q> BLE_NUS_C_ENABLED  - ble_nus_c - Nordic UART Central Service
+
+
+#ifndef BLE_NUS_C_ENABLED
+#define BLE_NUS_C_ENABLED 0
+#endif
+
+// <q> BLE_NUS_ENABLED  - ble_nus - Nordic UART Service
+
+
+#ifndef BLE_NUS_ENABLED
+#define BLE_NUS_ENABLED 1
+#endif
+
+// <q> BLE_RSCS_C_ENABLED  - ble_rscs_c - Running Speed and Cadence Client
+
+
+#ifndef BLE_RSCS_C_ENABLED
+#define BLE_RSCS_C_ENABLED 0
+#endif
+
+// <q> BLE_RSCS_ENABLED  - ble_rscs - Running Speed and Cadence Service
+
+
+#ifndef BLE_RSCS_ENABLED
+#define BLE_RSCS_ENABLED 0
+#endif
+
+// <q> BLE_TPS_ENABLED  - ble_tps - TX Power Service
+
+
+#ifndef BLE_TPS_ENABLED
+#define BLE_TPS_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> nRF_Drivers
+
+//==========================================================
+// <e> APP_USBD_ENABLED - app_usbd - USB Device library
+//==========================================================
+#ifndef APP_USBD_ENABLED
+#define APP_USBD_ENABLED 0
+#endif
+#if  APP_USBD_ENABLED
+// <o> APP_USBD_VID - Vendor ID  <0x0000-0xFFFF>
+
+
+// <i> Vendor ID ordered from USB IF: http://www.usb.org/developers/vendor/
+
+#ifndef APP_USBD_VID
+#define APP_USBD_VID 0
+#endif
+
+// <o> APP_USBD_PID - Product ID  <0x0000-0xFFFF>
+
+
+// <i> Selected Product ID
+
+#ifndef APP_USBD_PID
+#define APP_USBD_PID 0
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MAJOR - Device version, major part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MAJOR
+#define APP_USBD_DEVICE_VER_MAJOR 1
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MINOR - Device version, minor part  <0-99>
+
+
+// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MINOR
+#define APP_USBD_DEVICE_VER_MINOR 0
+#endif
+
+#endif //APP_USBD_ENABLED
+// </e>
+
+// <e> CLOCK_ENABLED - nrf_drv_clock - CLOCK peripheral driver
+//==========================================================
+#ifndef CLOCK_ENABLED
+#define CLOCK_ENABLED 1
+#endif
+#if  CLOCK_ENABLED
+// <o> CLOCK_CONFIG_XTAL_FREQ  - HF XTAL Frequency
+
+// <0=> Default (64 MHz)
+
+#ifndef CLOCK_CONFIG_XTAL_FREQ
+#define CLOCK_CONFIG_XTAL_FREQ 0
+#endif
+
+// <o> CLOCK_CONFIG_LF_SRC  - LF Clock Source
+
+// <0=> RC
+// <1=> XTAL
+// <2=> Synth
+
+#ifndef CLOCK_CONFIG_LF_SRC
+#define CLOCK_CONFIG_LF_SRC 1
+#endif
+
+// <o> CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef CLOCK_CONFIG_IRQ_PRIORITY
+#define CLOCK_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef CLOCK_CONFIG_LOG_ENABLED
+#define CLOCK_CONFIG_LOG_ENABLED 0
+#endif
+#if  CLOCK_CONFIG_LOG_ENABLED
+// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef CLOCK_CONFIG_LOG_LEVEL
+#define CLOCK_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_INFO_COLOR
+#define CLOCK_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef CLOCK_CONFIG_DEBUG_COLOR
+#define CLOCK_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //CLOCK_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //CLOCK_ENABLED
+// </e>
+
+// <e> COMP_ENABLED - nrf_drv_comp - COMP peripheral driver
+//==========================================================
+#ifndef COMP_ENABLED
+#define COMP_ENABLED 0
+#endif
+#if  COMP_ENABLED
+// <o> COMP_CONFIG_REF  - Reference voltage
+
+// <0=> Internal 1.2V
+// <1=> Internal 1.8V
+// <2=> Internal 2.4V
+// <4=> VDD
+// <7=> ARef
+
+#ifndef COMP_CONFIG_REF
+#define COMP_CONFIG_REF 1
+#endif
+
+// <o> COMP_CONFIG_MAIN_MODE  - Main mode
+
+// <0=> Single ended
+// <1=> Differential
+
+#ifndef COMP_CONFIG_MAIN_MODE
+#define COMP_CONFIG_MAIN_MODE 0
+#endif
+
+// <o> COMP_CONFIG_SPEED_MODE  - Speed mode
+
+// <0=> Low power
+// <1=> Normal
+// <2=> High speed
+
+#ifndef COMP_CONFIG_SPEED_MODE
+#define COMP_CONFIG_SPEED_MODE 2
+#endif
+
+// <o> COMP_CONFIG_HYST  - Hystheresis
+
+// <0=> No
+// <1=> 50mV
+
+#ifndef COMP_CONFIG_HYST
+#define COMP_CONFIG_HYST 0
+#endif
+
+// <o> COMP_CONFIG_ISOURCE  - Current Source
+
+// <0=> Off
+// <1=> 2.5 uA
+// <2=> 5 uA
+// <3=> 10 uA
+
+#ifndef COMP_CONFIG_ISOURCE
+#define COMP_CONFIG_ISOURCE 0
+#endif
+
+// <o> COMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_INPUT
+#define COMP_CONFIG_INPUT 0
+#endif
+
+// <o> COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef COMP_CONFIG_IRQ_PRIORITY
+#define COMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMP_CONFIG_LOG_ENABLED
+#define COMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMP_CONFIG_LOG_ENABLED
+// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMP_CONFIG_LOG_LEVEL
+#define COMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_INFO_COLOR
+#define COMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMP_CONFIG_DEBUG_COLOR
+#define COMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //COMP_ENABLED
+// </e>
+
+// <e> EGU_ENABLED - nrf_drv_swi - SWI(EGU) peripheral driver
+//==========================================================
+#ifndef EGU_ENABLED
+#define EGU_ENABLED 0
+#endif
+#if  EGU_ENABLED
+// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SWI_CONFIG_LOG_ENABLED
+#define SWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SWI_CONFIG_LOG_ENABLED
+// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SWI_CONFIG_LOG_LEVEL
+#define SWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_INFO_COLOR
+#define SWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SWI_CONFIG_DEBUG_COLOR
+#define SWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SWI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //EGU_ENABLED
+// </e>
+
+// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
+//==========================================================
+#ifndef GPIOTE_ENABLED
+#define GPIOTE_ENABLED 1
+#endif
+#if  GPIOTE_ENABLED
+// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins
+#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
+#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
+#endif
+
+// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
+#define GPIOTE_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef GPIOTE_CONFIG_LOG_ENABLED
+#define GPIOTE_CONFIG_LOG_ENABLED 0
+#endif
+#if  GPIOTE_CONFIG_LOG_ENABLED
+// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef GPIOTE_CONFIG_LOG_LEVEL
+#define GPIOTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_INFO_COLOR
+#define GPIOTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef GPIOTE_CONFIG_DEBUG_COLOR
+#define GPIOTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //GPIOTE_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //GPIOTE_ENABLED
+// </e>
+
+// <e> I2S_ENABLED - nrf_drv_i2s - I2S peripheral driver
+//==========================================================
+#ifndef I2S_ENABLED
+#define I2S_ENABLED 0
+#endif
+#if  I2S_ENABLED
+// <o> I2S_CONFIG_SCK_PIN - SCK pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SCK_PIN
+#define I2S_CONFIG_SCK_PIN 31
+#endif
+
+// <o> I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31>
+
+
+#ifndef I2S_CONFIG_LRCK_PIN
+#define I2S_CONFIG_LRCK_PIN 30
+#endif
+
+// <o> I2S_CONFIG_MCK_PIN - MCK pin
+#ifndef I2S_CONFIG_MCK_PIN
+#define I2S_CONFIG_MCK_PIN 255
+#endif
+
+// <o> I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDOUT_PIN
+#define I2S_CONFIG_SDOUT_PIN 29
+#endif
+
+// <o> I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31>
+
+
+#ifndef I2S_CONFIG_SDIN_PIN
+#define I2S_CONFIG_SDIN_PIN 28
+#endif
+
+// <o> I2S_CONFIG_MASTER  - Mode
+
+// <0=> Master
+// <1=> Slave
+
+#ifndef I2S_CONFIG_MASTER
+#define I2S_CONFIG_MASTER 0
+#endif
+
+// <o> I2S_CONFIG_FORMAT  - Format
+
+// <0=> I2S
+// <1=> Aligned
+
+#ifndef I2S_CONFIG_FORMAT
+#define I2S_CONFIG_FORMAT 0
+#endif
+
+// <o> I2S_CONFIG_ALIGN  - Alignment
+
+// <0=> Left
+// <1=> Right
+
+#ifndef I2S_CONFIG_ALIGN
+#define I2S_CONFIG_ALIGN 0
+#endif
+
+// <o> I2S_CONFIG_SWIDTH  - Sample width (bits)
+
+// <0=> 8
+// <1=> 16
+// <2=> 24
+
+#ifndef I2S_CONFIG_SWIDTH
+#define I2S_CONFIG_SWIDTH 1
+#endif
+
+// <o> I2S_CONFIG_CHANNELS  - Channels
+
+// <0=> Stereo
+// <1=> Left
+// <2=> Right
+
+#ifndef I2S_CONFIG_CHANNELS
+#define I2S_CONFIG_CHANNELS 1
+#endif
+
+// <o> I2S_CONFIG_MCK_SETUP  - MCK behavior
+
+// <0=> Disabled
+// <2147483648=> 32MHz/2
+// <1342177280=> 32MHz/3
+// <1073741824=> 32MHz/4
+// <805306368=> 32MHz/5
+// <671088640=> 32MHz/6
+// <536870912=> 32MHz/8
+// <402653184=> 32MHz/10
+// <369098752=> 32MHz/11
+// <285212672=> 32MHz/15
+// <268435456=> 32MHz/16
+// <201326592=> 32MHz/21
+// <184549376=> 32MHz/23
+// <142606336=> 32MHz/30
+// <138412032=> 32MHz/31
+// <134217728=> 32MHz/32
+// <100663296=> 32MHz/42
+// <68157440=> 32MHz/63
+// <34340864=> 32MHz/125
+
+#ifndef I2S_CONFIG_MCK_SETUP
+#define I2S_CONFIG_MCK_SETUP 536870912
+#endif
+
+// <o> I2S_CONFIG_RATIO  - MCK/LRCK ratio
+
+// <0=> 32x
+// <1=> 48x
+// <2=> 64x
+// <3=> 96x
+// <4=> 128x
+// <5=> 192x
+// <6=> 256x
+// <7=> 384x
+// <8=> 512x
+
+#ifndef I2S_CONFIG_RATIO
+#define I2S_CONFIG_RATIO 2000
+#endif
+
+// <o> I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef I2S_CONFIG_IRQ_PRIORITY
+#define I2S_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef I2S_CONFIG_LOG_ENABLED
+#define I2S_CONFIG_LOG_ENABLED 0
+#endif
+#if  I2S_CONFIG_LOG_ENABLED
+// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef I2S_CONFIG_LOG_LEVEL
+#define I2S_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_INFO_COLOR
+#define I2S_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef I2S_CONFIG_DEBUG_COLOR
+#define I2S_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //I2S_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //I2S_ENABLED
+// </e>
+
+// <e> LPCOMP_ENABLED - nrf_drv_lpcomp - LPCOMP peripheral driver
+//==========================================================
+#ifndef LPCOMP_ENABLED
+#define LPCOMP_ENABLED 0
+#endif
+#if  LPCOMP_ENABLED
+// <o> LPCOMP_CONFIG_REFERENCE  - Reference voltage
+
+// <0=> Supply 1/8
+// <1=> Supply 2/8
+// <2=> Supply 3/8
+// <3=> Supply 4/8
+// <4=> Supply 5/8
+// <5=> Supply 6/8
+// <6=> Supply 7/8
+// <8=> Supply 1/16 (nRF52)
+// <9=> Supply 3/16 (nRF52)
+// <10=> Supply 5/16 (nRF52)
+// <11=> Supply 7/16 (nRF52)
+// <12=> Supply 9/16 (nRF52)
+// <13=> Supply 11/16 (nRF52)
+// <14=> Supply 13/16 (nRF52)
+// <15=> Supply 15/16 (nRF52)
+// <7=> External Ref 0
+// <65543=> External Ref 1
+
+#ifndef LPCOMP_CONFIG_REFERENCE
+#define LPCOMP_CONFIG_REFERENCE 3
+#endif
+
+// <o> LPCOMP_CONFIG_DETECTION  - Detection
+
+// <0=> Crossing
+// <1=> Up
+// <2=> Down
+
+#ifndef LPCOMP_CONFIG_DETECTION
+#define LPCOMP_CONFIG_DETECTION 2
+#endif
+
+// <o> LPCOMP_CONFIG_INPUT  - Analog input
+
+// <0=> 0
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_INPUT
+#define LPCOMP_CONFIG_INPUT 0
+#endif
+
+// <q> LPCOMP_CONFIG_HYST  - Hysteresis
+
+
+#ifndef LPCOMP_CONFIG_HYST
+#define LPCOMP_CONFIG_HYST 0
+#endif
+
+// <o> LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef LPCOMP_CONFIG_IRQ_PRIORITY
+#define LPCOMP_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef LPCOMP_CONFIG_LOG_ENABLED
+#define LPCOMP_CONFIG_LOG_ENABLED 0
+#endif
+#if  LPCOMP_CONFIG_LOG_ENABLED
+// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef LPCOMP_CONFIG_LOG_LEVEL
+#define LPCOMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_INFO_COLOR
+#define LPCOMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef LPCOMP_CONFIG_DEBUG_COLOR
+#define LPCOMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //LPCOMP_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //LPCOMP_ENABLED
+// </e>
+
+// <e> PDM_ENABLED - nrf_drv_pdm - PDM peripheral driver
+//==========================================================
+#ifndef PDM_ENABLED
+#define PDM_ENABLED 0
+#endif
+#if  PDM_ENABLED
+// <o> PDM_CONFIG_MODE  - Mode
+
+// <0=> Stereo
+// <1=> Mono
+
+#ifndef PDM_CONFIG_MODE
+#define PDM_CONFIG_MODE 1
+#endif
+
+// <o> PDM_CONFIG_EDGE  - Edge
+
+// <0=> Left falling
+// <1=> Left rising
+
+#ifndef PDM_CONFIG_EDGE
+#define PDM_CONFIG_EDGE 0
+#endif
+
+// <o> PDM_CONFIG_CLOCK_FREQ  - Clock frequency
+
+// <134217728=> 1000k
+// <138412032=> 1032k (default)
+// <142606336=> 1067k
+
+#ifndef PDM_CONFIG_CLOCK_FREQ
+#define PDM_CONFIG_CLOCK_FREQ 138412032
+#endif
+
+// <o> PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PDM_CONFIG_IRQ_PRIORITY
+#define PDM_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PDM_CONFIG_LOG_ENABLED
+#define PDM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PDM_CONFIG_LOG_ENABLED
+// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PDM_CONFIG_LOG_LEVEL
+#define PDM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_INFO_COLOR
+#define PDM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PDM_CONFIG_DEBUG_COLOR
+#define PDM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PDM_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PDM_ENABLED
+// </e>
+
+// <e> PERIPHERAL_RESOURCE_SHARING_ENABLED - nrf_drv_common - Peripheral drivers common module
+//==========================================================
+#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
+#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
+#endif
+#if  PERIPHERAL_RESOURCE_SHARING_ENABLED
+// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMMON_CONFIG_LOG_ENABLED
+#define COMMON_CONFIG_LOG_ENABLED 0
+#endif
+#if  COMMON_CONFIG_LOG_ENABLED
+// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef COMMON_CONFIG_LOG_LEVEL
+#define COMMON_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_INFO_COLOR
+#define COMMON_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef COMMON_CONFIG_DEBUG_COLOR
+#define COMMON_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //COMMON_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PERIPHERAL_RESOURCE_SHARING_ENABLED
+// </e>
+
+// <e> POWER_ENABLED - nrf_drv_power - POWER peripheral driver
+//==========================================================
+#ifndef POWER_ENABLED
+#define POWER_ENABLED 0
+#endif
+#if  POWER_ENABLED
+// <o> POWER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef POWER_CONFIG_IRQ_PRIORITY
+#define POWER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCEN
+#define POWER_CONFIG_DEFAULT_DCDCEN 0
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
+
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCENHV
+#define POWER_CONFIG_DEFAULT_DCDCENHV 0
+#endif
+
+#endif //POWER_ENABLED
+// </e>
+
+// <e> PPI_ENABLED - nrf_drv_ppi - PPI peripheral driver
+//==========================================================
+#ifndef PPI_ENABLED
+#define PPI_ENABLED 0
+#endif
+#if  PPI_ENABLED
+// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PPI_CONFIG_LOG_ENABLED
+#define PPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  PPI_CONFIG_LOG_ENABLED
+// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PPI_CONFIG_LOG_LEVEL
+#define PPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_INFO_COLOR
+#define PPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PPI_CONFIG_DEBUG_COLOR
+#define PPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PPI_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //PPI_ENABLED
+// </e>
+
+// <e> PWM_ENABLED - nrf_drv_pwm - PWM peripheral driver
+//==========================================================
+#ifndef PWM_ENABLED
+#define PWM_ENABLED 1
+#endif
+#if  PWM_ENABLED
+// <o> PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
+#define PWM_DEFAULT_CONFIG_OUT0_PIN 2
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
+#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
+#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31>
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
+#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 MHz
+
+#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
+#define PWM_DEFAULT_CONFIG_BASE_CLOCK 7
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
+
+// <0=> Up
+// <1=> Up and Down
+
+#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
+#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_TOP_VALUE - Top value
+#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
+#define PWM_DEFAULT_CONFIG_TOP_VALUE 46
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
+
+// <0=> Common
+// <1=> Grouped
+// <2=> Individual
+// <3=> Waveform
+
+#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
+#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
+
+// <0=> Auto
+// <1=> Triggered
+
+#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
+#define PWM_DEFAULT_CONFIG_STEP_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> PWM0_ENABLED  - Enable PWM0 instance
+
+
+#ifndef PWM0_ENABLED
+#define PWM0_ENABLED 1
+#endif
+
+// <q> PWM1_ENABLED  - Enable PWM1 instance
+
+
+#ifndef PWM1_ENABLED
+#define PWM1_ENABLED 0
+#endif
+
+// <q> PWM2_ENABLED  - Enable PWM2 instance
+
+
+#ifndef PWM2_ENABLED
+#define PWM2_ENABLED 0
+#endif
+
+// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PWM_CONFIG_LOG_ENABLED
+#define PWM_CONFIG_LOG_ENABLED 0
+#endif
+#if  PWM_CONFIG_LOG_ENABLED
+// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef PWM_CONFIG_LOG_LEVEL
+#define PWM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_INFO_COLOR
+#define PWM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef PWM_CONFIG_DEBUG_COLOR
+#define PWM_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //PWM_CONFIG_LOG_ENABLED
+// </e>
+
+// <e> PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED - Enables nRF52 Anomaly 109 workaround for PWM.
+
+// <i> The workaround uses interrupts to wake up the CPU and ensure
+// <i> it is active when PWM is about to start a DMA transfer. For
+// <i> initial transfer, done when a playback is started via PPI,
+// <i> a specific EGU instance is used to generate the interrupt.
+// <i> During the playback, the PWM interrupt triggered on SEQEND
+// <i> event of a preceding sequence is used to protect the transfer
+// <i> done for the next sequence to be played.
+//==========================================================
+#ifndef PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+#if  PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// <o> PWM_NRF52_ANOMALY_109_EGU_INSTANCE  - EGU instance used by the nRF52 Anomaly 109 workaround for PWM.
+
+// <0=> EGU0
+// <1=> EGU1
+// <2=> EGU2
+// <3=> EGU3
+// <4=> EGU4
+// <5=> EGU5
+
+#ifndef PWM_NRF52_ANOMALY_109_EGU_INSTANCE
+#define PWM_NRF52_ANOMALY_109_EGU_INSTANCE 5
+#endif
+
+#endif //PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+// </e>
+
+#endif //PWM_ENABLED
+// </e>
+
+// <e> QDEC_ENABLED - nrf_drv_qdec - QDEC peripheral driver
+//==========================================================
+#ifndef QDEC_ENABLED
+#define QDEC_ENABLED 0
+#endif
+#if  QDEC_ENABLED
+// <o> QDEC_CONFIG_REPORTPER  - Report period
+
+// <0=> 10 Samples
+// <1=> 40 Samples
+// <2=> 80 Samples
+// <3=> 120 Samples
+// <4=> 160 Samples
+// <5=> 200 Samples
+// <6=> 240 Samples
+// <7=> 280 Samples
+
+#ifndef QDEC_CONFIG_REPORTPER
+#define QDEC_CONFIG_REPORTPER 0
+#endif
+
+// <o> QDEC_CONFIG_SAMPLEPER  - Sample period
+
+// <0=> 128 us
+// <1=> 256 us
+// <2=> 512 us
+// <3=> 1024 us
+// <4=> 2048 us
+// <5=> 4096 us
+// <6=> 8192 us
+// <7=> 16384 us
+
+#ifndef QDEC_CONFIG_SAMPLEPER
+#define QDEC_CONFIG_SAMPLEPER 7
+#endif
+
+// <o> QDEC_CONFIG_PIO_A - A pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_A
+#define QDEC_CONFIG_PIO_A 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_B - B pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_B
+#define QDEC_CONFIG_PIO_B 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_LED - LED pin  <0-31>
+
+
+#ifndef QDEC_CONFIG_PIO_LED
+#define QDEC_CONFIG_PIO_LED 31
+#endif
+
+// <o> QDEC_CONFIG_LEDPRE - LED pre
+#ifndef QDEC_CONFIG_LEDPRE
+#define QDEC_CONFIG_LEDPRE 511
+#endif
+
+// <o> QDEC_CONFIG_LEDPOL  - LED polarity
+
+// <0=> Active low
+// <1=> Active high
+
+#ifndef QDEC_CONFIG_LEDPOL
+#define QDEC_CONFIG_LEDPOL 1
+#endif
+
+// <q> QDEC_CONFIG_DBFEN  - Debouncing enable
+
+
+#ifndef QDEC_CONFIG_DBFEN
+#define QDEC_CONFIG_DBFEN 0
+#endif
+
+// <q> QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
+
+
+#ifndef QDEC_CONFIG_SAMPLE_INTEN
+#define QDEC_CONFIG_SAMPLE_INTEN 0
+#endif
+
+// <o> QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef QDEC_CONFIG_IRQ_PRIORITY
+#define QDEC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef QDEC_CONFIG_LOG_ENABLED
+#define QDEC_CONFIG_LOG_ENABLED 0
+#endif
+#if  QDEC_CONFIG_LOG_ENABLED
+// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef QDEC_CONFIG_LOG_LEVEL
+#define QDEC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_INFO_COLOR
+#define QDEC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef QDEC_CONFIG_DEBUG_COLOR
+#define QDEC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //QDEC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //QDEC_ENABLED
+// </e>
+
+// <e> RNG_ENABLED - nrf_drv_rng - RNG peripheral driver
+//==========================================================
+#ifndef RNG_ENABLED
+#define RNG_ENABLED 0
+#endif
+#if  RNG_ENABLED
+// <q> RNG_CONFIG_ERROR_CORRECTION  - Error correction
+
+
+#ifndef RNG_CONFIG_ERROR_CORRECTION
+#define RNG_CONFIG_ERROR_CORRECTION 0
+#endif
+
+// <o> RNG_CONFIG_POOL_SIZE - Pool size
+#ifndef RNG_CONFIG_POOL_SIZE
+#define RNG_CONFIG_POOL_SIZE 32
+#endif
+
+// <o> RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RNG_CONFIG_IRQ_PRIORITY
+#define RNG_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RNG_CONFIG_LOG_ENABLED
+#define RNG_CONFIG_LOG_ENABLED 0
+#endif
+#if  RNG_CONFIG_LOG_ENABLED
+// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RNG_CONFIG_LOG_LEVEL
+#define RNG_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_INFO_COLOR
+#define RNG_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RNG_CONFIG_DEBUG_COLOR
+#define RNG_CONFIG_DEBUG_COLOR 0
+#endif
+
+// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
+
+
+#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
+#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
+#endif
+
+#endif //RNG_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RNG_ENABLED
+// </e>
+
+// <e> RTC_ENABLED - nrf_drv_rtc - RTC peripheral driver
+//==========================================================
+#ifndef RTC_ENABLED
+#define RTC_ENABLED 0
+#endif
+#if  RTC_ENABLED
+// <o> RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768>
+
+
+#ifndef RTC_DEFAULT_CONFIG_FREQUENCY
+#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
+#endif
+
+// <q> RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
+
+
+#ifndef RTC_DEFAULT_CONFIG_RELIABLE
+#define RTC_DEFAULT_CONFIG_RELIABLE 0
+#endif
+
+// <o> RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef RTC_DEFAULT_CONFIG_IRQ_PRIORITY
+#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> RTC0_ENABLED  - Enable RTC0 instance
+
+
+#ifndef RTC0_ENABLED
+#define RTC0_ENABLED 0
+#endif
+
+// <q> RTC1_ENABLED  - Enable RTC1 instance
+
+
+#ifndef RTC1_ENABLED
+#define RTC1_ENABLED 0
+#endif
+
+// <q> RTC2_ENABLED  - Enable RTC2 instance
+
+
+#ifndef RTC2_ENABLED
+#define RTC2_ENABLED 0
+#endif
+
+// <o> NRF_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt
+#ifndef NRF_MAXIMUM_LATENCY_US
+#define NRF_MAXIMUM_LATENCY_US 2000
+#endif
+
+// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RTC_CONFIG_LOG_ENABLED
+#define RTC_CONFIG_LOG_ENABLED 0
+#endif
+#if  RTC_CONFIG_LOG_ENABLED
+// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef RTC_CONFIG_LOG_LEVEL
+#define RTC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_INFO_COLOR
+#define RTC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef RTC_CONFIG_DEBUG_COLOR
+#define RTC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //RTC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //RTC_ENABLED
+// </e>
+
+// <e> SAADC_ENABLED - nrf_drv_saadc - SAADC peripheral driver
+//==========================================================
+#ifndef SAADC_ENABLED
+#define SAADC_ENABLED 1
+#endif
+#if  SAADC_ENABLED
+// <o> SAADC_CONFIG_RESOLUTION  - Resolution
+
+// <0=> 8 bit
+// <1=> 10 bit
+// <2=> 12 bit
+// <3=> 14 bit
+
+#ifndef SAADC_CONFIG_RESOLUTION
+#define SAADC_CONFIG_RESOLUTION 2
+#endif
+
+// <o> SAADC_CONFIG_OVERSAMPLE  - Sample period
+
+// <0=> Disabled
+// <1=> 2x
+// <2=> 4x
+// <3=> 8x
+// <4=> 16x
+// <5=> 32x
+// <6=> 64x
+// <7=> 128x
+// <8=> 256x
+
+#ifndef SAADC_CONFIG_OVERSAMPLE
+#define SAADC_CONFIG_OVERSAMPLE 0
+#endif
+
+// <q> SAADC_CONFIG_LP_MODE  - Enabling low power mode
+
+
+#ifndef SAADC_CONFIG_LP_MODE
+#define SAADC_CONFIG_LP_MODE 0
+#endif
+
+// <o> SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SAADC_CONFIG_IRQ_PRIORITY
+#define SAADC_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SAADC_CONFIG_LOG_ENABLED
+#define SAADC_CONFIG_LOG_ENABLED 0
+#endif
+#if  SAADC_CONFIG_LOG_ENABLED
+// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SAADC_CONFIG_LOG_LEVEL
+#define SAADC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_INFO_COLOR
+#define SAADC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SAADC_CONFIG_DEBUG_COLOR
+#define SAADC_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SAADC_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //SAADC_ENABLED
+// </e>
+
+// <e> SPIS_ENABLED - nrf_drv_spis - SPI Slave driver
+//==========================================================
+#ifndef SPIS_ENABLED
+#define SPIS_ENABLED 0
+#endif
+#if  SPIS_ENABLED
+// <o> SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> SPIS_DEFAULT_MODE  - Mode
+
+// <0=> MODE_0
+// <1=> MODE_1
+// <2=> MODE_2
+// <3=> MODE_3
+
+#ifndef SPIS_DEFAULT_MODE
+#define SPIS_DEFAULT_MODE 0
+#endif
+
+// <o> SPIS_DEFAULT_BIT_ORDER  - SPIS default bit order
+
+// <0=> MSB first
+// <1=> LSB first
+
+#ifndef SPIS_DEFAULT_BIT_ORDER
+#define SPIS_DEFAULT_BIT_ORDER 0
+#endif
+
+// <o> SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_DEF
+#define SPIS_DEFAULT_DEF 255
+#endif
+
+// <o> SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255>
+
+
+#ifndef SPIS_DEFAULT_ORC
+#define SPIS_DEFAULT_ORC 255
+#endif
+
+// <q> SPIS0_ENABLED  - Enable SPIS0 instance
+
+
+#ifndef SPIS0_ENABLED
+#define SPIS0_ENABLED 0
+#endif
+
+// <q> SPIS1_ENABLED  - Enable SPIS1 instance
+
+
+#ifndef SPIS1_ENABLED
+#define SPIS1_ENABLED 0
+#endif
+
+// <q> SPIS2_ENABLED  - Enable SPIS2 instance
+
+
+#ifndef SPIS2_ENABLED
+#define SPIS2_ENABLED 0
+#endif
+
+// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPIS_CONFIG_LOG_ENABLED
+#define SPIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPIS_CONFIG_LOG_ENABLED
+// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPIS_CONFIG_LOG_LEVEL
+#define SPIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_INFO_COLOR
+#define SPIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPIS_CONFIG_DEBUG_COLOR
+#define SPIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPIS_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 Anomaly 109 workaround for SPIS.
+
+
+// <i> The workaround uses a GPIOTE channel to generate interrupts
+// <i> on falling edges detected on the CSN line. This will make
+// <i> the CPU active for the moment when SPIS starts DMA transfers,
+// <i> and this way the transfers will be protected.
+// <i> This workaround uses GPIOTE driver, so this driver must be
+// <i> enabled as well.
+
+#ifndef SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPIS_ENABLED
+// </e>
+
+// <e> SPI_ENABLED - nrf_drv_spi - SPI/SPIM peripheral driver
+//==========================================================
+#ifndef SPI_ENABLED
+#define SPI_ENABLED 0
+#endif
+#if  SPI_ENABLED
+// <o> SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> SPI0_ENABLED - Enable SPI0 instance
+//==========================================================
+#ifndef SPI0_ENABLED
+#define SPI0_ENABLED 0
+#endif
+#if  SPI0_ENABLED
+// <q> SPI0_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI0_USE_EASY_DMA
+#define SPI0_USE_EASY_DMA 1
+#endif
+
+// <o> SPI0_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI0_DEFAULT_FREQUENCY
+#define SPI0_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI0_ENABLED
+// </e>
+
+// <e> SPI1_ENABLED - Enable SPI1 instance
+//==========================================================
+#ifndef SPI1_ENABLED
+#define SPI1_ENABLED 0
+#endif
+#if  SPI1_ENABLED
+// <q> SPI1_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI1_USE_EASY_DMA
+#define SPI1_USE_EASY_DMA 1
+#endif
+
+// <o> SPI1_DEFAULT_FREQUENCY  - SPI frequency
+
+// <33554432=> 125 kHz
+// <67108864=> 250 kHz
+// <134217728=> 500 kHz
+// <268435456=> 1 MHz
+// <536870912=> 2 MHz
+// <1073741824=> 4 MHz
+// <2147483648=> 8 MHz
+
+#ifndef SPI1_DEFAULT_FREQUENCY
+#define SPI1_DEFAULT_FREQUENCY 1073741824
+#endif
+
+#endif //SPI1_ENABLED
+// </e>
+
+// <e> SPI2_ENABLED - Enable SPI2 instance
+//==========================================================
+#ifndef SPI2_ENABLED
+#define SPI2_ENABLED 0
+#endif
+#if  SPI2_ENABLED
+// <q> SPI2_USE_EASY_DMA  - Use EasyDMA
+
+
+#ifndef SPI2_USE_EASY_DMA
+#define SPI2_USE_EASY_DMA 1
+#endif
+
+// <q> SPI2_DEFAULT_FREQUENCY  - Use EasyDMA
+
+
+#ifndef SPI2_DEFAULT_FREQUENCY
+#define SPI2_DEFAULT_FREQUENCY 1
+#endif
+
+#endif //SPI2_ENABLED
+// </e>
+
+// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPI_CONFIG_LOG_ENABLED
+#define SPI_CONFIG_LOG_ENABLED 0
+#endif
+#if  SPI_CONFIG_LOG_ENABLED
+// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef SPI_CONFIG_LOG_LEVEL
+#define SPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_INFO_COLOR
+#define SPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef SPI_CONFIG_DEBUG_COLOR
+#define SPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //SPI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for SPIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> a start event of zero-length transmission to start the clock. This
+// <i> ensures that the DMA transfer will be executed without issues and
+// <i> that the proper transfer will be started. See more in the Errata
+// <i> document or Anomaly 109 Addendum located at
+// <i> https://infocenter.nordicsemi.com/
+
+#ifndef SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //SPI_ENABLED
+// </e>
+
+// <e> TIMER_ENABLED - nrf_drv_timer - TIMER periperal driver
+//==========================================================
+#ifndef TIMER_ENABLED
+#define TIMER_ENABLED 0
+#endif
+#if  TIMER_ENABLED
+// <o> TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
+
+// <0=> 16 MHz
+// <1=> 8 MHz
+// <2=> 4 MHz
+// <3=> 2 MHz
+// <4=> 1 MHz
+// <5=> 500 kHz
+// <6=> 250 kHz
+// <7=> 125 kHz
+// <8=> 62.5 kHz
+// <9=> 31.25 kHz
+
+#ifndef TIMER_DEFAULT_CONFIG_FREQUENCY
+#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
+
+// <0=> Timer
+// <1=> Counter
+
+#ifndef TIMER_DEFAULT_CONFIG_MODE
+#define TIMER_DEFAULT_CONFIG_MODE 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
+
+// <0=> 16 bit
+// <1=> 8 bit
+// <2=> 24 bit
+// <3=> 32 bit
+
+#ifndef TIMER_DEFAULT_CONFIG_BIT_WIDTH
+#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TIMER0_ENABLED  - Enable TIMER0 instance
+
+
+#ifndef TIMER0_ENABLED
+#define TIMER0_ENABLED 0
+#endif
+
+// <q> TIMER1_ENABLED  - Enable TIMER1 instance
+
+
+#ifndef TIMER1_ENABLED
+#define TIMER1_ENABLED 0
+#endif
+
+// <q> TIMER2_ENABLED  - Enable TIMER2 instance
+
+
+#ifndef TIMER2_ENABLED
+#define TIMER2_ENABLED 0
+#endif
+
+// <q> TIMER3_ENABLED  - Enable TIMER3 instance
+
+
+#ifndef TIMER3_ENABLED
+#define TIMER3_ENABLED 0
+#endif
+
+// <q> TIMER4_ENABLED  - Enable TIMER4 instance
+
+
+#ifndef TIMER4_ENABLED
+#define TIMER4_ENABLED 0
+#endif
+
+// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TIMER_CONFIG_LOG_ENABLED
+#define TIMER_CONFIG_LOG_ENABLED 0
+#endif
+#if  TIMER_CONFIG_LOG_ENABLED
+// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TIMER_CONFIG_LOG_LEVEL
+#define TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_INFO_COLOR
+#define TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TIMER_CONFIG_DEBUG_COLOR
+#define TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TIMER_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TIMER_ENABLED
+// </e>
+
+// <e> TWIS_ENABLED - nrf_drv_twis - TWIS peripheral driver
+//==========================================================
+#ifndef TWIS_ENABLED
+#define TWIS_ENABLED 0
+#endif
+#if  TWIS_ENABLED
+// <o> TWIS_DEFAULT_CONFIG_ADDR0 - Address0
+#ifndef TWIS_DEFAULT_CONFIG_ADDR0
+#define TWIS_DEFAULT_CONFIG_ADDR0 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_ADDR1 - Address1
+#ifndef TWIS_DEFAULT_CONFIG_ADDR1
+#define TWIS_DEFAULT_CONFIG_ADDR1 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
+#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
+
+// <0=> Disabled
+// <1=> Pull down
+// <3=> Pull up
+
+#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
+#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> TWIS0_ENABLED  - Enable TWIS0 instance
+
+
+#ifndef TWIS0_ENABLED
+#define TWIS0_ENABLED 0
+#endif
+
+// <q> TWIS1_ENABLED  - Enable TWIS1 instance
+
+
+#ifndef TWIS1_ENABLED
+#define TWIS1_ENABLED 0
+#endif
+
+// <q> TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
+
+
+// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
+
+#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
+#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
+#endif
+
+// <q> TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
+
+
+// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
+
+#ifndef TWIS_NO_SYNC_MODE
+#define TWIS_NO_SYNC_MODE 0
+#endif
+
+// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWIS_CONFIG_LOG_ENABLED
+#define TWIS_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWIS_CONFIG_LOG_ENABLED
+// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWIS_CONFIG_LOG_LEVEL
+#define TWIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_INFO_COLOR
+#define TWIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWIS_CONFIG_DEBUG_COLOR
+#define TWIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWIS_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //TWIS_ENABLED
+// </e>
+
+// <e> TWI_ENABLED - nrf_drv_twi - TWI/TWIM peripheral driver
+//==========================================================
+#ifndef TWI_ENABLED
+#define TWI_ENABLED 0
+#endif
+#if  TWI_ENABLED
+// <o> TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
+
+// <26738688=> 100k
+// <67108864=> 250k
+// <104857600=> 400k
+
+#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
+#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_CLR_BUS_INIT  - Enables bus clearing procedure during init
+
+
+#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
+#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+
+
+#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> TWI0_ENABLED - Enable TWI0 instance
+//==========================================================
+#ifndef TWI0_ENABLED
+#define TWI0_ENABLED 0
+#endif
+#if  TWI0_ENABLED
+// <q> TWI0_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI0_USE_EASY_DMA
+#define TWI0_USE_EASY_DMA 0
+#endif
+
+#endif //TWI0_ENABLED
+// </e>
+
+// <e> TWI1_ENABLED - Enable TWI1 instance
+//==========================================================
+#ifndef TWI1_ENABLED
+#define TWI1_ENABLED 0
+#endif
+#if  TWI1_ENABLED
+// <q> TWI1_USE_EASY_DMA  - Use EasyDMA (if present)
+
+
+#ifndef TWI1_USE_EASY_DMA
+#define TWI1_USE_EASY_DMA 0
+#endif
+
+#endif //TWI1_ENABLED
+// </e>
+
+// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWI_CONFIG_LOG_ENABLED
+#define TWI_CONFIG_LOG_ENABLED 0
+#endif
+#if  TWI_CONFIG_LOG_ENABLED
+// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef TWI_CONFIG_LOG_LEVEL
+#define TWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_INFO_COLOR
+#define TWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef TWI_CONFIG_DEBUG_COLOR
+#define TWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //TWI_CONFIG_LOG_ENABLED
+// </e>
+
+// <q> TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for TWIM.
+
+
+// <i> The workaround uses interrupts to wake up the CPU by catching
+// <i> the start event of zero-frequency transmission, clear the
+// <i> peripheral, set desired frequency, start the peripheral, and
+// <i> the proper transmission. See more in the Errata document or
+// <i> Anomaly 109 Addendum located at https://infocenter.nordicsemi.com/
+
+#ifndef TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
+#define TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
+#endif
+
+#endif //TWI_ENABLED
+// </e>
+
+// <e> UART_ENABLED - nrf_drv_uart - UART/UARTE peripheral driver
+//==========================================================
+#ifndef UART_ENABLED
+#define UART_ENABLED 1
+#endif
+#if  UART_ENABLED
+// <o> UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef UART_DEFAULT_CONFIG_HWFC
+#define UART_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_PARITY  - Parity
+
+// <0=> Excluded
+// <14=> Included
+
+#ifndef UART_DEFAULT_CONFIG_PARITY
+#define UART_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef UART_DEFAULT_CONFIG_BAUDRATE
+#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
+#endif
+
+// <o> UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef UART_DEFAULT_CONFIG_IRQ_PRIORITY
+#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> UART_EASY_DMA_SUPPORT  - Driver supporting EasyDMA
+
+
+#ifndef UART_EASY_DMA_SUPPORT
+#define UART_EASY_DMA_SUPPORT 0
+#endif
+
+// <q> UART_LEGACY_SUPPORT  - Driver supporting Legacy mode
+
+
+#ifndef UART_LEGACY_SUPPORT
+#define UART_LEGACY_SUPPORT 1
+#endif
+
+// <e> UART0_ENABLED - Enable UART0 instance
+//==========================================================
+#ifndef UART0_ENABLED
+#define UART0_ENABLED 1
+#endif
+#if  UART0_ENABLED
+// <q> UART0_CONFIG_USE_EASY_DMA  - Default setting for using EasyDMA
+
+
+#ifndef UART0_CONFIG_USE_EASY_DMA
+#define UART0_CONFIG_USE_EASY_DMA 0
+#endif
+
+#endif //UART0_ENABLED
+// </e>
+
+// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef UART_CONFIG_LOG_ENABLED
+#define UART_CONFIG_LOG_ENABLED 0
+#endif
+#if  UART_CONFIG_LOG_ENABLED
+// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef UART_CONFIG_LOG_LEVEL
+#define UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_INFO_COLOR
+#define UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef UART_CONFIG_DEBUG_COLOR
+#define UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //UART_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //UART_ENABLED
+// </e>
+
+// <e> USBD_ENABLED - nrf_drv_usbd - USB driver
+//==========================================================
+#ifndef USBD_ENABLED
+#define USBD_ENABLED 0
+#endif
+#if  USBD_ENABLED
+// <o> USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef USBD_CONFIG_IRQ_PRIORITY
+#define USBD_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> NRF_DRV_USBD_DMASCHEDULER_MODE  - USBD SMA scheduler working scheme
+
+// <0=> Prioritized access
+// <1=> Round Robin
+
+#ifndef NRF_DRV_USBD_DMASCHEDULER_MODE
+#define NRF_DRV_USBD_DMASCHEDULER_MODE 0
+#endif
+
+// <q> NRF_USBD_DRV_LOG_ENABLED  - Enable logging
+
+
+#ifndef NRF_USBD_DRV_LOG_ENABLED
+#define NRF_USBD_DRV_LOG_ENABLED 0
+#endif
+
+#endif //USBD_ENABLED
+// </e>
+
+// <e> WDT_ENABLED - nrf_drv_wdt - WDT peripheral driver
+//==========================================================
+#ifndef WDT_ENABLED
+#define WDT_ENABLED 0
+#endif
+#if  WDT_ENABLED
+// <o> WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
+
+// <1=> Run in SLEEP, Pause in HALT
+// <8=> Pause in SLEEP, Run in HALT
+// <9=> Run in SLEEP and HALT
+// <0=> Pause in SLEEP and HALT
+
+#ifndef WDT_CONFIG_BEHAVIOUR
+#define WDT_CONFIG_BEHAVIOUR 1
+#endif
+
+// <o> WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295>
+
+
+#ifndef WDT_CONFIG_RELOAD_VALUE
+#define WDT_CONFIG_RELOAD_VALUE 2000
+#endif
+
+// <o> WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef WDT_CONFIG_IRQ_PRIORITY
+#define WDT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef WDT_CONFIG_LOG_ENABLED
+#define WDT_CONFIG_LOG_ENABLED 0
+#endif
+#if  WDT_CONFIG_LOG_ENABLED
+// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef WDT_CONFIG_LOG_LEVEL
+#define WDT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_INFO_COLOR
+#define WDT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef WDT_CONFIG_DEBUG_COLOR
+#define WDT_CONFIG_DEBUG_COLOR 0
+#endif
+
+#endif //WDT_CONFIG_LOG_ENABLED
+// </e>
+
+#endif //WDT_ENABLED
+// </e>
+
+// </h>
+//==========================================================
+
+// <h> nRF_Libraries
+
+//==========================================================
+// <q> APP_FIFO_ENABLED  - app_fifo - Software FIFO implementation
+
+
+#ifndef APP_FIFO_ENABLED
+#define APP_FIFO_ENABLED 1
+#endif
+
+// <q> APP_GPIOTE_ENABLED  - app_gpiote - GPIOTE events dispatcher
+
+
+#ifndef APP_GPIOTE_ENABLED
+#define APP_GPIOTE_ENABLED 0
+#endif
+
+// <q> APP_PWM_ENABLED  - app_pwm - PWM functionality
+
+
+#ifndef APP_PWM_ENABLED
+#define APP_PWM_ENABLED 0
+#endif
+
+// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
+//==========================================================
+#ifndef APP_SCHEDULER_ENABLED
+#define APP_SCHEDULER_ENABLED 1
+#endif
+#if  APP_SCHEDULER_ENABLED
+// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
+
+
+#ifndef APP_SCHEDULER_WITH_PAUSE
+#define APP_SCHEDULER_WITH_PAUSE 0
+#endif
+
+// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
+
+
+#ifndef APP_SCHEDULER_WITH_PROFILER
+#define APP_SCHEDULER_WITH_PROFILER 0
+#endif
+
+#endif //APP_SCHEDULER_ENABLED
+// </e>
+
+// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
+//==========================================================
+#ifndef APP_TIMER_ENABLED
+#define APP_TIMER_ENABLED 1
+#endif
+#if  APP_TIMER_ENABLED
+// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
+
+// <0=> 32768 Hz
+// <1=> 16384 Hz
+// <3=> 8192 Hz
+// <7=> 4096 Hz
+// <15=> 2048 Hz
+// <31=> 1024 Hz
+
+#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
+#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
+#endif
+
+// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
+#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue.
+// <i> Size of the queue depends on how many timers are used
+// <i> in the system, how often timers are started and overall
+// <i> system latency. If queue size is too small app_timer calls
+// <i> will fail.
+
+#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
+#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
+#endif
+
+// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
+
+
+#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
+#define APP_TIMER_CONFIG_USE_SCHEDULER 0
+#endif
+
+// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
+
+
+#ifndef APP_TIMER_WITH_PROFILER
+#define APP_TIMER_WITH_PROFILER 0
+#endif
+
+// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
+
+
+// <i> If option is enabled RTC is kept running even if there is no active timers.
+// <i> This option can be used when app_timer is used for timestamping.
+
+#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
+#define APP_TIMER_KEEPS_RTC_ACTIVE 0
+#endif
+
+// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
+
+// <0=> 0
+// <1=> 1
+
+#ifndef APP_TIMER_CONFIG_SWI_NUMBER
+#define APP_TIMER_CONFIG_SWI_NUMBER 0
+#endif
+
+#endif //APP_TIMER_ENABLED
+// </e>
+
+// <q> APP_TWI_ENABLED  - app_twi - TWI transaction manager
+
+
+#ifndef APP_TWI_ENABLED
+#define APP_TWI_ENABLED 0
+#endif
+
+// <e> APP_UART_ENABLED - app_uart - UART driver
+//==========================================================
+#ifndef APP_UART_ENABLED
+#define APP_UART_ENABLED 1
+#endif
+#if  APP_UART_ENABLED
+// <o> APP_UART_DRIVER_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef APP_UART_DRIVER_INSTANCE
+#define APP_UART_DRIVER_INSTANCE 0
+#endif
+
+#endif //APP_UART_ENABLED
+// </e>
+
+// <q> APP_USBD_CLASS_AUDIO_ENABLED  - app_usbd_audio - USB AUDIO class
+
+
+#ifndef APP_USBD_CLASS_AUDIO_ENABLED
+#define APP_USBD_CLASS_AUDIO_ENABLED 0
+#endif
+
+// <q> APP_USBD_CLASS_HID_ENABLED  - app_usbd_hid - USB HID class
+
+
+#ifndef APP_USBD_CLASS_HID_ENABLED
+#define APP_USBD_CLASS_HID_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_GENERIC_ENABLED  - app_usbd_hid_generic - USB HID generic
+
+
+#ifndef APP_USBD_HID_GENERIC_ENABLED
+#define APP_USBD_HID_GENERIC_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_KBD_ENABLED  - app_usbd_hid_kbd - USB HID keyboard
+
+
+#ifndef APP_USBD_HID_KBD_ENABLED
+#define APP_USBD_HID_KBD_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_MOUSE_ENABLED  - app_usbd_hid_mouse - USB HID mouse
+
+
+#ifndef APP_USBD_HID_MOUSE_ENABLED
+#define APP_USBD_HID_MOUSE_ENABLED 0
+#endif
+
+// <q> BUTTON_ENABLED  - app_button - buttons handling module
+
+
+#ifndef BUTTON_ENABLED
+#define BUTTON_ENABLED 1
+#endif
+
+// <q> CRC16_ENABLED  - crc16 - CRC16 calculation routines
+
+
+#ifndef CRC16_ENABLED
+#define CRC16_ENABLED 0
+#endif
+
+// <q> CRC32_ENABLED  - crc32 - CRC32 calculation routines
+
+
+#ifndef CRC32_ENABLED
+#define CRC32_ENABLED 0
+#endif
+
+// <q> ECC_ENABLED  - ecc - Elliptic Curve Cryptography Library
+
+
+#ifndef ECC_ENABLED
+#define ECC_ENABLED 0
+#endif
+
+// <e> FDS_ENABLED - fds - Flash data storage module
+//==========================================================
+#ifndef FDS_ENABLED
+#define FDS_ENABLED 0
+#endif
+#if  FDS_ENABLED
+// <o> FDS_OP_QUEUE_SIZE - Size of the internal queue.
+#ifndef FDS_OP_QUEUE_SIZE
+#define FDS_OP_QUEUE_SIZE 4
+#endif
+
+// <o> FDS_CHUNK_QUEUE_SIZE - Determines how many @ref fds_record_chunk_t structures can be buffered at any time.
+#ifndef FDS_CHUNK_QUEUE_SIZE
+#define FDS_CHUNK_QUEUE_SIZE 8
+#endif
+
+// <o> FDS_MAX_USERS - Maximum number of callbacks that can be registered.
+#ifndef FDS_MAX_USERS
+#define FDS_MAX_USERS 8
+#endif
+
+// <o> FDS_VIRTUAL_PAGES - Number of virtual flash pages to use.
+// <i> One of the virtual pages is reserved by the system for garbage collection.
+// <i> Therefore, the minimum is two virtual pages: one page to store data and
+// <i> one page to be used by the system for garbage collection. The total amount
+// <i> of flash memory that is used by FDS amounts to @ref FDS_VIRTUAL_PAGES
+// <i> @ref FDS_VIRTUAL_PAGE_SIZE * 4 bytes.
+
+#ifndef FDS_VIRTUAL_PAGES
+#define FDS_VIRTUAL_PAGES 3
+#endif
+
+// <o> FDS_VIRTUAL_PAGE_SIZE  - The size of a virtual page of flash memory, expressed in number of 4-byte words.
+
+
+// <i> By default, a virtual page is the same size as a physical page.
+// <i> The size of a virtual page must be a multiple of the size of a physical page.
+// <1024=> 1024
+// <2048=> 2048
+
+#ifndef FDS_VIRTUAL_PAGE_SIZE
+#define FDS_VIRTUAL_PAGE_SIZE 1024
+#endif
+
+#endif //FDS_ENABLED
+// </e>
+
+// <e> FSTORAGE_ENABLED - fstorage - Flash storage module
+//==========================================================
+#ifndef FSTORAGE_ENABLED
+#define FSTORAGE_ENABLED 1
+#endif
+#if  FSTORAGE_ENABLED
+// <o> FS_QUEUE_SIZE - Configures the size of the internal queue.
+// <i> Increase this if there are many users, or if it is likely that many
+// <i> operation will be queued at once without waiting for the previous operations
+// <i> to complete. In general, increase the queue size if you frequently receive
+// <i> @ref FS_ERR_QUEUE_FULL errors when calling @ref fs_store or @ref fs_erase.
+
+#ifndef FS_QUEUE_SIZE
+#define FS_QUEUE_SIZE 4
+#endif
+
+// <o> FS_OP_MAX_RETRIES - Number attempts to execute an operation if the SoftDevice fails.
+// <i> Increase this value if events return the @ref FS_ERR_OPERATION_TIMEOUT
+// <i> error often. The SoftDevice may fail to schedule flash access due to high BLE activity.
+
+#ifndef FS_OP_MAX_RETRIES
+#define FS_OP_MAX_RETRIES 3
+#endif
+
+// <o> FS_MAX_WRITE_SIZE_WORDS - Maximum number of words to be written to flash in a single operation.
+// <i> Tweaking this value can increase the chances of the SoftDevice being
+// <i> able to fit flash operations in between radio activity. This value is bound by the
+// <i> maximum number of words which the SoftDevice can write to flash in a single call to
+// <i> @ref sd_flash_write, which is 256 words for nRF51 ICs and 1024 words for nRF52 ICs.
+
+#ifndef FS_MAX_WRITE_SIZE_WORDS
+#define FS_MAX_WRITE_SIZE_WORDS 1024
+#endif
+
+#endif //FSTORAGE_ENABLED
+// </e>
+
+// <q> HARDFAULT_HANDLER_ENABLED  - hardfault_default - HardFault default handler for debugging and release
+
+
+#ifndef HARDFAULT_HANDLER_ENABLED
+#define HARDFAULT_HANDLER_ENABLED 0
+#endif
+
+// <e> HCI_MEM_POOL_ENABLED - hci_mem_pool - memory pool implementation used by HCI
+//==========================================================
+#ifndef HCI_MEM_POOL_ENABLED
+#define HCI_MEM_POOL_ENABLED 0
+#endif
+#if  HCI_MEM_POOL_ENABLED
+// <o> HCI_TX_BUF_SIZE - TX buffer size in bytes.
+#ifndef HCI_TX_BUF_SIZE
+#define HCI_TX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_SIZE - RX buffer size in bytes.
+#ifndef HCI_RX_BUF_SIZE
+#define HCI_RX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_QUEUE_SIZE - RX buffer queue size.
+#ifndef HCI_RX_BUF_QUEUE_SIZE
+#define HCI_RX_BUF_QUEUE_SIZE 4
+#endif
+
+#endif //HCI_MEM_POOL_ENABLED
+// </e>
+
+// <e> HCI_SLIP_ENABLED - hci_slip - SLIP protocol implementation used by HCI
+//==========================================================
+#ifndef HCI_SLIP_ENABLED
+#define HCI_SLIP_ENABLED 0
+#endif
+#if  HCI_SLIP_ENABLED
+// <o> HCI_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef HCI_UART_BAUDRATE
+#define HCI_UART_BAUDRATE 30801920
+#endif
+
+// <o> HCI_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef HCI_UART_FLOW_CONTROL
+#define HCI_UART_FLOW_CONTROL 0
+#endif
+
+// <o> HCI_UART_RX_PIN - UART RX pin
+#ifndef HCI_UART_RX_PIN
+#define HCI_UART_RX_PIN 8
+#endif
+
+// <o> HCI_UART_TX_PIN - UART TX pin
+#ifndef HCI_UART_TX_PIN
+#define HCI_UART_TX_PIN 6
+#endif
+
+// <o> HCI_UART_RTS_PIN - UART RTS pin
+#ifndef HCI_UART_RTS_PIN
+#define HCI_UART_RTS_PIN 5
+#endif
+
+// <o> HCI_UART_CTS_PIN - UART CTS pin
+#ifndef HCI_UART_CTS_PIN
+#define HCI_UART_CTS_PIN 7
+#endif
+
+#endif //HCI_SLIP_ENABLED
+// </e>
+
+// <e> HCI_TRANSPORT_ENABLED - hci_transport - HCI transport
+//==========================================================
+#ifndef HCI_TRANSPORT_ENABLED
+#define HCI_TRANSPORT_ENABLED 0
+#endif
+#if  HCI_TRANSPORT_ENABLED
+// <o> HCI_MAX_PACKET_SIZE_IN_BITS - Maximum size of a single application packet in bits.
+#ifndef HCI_MAX_PACKET_SIZE_IN_BITS
+#define HCI_MAX_PACKET_SIZE_IN_BITS 8000
+#endif
+
+#endif //HCI_TRANSPORT_ENABLED
+// </e>
+
+// <q> LED_SOFTBLINK_ENABLED  - led_softblink - led_softblink module
+
+
+#ifndef LED_SOFTBLINK_ENABLED
+#define LED_SOFTBLINK_ENABLED 0
+#endif
+
+// <q> LOW_POWER_PWM_ENABLED  - low_power_pwm - low_power_pwm module
+
+
+#ifndef LOW_POWER_PWM_ENABLED
+#define LOW_POWER_PWM_ENABLED 0
+#endif
+
+// <e> MEM_MANAGER_ENABLED - mem_manager - Dynamic memory allocator
+//==========================================================
+#ifndef MEM_MANAGER_ENABLED
+#define MEM_MANAGER_ENABLED 0
+#endif
+#if  MEM_MANAGER_ENABLED
+// <o> MEMORY_MANAGER_SMALL_BLOCK_COUNT - Size of each memory blocks identified as 'small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_SMALL_BLOCK_COUNT 1
+#endif
+
+// <o> MEMORY_MANAGER_SMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'small' block.
+// <i>  Size of each memory blocks identified as 'small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_SMALL_BLOCK_SIZE 32
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_COUNT - Size of each memory blocks identified as 'medium' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_COUNT
+#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_SIZE -  Size of each memory blocks identified as 'medium' block.
+// <i>  Size of each memory blocks identified as 'medium' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_SIZE
+#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_COUNT - Size of each memory blocks identified as 'large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_LARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'large' block.
+// <i>  Size of each memory blocks identified as 'large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_LARGE_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra large' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE 1320
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra large' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra large' block.
+// <i>  Size of each memory blocks identified as 'extra extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE 3444
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra small' block.
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE 64
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra small' block.  <0-255>
+
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra small' block.
+// <i>  Size of each memory blocks identified as 'extra extra small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE 32
+#endif
+
+// <q> MEM_MANAGER_ENABLE_LOGS  - Enable debug trace in the module.
+
+
+#ifndef MEM_MANAGER_ENABLE_LOGS
+#define MEM_MANAGER_ENABLE_LOGS 0
+#endif
+
+// <q> MEM_MANAGER_DISABLE_API_PARAM_CHECK  - Disable API parameter checks in the module.
+
+
+#ifndef MEM_MANAGER_DISABLE_API_PARAM_CHECK
+#define MEM_MANAGER_DISABLE_API_PARAM_CHECK 0
+#endif
+
+#endif //MEM_MANAGER_ENABLED
+// </e>
+
+// <e> NRF_CSENSE_ENABLED - nrf_csense - Capacitive sensor module
+//==========================================================
+#ifndef NRF_CSENSE_ENABLED
+#define NRF_CSENSE_ENABLED 0
+#endif
+#if  NRF_CSENSE_ENABLED
+// <o> NRF_CSENSE_PAD_HYSTERESIS - Minimum value of change required to determine that a pad was touched.
+#ifndef NRF_CSENSE_PAD_HYSTERESIS
+#define NRF_CSENSE_PAD_HYSTERESIS 15
+#endif
+
+// <o> NRF_CSENSE_PAD_DEVIATION - Minimum value measured on a pad required to take it into account while calculating the step.
+#ifndef NRF_CSENSE_PAD_DEVIATION
+#define NRF_CSENSE_PAD_DEVIATION 70
+#endif
+
+// <o> NRF_CSENSE_MIN_PAD_VALUE - Minimum normalized value on a pad required to take its value into account.
+#ifndef NRF_CSENSE_MIN_PAD_VALUE
+#define NRF_CSENSE_MIN_PAD_VALUE 20
+#endif
+
+// <o> NRF_CSENSE_MAX_PADS_NUMBER - Maximum number of pads used for one instance.
+#ifndef NRF_CSENSE_MAX_PADS_NUMBER
+#define NRF_CSENSE_MAX_PADS_NUMBER 20
+#endif
+
+// <o> NRF_CSENSE_MAX_VALUE - Maximum normalized value obtained from measurement.
+#ifndef NRF_CSENSE_MAX_VALUE
+#define NRF_CSENSE_MAX_VALUE 1000
+#endif
+
+// <o> NRF_CSENSE_OUTPUT_PIN - Output pin used by the low-level module.
+// <i> This is used when capacitive sensor does not use COMP.
+
+#ifndef NRF_CSENSE_OUTPUT_PIN
+#define NRF_CSENSE_OUTPUT_PIN 26
+#endif
+
+#endif //NRF_CSENSE_ENABLED
+// </e>
+
+// <e> NRF_DRV_CSENSE_ENABLED - nrf_drv_csense - Capacitive sensor low-level module
+//==========================================================
+#ifndef NRF_DRV_CSENSE_ENABLED
+#define NRF_DRV_CSENSE_ENABLED 0
+#endif
+#if  NRF_DRV_CSENSE_ENABLED
+// <e> USE_COMP - Use the comparator to implement the capacitive sensor driver.
+
+// <i> Due to Anomaly 84, COMP I_SOURCE is not functional. It has too high a varation.
+//==========================================================
+#ifndef USE_COMP
+#define USE_COMP 0
+#endif
+#if  USE_COMP
+// <o> TIMER0_FOR_CSENSE - First TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER0_FOR_CSENSE
+#define TIMER0_FOR_CSENSE 1
+#endif
+
+// <o> TIMER1_FOR_CSENSE - Second TIMER instance used by the driver (not used on nRF51).
+#ifndef TIMER1_FOR_CSENSE
+#define TIMER1_FOR_CSENSE 2
+#endif
+
+// <o> MEASUREMENT_PERIOD - Single measurement period.
+// <i> Time of a single measurement can be calculated as
+// <i> T = (1/2)*MEASUREMENT_PERIOD*(1/f_OSC) where f_OSC = I_SOURCE / (2C*(VUP-VDOWN) ).
+// <i> I_SOURCE, VUP, and VDOWN are values used to initialize COMP and C is the capacitance of the used pad.
+
+#ifndef MEASUREMENT_PERIOD
+#define MEASUREMENT_PERIOD 20
+#endif
+
+#endif //USE_COMP
+// </e>
+
+#endif //NRF_DRV_CSENSE_ENABLED
+// </e>
+
+// <q> NRF_QUEUE_ENABLED  - nrf_queue - Queue module
+
+
+#ifndef NRF_QUEUE_ENABLED
+#define NRF_QUEUE_ENABLED 0
+#endif
+
+// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
+
+
+#ifndef NRF_STRERROR_ENABLED
+#define NRF_STRERROR_ENABLED 1
+#endif
+
+// <q> RETARGET_ENABLED  - retarget - Retargeting stdio functions
+
+
+#ifndef RETARGET_ENABLED
+#define RETARGET_ENABLED 1
+#endif
+
+// <q> SLIP_ENABLED  - slip - SLIP encoding and decoding
+
+
+#ifndef SLIP_ENABLED
+#define SLIP_ENABLED 0
+#endif
+
+// <h> app_usbd_cdc_acm - USB CDC ACM class
+
+//==========================================================
+// <q> APP_USBD_CLASS_CDC_ACM_ENABLED  - Enabling USBD CDC ACM Class library
+
+
+#ifndef APP_USBD_CLASS_CDC_ACM_ENABLED
+#define APP_USBD_CLASS_CDC_ACM_ENABLED 0
+#endif
+
+// <q> APP_USBD_CDC_ACM_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_CDC_ACM_LOG_ENABLED
+#define APP_USBD_CDC_ACM_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// <h> app_usbd_msc - USB MSC class
+
+//==========================================================
+// <q> APP_USBD_CLASS_MSC_ENABLED  - Enabling USBD MSC Class library
+
+
+#ifndef APP_USBD_CLASS_MSC_ENABLED
+#define APP_USBD_CLASS_MSC_ENABLED 0
+#endif
+
+// <q> APP_USBD_MSC_CLASS_LOG_ENABLED  - Enables logging in the module.
+
+
+#ifndef APP_USBD_MSC_CLASS_LOG_ENABLED
+#define APP_USBD_MSC_CLASS_LOG_ENABLED 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Log
+
+//==========================================================
+// <e> NRF_LOG_ENABLED - nrf_log - Logging
+//==========================================================
+#ifndef NRF_LOG_ENABLED
+#define NRF_LOG_ENABLED 0
+#endif
+#if  NRF_LOG_ENABLED
+// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
+//==========================================================
+#ifndef NRF_LOG_USES_COLORS
+#define NRF_LOG_USES_COLORS 0
+#endif
+#if  NRF_LOG_USES_COLORS
+// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_COLOR_DEFAULT
+#define NRF_LOG_COLOR_DEFAULT 0
+#endif
+
+// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_ERROR_COLOR
+#define NRF_LOG_ERROR_COLOR 0
+#endif
+
+// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
+
+// <0=> Default
+// <1=> Black
+// <2=> Red
+// <3=> Green
+// <4=> Yellow
+// <5=> Blue
+// <6=> Magenta
+// <7=> Cyan
+// <8=> White
+
+#ifndef NRF_LOG_WARNING_COLOR
+#define NRF_LOG_WARNING_COLOR 0
+#endif
+
+#endif //NRF_LOG_USES_COLORS
+// </e>
+
+// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
+
+// <0=> Off
+// <1=> Error
+// <2=> Warning
+// <3=> Info
+// <4=> Debug
+
+#ifndef NRF_LOG_DEFAULT_LEVEL
+#define NRF_LOG_DEFAULT_LEVEL 3
+#endif
+
+// <e> NRF_LOG_DEFERRED - Enable deffered logger.
+
+// <i> Log data is buffered and can be processed in idle.
+//==========================================================
+#ifndef NRF_LOG_DEFERRED
+#define NRF_LOG_DEFERRED 0
+#endif
+#if  NRF_LOG_DEFERRED
+// <o> NRF_LOG_DEFERRED_BUFSIZE - Size of the buffer for logs in words.
+// <i> Must be power of 2
+
+#ifndef NRF_LOG_DEFERRED_BUFSIZE
+#define NRF_LOG_DEFERRED_BUFSIZE 256
+#endif
+
+#endif //NRF_LOG_DEFERRED
+// </e>
+
+// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
+
+
+// <i> Function for getting the timestamp is provided by the user
+
+#ifndef NRF_LOG_USES_TIMESTAMP
+#define NRF_LOG_USES_TIMESTAMP 0
+#endif
+
+#endif //NRF_LOG_ENABLED
+// </e>
+
+// <h> nrf_log_backend - Logging sink
+
+//==========================================================
+// <o> NRF_LOG_BACKEND_MAX_STRING_LENGTH - Buffer for storing single output string
+// <i> Logger backend RAM usage is determined by this value.
+
+#ifndef NRF_LOG_BACKEND_MAX_STRING_LENGTH
+#define NRF_LOG_BACKEND_MAX_STRING_LENGTH 256
+#endif
+
+// <o> NRF_LOG_TIMESTAMP_DIGITS - Number of digits for timestamp
+// <i> If higher resolution timestamp source is used it might be needed to increase that
+
+#ifndef NRF_LOG_TIMESTAMP_DIGITS
+#define NRF_LOG_TIMESTAMP_DIGITS 8
+#endif
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_UART - If enabled data is printed over UART
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_UART
+#define NRF_LOG_BACKEND_SERIAL_USES_UART 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_UART
+// <o> NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE  - Default Baudrate
+
+// <323584=> 1200 baud
+// <643072=> 2400 baud
+// <1290240=> 4800 baud
+// <2576384=> 9600 baud
+// <3862528=> 14400 baud
+// <5152768=> 19200 baud
+// <7716864=> 28800 baud
+// <10289152=> 38400 baud
+// <15400960=> 57600 baud
+// <20615168=> 76800 baud
+// <30801920=> 115200 baud
+// <61865984=> 230400 baud
+// <67108864=> 250000 baud
+// <121634816=> 460800 baud
+// <251658240=> 921600 baud
+// <268435456=> 57600 baud
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE
+#define NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE 30801920
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_TX_PIN - UART TX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_TX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_TX_PIN 4
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RX_PIN - UART RX pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RX_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RX_PIN 3
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN - UART RTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN 5
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN - UART CTS pin
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN
+#define NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN 7
+#endif
+
+// <o> NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL  - Hardware Flow Control
+
+// <0=> Disabled
+// <1=> Enabled
+
+#ifndef NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL
+#define NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL 0
+#endif
+
+// <o> NRF_LOG_BACKEND_UART_INSTANCE  - UART instance used
+
+// <0=> 0
+
+#ifndef NRF_LOG_BACKEND_UART_INSTANCE
+#define NRF_LOG_BACKEND_UART_INSTANCE 0
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_UART
+// </e>
+
+// <e> NRF_LOG_BACKEND_SERIAL_USES_RTT - If enabled data is printed using RTT
+//==========================================================
+#ifndef NRF_LOG_BACKEND_SERIAL_USES_RTT
+#define NRF_LOG_BACKEND_SERIAL_USES_RTT 0
+#endif
+#if  NRF_LOG_BACKEND_SERIAL_USES_RTT
+// <o> NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE - RTT output buffer size.
+// <i> Should be equal or bigger than \ref NRF_LOG_BACKEND_MAX_STRING_LENGTH.
+// <i> This value is used in Segger RTT configuration to set the buffer size
+// <i> if it is bigger than default RTT buffer size.
+
+#ifndef NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+#define NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE 512
+#endif
+
+#endif //NRF_LOG_BACKEND_SERIAL_USES_RTT
+// </e>
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <h> nRF_Segger_RTT
+
+//==========================================================
+// <h> segger_rtt - SEGGER RTT
+
+//==========================================================
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - Size of upstream buffer.
+// <i> Note that either @ref NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
+// <i> or this value is actually used. It depends on which one is bigger.
+
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_UP
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 64
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN
+#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
+#endif
+
+// <o> SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS - Size of upstream buffer.
+#ifndef SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS
+#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
+#endif
+
+// <o> SEGGER_RTT_CONFIG_DEFAULT_MODE  - RTT behavior if the buffer is full.
+
+
+// <i> The following modes are supported:
+// <i> - SKIP  - Do not block, output nothing.
+// <i> - TRIM  - Do not block, output as much as fits.
+// <i> - BLOCK - Wait until there is space in the buffer.
+// <0=> SKIP
+// <1=> TRIM
+// <2=> BLOCK_IF_FIFO_FULL
+
+#ifndef SEGGER_RTT_CONFIG_DEFAULT_MODE
+#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
+#endif
+
+// </h>
+//==========================================================
+
+// </h>
+//==========================================================
+
+// <<< end of configuration section >>>
+#endif //SDK_CONFIG_H
+
diff --git a/bsp/nrf5x/nrf52840/applications/startup.c b/bsp/nrf5x/nrf52840/applications/startup.c
new file mode 100644
index 0000000000..a48524814c
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/applications/startup.c
@@ -0,0 +1,98 @@
+/*
+ * File      : startup.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2015, RT-Thread Develop Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://openlab.rt-thread.com/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2015-03-01     Yangfs       the first version
+ * 2015-03-27     Bernard      code cleanup.
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+
+#include "board.h"
+
+/**
+ * @addtogroup NRF52832
+ */
+
+/*@{*/
+
+extern int  rt_application_init(void);
+
+#ifdef __CC_ARM
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define NRF_SRAM_BEGIN    (&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="HEAP"
+#define NRF_SRAM_BEGIN    (__segment_end("HEAP"))
+#else
+extern int __bss_end;
+#define NRF_SRAM_BEGIN    (&__bss_end)
+#endif
+
+/**
+ * This function will startup RT-Thread RTOS.
+ */
+void rtthread_startup(void)
+{
+    /* init board */
+    rt_hw_board_init();
+
+    /* show version */
+    rt_show_version();
+
+    /* init tick */
+    rt_system_tick_init();
+
+    /* init kernel object */
+    rt_system_object_init();
+
+    /* init timer system */
+    rt_system_timer_init();
+
+#ifdef RT_USING_HEAP
+    rt_system_heap_init((void*)NRF_SRAM_BEGIN, (void*)CHIP_SRAM_END);
+#endif
+
+    /* init scheduler system */
+    rt_system_scheduler_init();
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_init();
+#endif
+
+    /* init application */
+    rt_application_init();
+
+    /* init timer thread */
+    rt_system_timer_thread_init();
+
+    /* init idle thread */
+    rt_thread_idle_init();
+
+    /* start scheduler */
+    rt_system_scheduler_start();
+
+    /* never reach here */
+    return ;
+}
+
+int main(void)
+{
+    /* disable interrupt first */
+    // rt_hw_interrupt_disable();
+
+    /* startup RT-Thread RTOS */
+    rtthread_startup();
+
+    return 0;
+}
+
+/*@}*/
diff --git a/bsp/nrf5x/nrf52840/board/Kconfig b/bsp/nrf5x/nrf52840/board/Kconfig
new file mode 100644
index 0000000000..37a160f9ac
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/Kconfig
@@ -0,0 +1,39 @@
+menu "Hardware Drivers Config"
+
+config SOC_NRF52840
+    bool
+    select RT_USING_COMPONENTS_INIT
+    # select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+    config BSP_USING_JLINK_TO_USART
+        bool "Enable JLINK TO USART (uart0)"
+        select BSP_USING_UART
+        select BSP_USING_UART0
+        default y
+endmenu
+
+menu "On-chip Peripheral Drivers"
+    config BSP_USING_GPIO
+        bool "Enable GPIO"
+        select RT_USING_PIN
+        default y
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+
+        if BSP_USING_UART
+            config BSP_USING_UART0
+                bool "Enable UART0"
+                default y 
+
+            config BSP_USING_UART1
+                bool "Enable UART1"
+                default n
+		endif
+endmenu
+
+endmenu
diff --git a/bsp/nrf5x/nrf52840/board/SConscript b/bsp/nrf5x/nrf52840/board/SConscript
new file mode 100644
index 0000000000..abe43c5729
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/SConscript
@@ -0,0 +1,10 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+src = Glob('*.c')
+CPPPATH = [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH,)
+Return('group')
diff --git a/bsp/nrf5x/nrf52840/board/board.c b/bsp/nrf5x/nrf52840/board/board.c
new file mode 100644
index 0000000000..7ff8bfd9c4
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/board.c
@@ -0,0 +1,227 @@
+#include "board.h"
+#include "drv_uart.h"
+#include "app_util_platform.h"
+#include "nrf_drv_common.h"
+#include "nrf_systick.h"
+#include "nrf_rtc.h"
+#include "nrf_drv_clock.h"
+#include "softdevice_handler.h"
+#include "nrf_drv_uart.h"
+#include "nrf_gpio.h"
+
+#include <rtthread.h>
+#include <rthw.h>
+
+#define TICK_RATE_HZ  RT_TICK_PER_SECOND
+#define SYSTICK_CLOCK_HZ  ( 32768UL )
+
+#define NRF_RTC_REG        NRF_RTC1
+    /* IRQn used by the selected RTC */
+#define NRF_RTC_IRQn       RTC1_IRQn
+    /* Constants required to manipulate the NVIC. */
+#define NRF_RTC_PRESCALER  ( (uint32_t) (ROUNDED_DIV(SYSTICK_CLOCK_HZ, TICK_RATE_HZ) - 1) )
+    /* Maximum RTC ticks */
+#define NRF_RTC_MAXTICKS   ((1U<<24)-1U)
+
+static volatile uint32_t m_tick_overflow_count = 0;
+#define NRF_RTC_BITWIDTH 24
+#define OSTick_Handler     RTC1_IRQHandler
+#define EXPECTED_IDLE_TIME_BEFORE_SLEEP   2
+
+void SysTick_Configuration(void)
+{
+    nrf_drv_clock_lfclk_request(NULL);
+
+    /* Configure SysTick to interrupt at the requested rate. */
+    nrf_rtc_prescaler_set(NRF_RTC_REG, NRF_RTC_PRESCALER);
+    nrf_rtc_int_enable   (NRF_RTC_REG, RTC_INTENSET_TICK_Msk);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_CLEAR);
+    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_START);
+    nrf_rtc_event_enable(NRF_RTC_REG, RTC_EVTEN_OVRFLW_Msk);
+
+    NVIC_SetPriority(NRF_RTC_IRQn, 0xF);
+    NVIC_EnableIRQ(NRF_RTC_IRQn);
+}
+
+static rt_tick_t _tick_distance(void)
+{
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+    uint32_t systick_counter = nrf_rtc_counter_get(NRF_RTC_REG);
+    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+
+    /* check for overflow in TICK counter */
+    if(nrf_rtc_event_pending(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW))
+    {
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW);
+        m_tick_overflow_count++;
+    }
+
+    return ((m_tick_overflow_count << NRF_RTC_BITWIDTH) + systick_counter) - rt_tick_get();
+}
+
+void OSTick_Handler( void )
+{
+    uint32_t diff;
+
+	/* enter interrupt */
+    rt_interrupt_enter();
+    diff = _tick_distance();
+
+    while((diff--) > 0)
+    {
+        if (rt_thread_self() != RT_NULL)
+        {
+          rt_tick_increase();
+        }
+    }
+    /* leave interrupt */
+    rt_interrupt_leave();
+}
+
+static void _wakeup_tick_adjust(void)
+{
+    uint32_t diff;
+    uint32_t level;
+
+    level = rt_hw_interrupt_disable();
+
+    diff = _tick_distance();
+
+    rt_tick_set(rt_tick_get() + diff);
+
+    if (rt_thread_self() != RT_NULL)
+    {
+    	struct rt_thread *thread;
+
+        /* check time slice */
+        thread = rt_thread_self();
+
+        if (thread->remaining_tick <= diff)
+        {
+            /* change to initialized tick */
+            thread->remaining_tick = thread->init_tick;
+
+            /* yield */
+            rt_thread_yield();
+        }
+        else
+        {
+            thread->remaining_tick -= diff;
+        }
+
+        /* check timer */
+        rt_timer_check();
+    }
+
+    rt_hw_interrupt_enable(level);
+}
+
+static void _sleep_ongo( uint32_t sleep_tick )
+{
+    uint32_t enterTime;
+    uint32_t entry_tick;
+
+    /* Make sure the SysTick reload value does not overflow the counter. */
+    if ( sleep_tick > NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP )
+    {
+        sleep_tick = NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP;
+    }
+
+    rt_enter_critical();
+
+    enterTime = nrf_rtc_counter_get(NRF_RTC_REG);
+
+    {
+        uint32_t wakeupTime = (enterTime + sleep_tick) & NRF_RTC_MAXTICKS;
+
+        /* Stop tick events */
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+
+        /* Configure CTC interrupt */
+        nrf_rtc_cc_set(NRF_RTC_REG, 0, wakeupTime);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+        nrf_rtc_int_enable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+
+        entry_tick = rt_tick_get();
+
+        __DSB();
+
+        if ( sleep_tick > 0 )
+        {
+#ifdef SOFTDEVICE_PRESENT
+            if (softdevice_handler_is_enabled())
+            {
+                uint32_t err_code = sd_app_evt_wait();
+                APP_ERROR_CHECK(err_code);
+            }
+            else
+#endif
+            {
+                /* No SD -  we would just block interrupts globally.
+                * BASEPRI cannot be used for that because it would prevent WFE from wake up.
+                */
+                do{
+                    __WFE();
+                } while (0 == (NVIC->ISPR[0] | NVIC->ISPR[1]));
+            }
+        }
+
+        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
+        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
+
+        _wakeup_tick_adjust();
+
+        /* Correct the system ticks */
+        {
+
+            nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
+            nrf_rtc_int_enable (NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
+            /* It is important that we clear pending here so that our corrections are latest and in sync with tick_interrupt handler */
+            NVIC_ClearPendingIRQ(NRF_RTC_IRQn);
+        }
+
+        // rt_kprintf("entry tick:%u, expected:%u, current tick:%u\n", entry_tick, sleep_tick, rt_tick_get());
+    }
+
+    rt_exit_critical();
+}
+
+
+void rt_hw_system_powersave(void)
+{
+    uint32_t sleep_tick;
+
+    sleep_tick = rt_timer_next_timeout_tick() - rt_tick_get();
+
+    if ( sleep_tick >= EXPECTED_IDLE_TIME_BEFORE_SLEEP)
+    {
+        // rt_kprintf("sleep entry:%u\n", rt_tick_get());
+        _sleep_ongo( sleep_tick );
+    }
+}
+
+void rt_hw_board_init(void)
+{
+    // sd_power_dcdc_mode_set(NRF_POWER_DCDC_ENABLE);
+    /* Activate deep sleep mode */
+    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
+
+    nrf_drv_clock_init();
+    // nrf_drv_clock_hfclk_request(0);
+
+    SysTick_Configuration();
+
+    rt_thread_idle_sethook(rt_hw_system_powersave);
+
+    rt_hw_uart_init();
+
+#ifdef RT_USING_CONSOLE
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+}
+
diff --git a/bsp/nrf5x/nrf52840/board/board.h b/bsp/nrf5x/nrf52840/board/board.h
new file mode 100644
index 0000000000..f9d291792a
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/board.h
@@ -0,0 +1,13 @@
+#ifndef _BOARD_H_
+#define _BOARD_H_
+
+#include <rtthread.h>
+
+#include "nrf.h"
+
+#define CHIP_SRAM_END       (0x20000000 + 64*1024)
+
+void rt_hw_board_init(void);
+
+#endif
+
diff --git a/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct b/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..0200e96087
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
@@ -0,0 +1,15 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x0001F000 0x00061000  {    ; load region size_region
+  ER_IROM1 0x0001F000 0x00061000  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+  }
+  RW_IRAM1 0x200025F8 0x0000DA08  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
diff --git a/bsp/nrf5x/nrf52840/project.uvoptx b/bsp/nrf5x/nrf52840/project.uvoptx
new file mode 100644
index 0000000000..968aaa21de
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/project.uvoptx
@@ -0,0 +1,1041 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 ) -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Kernel</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\clock.c</PathWithFileName>
+      <FilenameWithoutPath>clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\components.c</PathWithFileName>
+      <FilenameWithoutPath>components.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
+      <FilenameWithoutPath>device.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\idle.c</PathWithFileName>
+      <FilenameWithoutPath>idle.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\ipc.c</PathWithFileName>
+      <FilenameWithoutPath>ipc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\irq.c</PathWithFileName>
+      <FilenameWithoutPath>irq.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\kservice.c</PathWithFileName>
+      <FilenameWithoutPath>kservice.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mem.c</PathWithFileName>
+      <FilenameWithoutPath>mem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>9</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mempool.c</PathWithFileName>
+      <FilenameWithoutPath>mempool.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>10</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\object.c</PathWithFileName>
+      <FilenameWithoutPath>object.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>11</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\scheduler.c</PathWithFileName>
+      <FilenameWithoutPath>scheduler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>12</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\signal.c</PathWithFileName>
+      <FilenameWithoutPath>signal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>13</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\thread.c</PathWithFileName>
+      <FilenameWithoutPath>thread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>14</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\timer.c</PathWithFileName>
+      <FilenameWithoutPath>timer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Applications</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>15</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\application.c</PathWithFileName>
+      <FilenameWithoutPath>application.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>16</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\ble_nus_app.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus_app.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>17</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\startup.c</PathWithFileName>
+      <FilenameWithoutPath>startup.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Drivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\board.c</PathWithFileName>
+      <FilenameWithoutPath>board.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\drivers\drv_uart.c</PathWithFileName>
+      <FilenameWithoutPath>drv_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>BLE_STACK</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>20</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_advdata.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advdata.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>21</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_params.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_params.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>22</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_state.c</PathWithFileName>
+      <FilenameWithoutPath>ble_conn_state.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>23</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_srv_common.c</PathWithFileName>
+      <FilenameWithoutPath>ble_srv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>24</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_ble_gatt.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>25</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</PathWithFileName>
+      <FilenameWithoutPath>ble_nus.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>26</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\ble_advertising\ble_advertising.c</PathWithFileName>
+      <FilenameWithoutPath>ble_advertising.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>27</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</PathWithFileName>
+      <FilenameWithoutPath>softdevice_handler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>NRF_DRIVERS</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>28</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>29</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>30</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>31</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_gpiote.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>32</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_pwm.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>33</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_drv_saadc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>34</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_backend_serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>35</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_log_frontend.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>36</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\timer\app_timer_rtthread.c</PathWithFileName>
+      <FilenameWithoutPath>app_timer_rtthread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>37</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_error.c</PathWithFileName>
+      <FilenameWithoutPath>app_error.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>38</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_error_weak.c</PathWithFileName>
+      <FilenameWithoutPath>app_error_weak.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>39</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_util_platform.c</PathWithFileName>
+      <FilenameWithoutPath>app_util_platform.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>40</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\nrf_assert.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_assert.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>41</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\sdk_mapped_flags.c</PathWithFileName>
+      <FilenameWithoutPath>sdk_mapped_flags.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>42</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\fstorage\fstorage.c</PathWithFileName>
+      <FilenameWithoutPath>fstorage.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>43</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\strerror\nrf_strerror.c</PathWithFileName>
+      <FilenameWithoutPath>nrf_strerror.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>44</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\toolchain\system_nrf52840.c</PathWithFileName>
+      <FilenameWithoutPath>system_nrf52840.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrf5x_sdk-latest\components\toolchain\arm\arm_startup_nrf52840.s</PathWithFileName>
+      <FilenameWithoutPath>arm_startup_nrf52840.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>cpu</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\backtrace.c</PathWithFileName>
+      <FilenameWithoutPath>backtrace.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\div0.c</PathWithFileName>
+      <FilenameWithoutPath>div0.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\showmem.c</PathWithFileName>
+      <FilenameWithoutPath>showmem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\cpuport.c</PathWithFileName>
+      <FilenameWithoutPath>cpuport.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</PathWithFileName>
+      <FilenameWithoutPath>context_rvds.S</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>DeviceDrivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\misc\pin.c</PathWithFileName>
+      <FilenameWithoutPath>pin.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\serial\serial.c</PathWithFileName>
+      <FilenameWithoutPath>serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\completion.c</PathWithFileName>
+      <FilenameWithoutPath>completion.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>54</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\dataqueue.c</PathWithFileName>
+      <FilenameWithoutPath>dataqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>55</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\pipe.c</PathWithFileName>
+      <FilenameWithoutPath>pipe.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>56</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringblk_buf.c</PathWithFileName>
+      <FilenameWithoutPath>ringblk_buf.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>57</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringbuffer.c</PathWithFileName>
+      <FilenameWithoutPath>ringbuffer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>58</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\waitqueue.c</PathWithFileName>
+      <FilenameWithoutPath>waitqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>59</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\workqueue.c</PathWithFileName>
+      <FilenameWithoutPath>workqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>finsh</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>60</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\shell.c</PathWithFileName>
+      <FilenameWithoutPath>shell.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>61</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\cmd.c</PathWithFileName>
+      <FilenameWithoutPath>cmd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>62</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\msh.c</PathWithFileName>
+      <FilenameWithoutPath>msh.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>libc</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>63</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\libc.c</PathWithFileName>
+      <FilenameWithoutPath>libc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>64</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\mem_std.c</PathWithFileName>
+      <FilenameWithoutPath>mem_std.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>65</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\stubs.c</PathWithFileName>
+      <FilenameWithoutPath>stubs.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>9</GroupNumber>
+      <FileNumber>66</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\common\time.c</PathWithFileName>
+      <FilenameWithoutPath>time.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/nrf52840/project.uvprojx b/bsp/nrf5x/nrf52840/project.uvprojx
new file mode 100644
index 0000000000..f09f8dfcaf
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/project.uvprojx
@@ -0,0 +1,767 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060422::V5.06 update 4 (build 422)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52840_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.12.0</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52840_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52840_xxAA$SVD\nrf52840.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x40000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x22000</StartAddress>
+                <Size>0xde000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200026c0</StartAddress>
+                <Size>0x3d940</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>NRF52_PAN_55, NRF52_PAN_12, NRF52_PAN_15, NRF52_PAN_58, SWI_DISABLE0, SOFTDEVICE_PRESENT, NRF52_PAN_54, NRF52, BLE_STACK_SUPPORT_REQD, NRF52_PAN_51, NRF52_PAN_36, RTTHREAD, CONFIG_GPIO_AS_PINRESET, NRF52_PAN_64, NRF52_PAN_20, NRF52_PAN_74, NRF52840_XXAA, S132, NRF_SD_BLE_API_VERSION=4, NRF52_PAN_31, RT_USING_ARM_LIBC</Define>
+              <Undefine></Undefine>
+              <IncludePath>.;..\..\..\include;applications;.;board;..\libraries\drivers;packages\nrf5x_sdk-latest\components;packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler;packages\nrf5x_sdk-latest\components\softdevice\s132\headers;packages\nrf5x_sdk-latest\components\softdevice\s132\headers\nrf52;packages\nrf5x_sdk-latest\components\ble\common;packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt;packages\nrf5x_sdk-latest\components\ble\ble_advertising;packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus;packages\nrf5x_sdk-latest\components;packages\nrf5x_sdk-latest\components\device;packages\nrf5x_sdk-latest\components\drivers_nrf\delay;packages\nrf5x_sdk-latest\components\drivers_nrf\uart;packages\nrf5x_sdk-latest\components\drivers_nrf\clock;packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote;packages\nrf5x_sdk-latest\components\drivers_nrf\common;packages\nrf5x_sdk-latest\components\drivers_nrf\hal;packages\nrf5x_sdk-latest\components\drivers_nrf\pwm;packages\nrf5x_sdk-latest\components\drivers_nrf\saadc;packages\nrf5x_sdk-latest\components\libraries\util;packages\nrf5x_sdk-latest\components\libraries\timer;packages\nrf5x_sdk-latest\components\libraries\fstorage;packages\nrf5x_sdk-latest\components\libraries\experimental_section_vars;packages\nrf5x_sdk-latest\components\libraries\log;packages\nrf5x_sdk-latest\components\libraries\log\src;packages\nrf5x_sdk-latest\components\libraries\strerror;packages\nrf5x_sdk-latest\components\toolchain\cmsis\include;packages\nrf5x_sdk-latest\components\toolchain;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>application.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\application.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus_app.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\ble_nus_app.c</FilePath>
+            </File>
+            <File>
+              <FileName>startup.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\startup.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+            <File>
+              <FileName>drv_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\drivers\drv_uart.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>BLE_STACK</GroupName>
+          <Files>
+            <File>
+              <FileName>ble_advdata.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_advdata.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_params.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_params.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_conn_state.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_state.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_srv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_srv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_ble_gatt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_nus.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</FilePath>
+            </File>
+            <File>
+              <FileName>ble_advertising.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\ble\ble_advertising\ble_advertising.c</FilePath>
+            </File>
+            <File>
+              <FileName>softdevice_handler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>NRF_DRIVERS</GroupName>
+          <Files>
+            <File>
+              <FileName>nrf_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_gpiote.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_pwm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_drv_saadc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_backend_serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_log_frontend.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_timer_rtthread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\timer\app_timer_rtthread.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_error.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_error_weak.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_error_weak.c</FilePath>
+            </File>
+            <File>
+              <FileName>app_util_platform.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_util_platform.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_assert.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\nrf_assert.c</FilePath>
+            </File>
+            <File>
+              <FileName>sdk_mapped_flags.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\sdk_mapped_flags.c</FilePath>
+            </File>
+            <File>
+              <FileName>fstorage.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\fstorage\fstorage.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrf_strerror.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\libraries\strerror\nrf_strerror.c</FilePath>
+            </File>
+            <File>
+              <FileName>system_nrf52840.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\toolchain\system_nrf52840.c</FilePath>
+            </File>
+            <File>
+              <FileName>arm_startup_nrf52840.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>packages\nrf5x_sdk-latest\components\toolchain\arm\arm_startup_nrf52840.s</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>
diff --git a/bsp/nrf5x/nrf52840/rtconfig.h b/bsp/nrf5x/nrf52840/rtconfig.h
new file mode 100644
index 0000000000..0a0c76deef
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/rtconfig.h
@@ -0,0 +1,164 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart0"
+#define RT_VER_NUM 0x40003
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+#define PKG_USING_NRF5X_SDK
+#define PKG_USING_NRF5X_SDK_LATEST_VERSION
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+
+/* Hardware Drivers Config */
+
+#define SOC_NRF52840
+
+/* Onboard Peripheral Drivers */
+
+#define BSP_USING_JLINK_TO_USART
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_GPIO
+#define BSP_USING_UART
+#define BSP_USING_UART0
+
+#endif
diff --git a/bsp/nrf5x/nrf52840/rtconfig.py b/bsp/nrf5x/nrf52840/rtconfig.py
new file mode 100644
index 0000000000..c1c6022558
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/rtconfig.py
@@ -0,0 +1,84 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m4'
+CROSS_TOOL='keil'
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    EXEC_PATH   = 'D:/SourceryGCC/bin'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = 'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    print('================ERROR============================')
+    print('Not support iar yet!')
+    print('=================================================')
+    exit(0)
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m4 -mthumb -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp'
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread-nrf52832.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --device DARMSTM'
+    CFLAGS = DEVICE + ' --apcs=interwork'
+    AFLAGS = DEVICE
+    LFLAGS = DEVICE + ' --info sizes --info totals --info unused --info veneers --list rtthread.map --scatter "board\linker_scripts\link.sct"'
+
+    CFLAGS += ' --c99'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/RV31/INC'
+    LFLAGS += ' --libpath ' + EXEC_PATH + '/ARM/RV31/LIB'
+
+    EXEC_PATH += '/arm/bin40/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
diff --git a/bsp/nrf5x/nrf52840/template.uvoptx b/bsp/nrf5x/nrf52840/template.uvoptx
new file mode 100644
index 0000000000..cb8b2f9436
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/template.uvoptx
@@ -0,0 +1,177 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rtthread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>5</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>4</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>Segger\JL2CM3.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 ) -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
+    </TargetOption>
+  </Target>
+
+</ProjectOpt>
diff --git a/bsp/nrf5x/nrf52840/template.uvprojx b/bsp/nrf5x/nrf52840/template.uvprojx
new file mode 100644
index 0000000000..5e6a2c37e7
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/template.uvprojx
@@ -0,0 +1,390 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rtthread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060422::V5.06 update 4 (build 422)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>nRF52840_xxAA</Device>
+          <Vendor>Nordic Semiconductor</Vendor>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.12.0</PackID>
+          <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:nRF52840_xxAA$Device\Include\nrf.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:nRF52840_xxAA$SVD\nrf52840.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\</OutputDirectory>
+          <OutputName>rtthread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>0</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>0</BrowseInformation>
+          <ListingPath>.\build\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments>  -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
+            <hadIRAM2>0</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x40000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x100000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x22000</StartAddress>
+                <Size>0xde000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x200026c0</StartAddress>
+                <Size>0x3d940</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>2</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <uGnu>0</uGnu>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls>--reduce_paths</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S140 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
+              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>1</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x00000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile></ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc>--diag_suppress 6330</Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+    </Target>
+  </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
+</Project>

From c0947d443a11175d1c33d805b0dbf03e7f3f708c Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Sat, 11 Apr 2020 12:06:40 +0800
Subject: [PATCH 32/83] 1. Add 4.3 inch lcd(480x272) support for mini2440 2.
 Add choice menu for lcd configure 3. Remove origin sdcard driver and add new
 mmc driver that use kernel mmc stack for s3c2440

---
 bsp/mini2440/.config             |   8 +-
 bsp/mini2440/Kconfig             |  23 +-
 bsp/mini2440/applications/main.c |  17 +-
 bsp/mini2440/applications/mnt.c  |  19 +-
 bsp/mini2440/drivers/SConscript  |  32 +-
 bsp/mini2440/drivers/lcd.h       |  21 -
 bsp/mini2440/drivers/lcd_a70.c   |   7 +-
 bsp/mini2440/drivers/lcd_n35.c   |   7 +-
 bsp/mini2440/drivers/lcd_t35.c   |   7 +-
 bsp/mini2440/drivers/lcd_t43.c   | 249 ++++++++++++
 bsp/mini2440/drivers/lcd_x35.c   |   7 +-
 bsp/mini2440/drivers/s3cmci.c    | 332 ++++++++++++++++
 bsp/mini2440/drivers/sdcard.c    | 651 -------------------------------
 bsp/mini2440/drivers/sdcard.h    |  11 -
 bsp/mini2440/drivers/touch.c     |  33 +-
 bsp/mini2440/drivers/touch.h     |   2 +-
 bsp/mini2440/rtconfig.h          |   6 +
 bsp/mini2440/rtconfig.py         |   4 -
 18 files changed, 704 insertions(+), 732 deletions(-)
 delete mode 100644 bsp/mini2440/drivers/lcd.h
 create mode 100644 bsp/mini2440/drivers/lcd_t43.c
 create mode 100644 bsp/mini2440/drivers/s3cmci.c
 delete mode 100644 bsp/mini2440/drivers/sdcard.c
 delete mode 100644 bsp/mini2440/drivers/sdcard.h

diff --git a/bsp/mini2440/.config b/bsp/mini2440/.config
index e10689caa8..1e1372162c 100644
--- a/bsp/mini2440/.config
+++ b/bsp/mini2440/.config
@@ -161,7 +161,13 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_RT_USING_MTD_NAND is not set
 # CONFIG_RT_USING_PM is not set
 # CONFIG_RT_USING_RTC is not set
-# CONFIG_RT_USING_SDIO is not set
+CONFIG_RT_USING_SDIO=y
+CONFIG_RT_SDIO_STACK_SIZE=512
+CONFIG_RT_SDIO_THREAD_PRIORITY=15
+CONFIG_RT_MMCSD_STACK_SIZE=1024
+CONFIG_RT_MMCSD_THREAD_PREORITY=22
+CONFIG_RT_MMCSD_MAX_PARTITION=16
+# CONFIG_RT_SDIO_DEBUG is not set
 # CONFIG_RT_USING_SPI is not set
 # CONFIG_RT_USING_WDT is not set
 # CONFIG_RT_USING_AUDIO is not set
diff --git a/bsp/mini2440/Kconfig b/bsp/mini2440/Kconfig
index 44da5183eb..48e4f26a38 100644
--- a/bsp/mini2440/Kconfig
+++ b/bsp/mini2440/Kconfig
@@ -16,12 +16,33 @@ config PKGS_DIR
     default "packages"
 
 config BOARD_MINI2440
-    bool "mini2440"
+    bool
     select ARCH_ARM_ARM9
     select RT_USING_COMPONENTS_INIT
     select RT_USING_USER_MAIN
     default y
 
+choice
+    prompt "Lcd for mini2440"
+    default RT_MINI2440_LCD_T35
+    depends on PKG_USING_GUIENGINE
+
+    config RT_MINI2440_LCD_A70
+        bool "A70"
+
+    config RT_MINI2440_LCD_T43
+        bool "T43"
+    
+    config RT_MINI2440_LCD_N35
+        bool "N35"
+    
+    config RT_MINI2440_LCD_T35
+        bool "T35"
+
+    config RT_MINI2440_LCD_X35
+        bool "X35"
+endchoice
+
 source "$RTT_DIR/Kconfig"
 source "$PKGS_DIR/Kconfig"
 
diff --git a/bsp/mini2440/applications/main.c b/bsp/mini2440/applications/main.c
index a67ff93f7a..923f014469 100644
--- a/bsp/mini2440/applications/main.c
+++ b/bsp/mini2440/applications/main.c
@@ -5,9 +5,24 @@
 
 #include "led.h"
 
+#ifdef PKG_USING_GUIENGINE
+#include <rtgui/driver.h>
+#endif
+
 int main(void)
 {
-    printf("hello rt-thread\n");
+	rt_device_t device;
+
+	printf("hello rt-thread\n");
+
+#ifdef PKG_USING_GUIENGINE
+	device = rt_device_find("lcd");
+	if (device)
+	{
+		rtgui_graphic_set_device(device);
+	}
+#endif
+
 
     while (1)
     {
diff --git a/bsp/mini2440/applications/mnt.c b/bsp/mini2440/applications/mnt.c
index 50ade3a3eb..2e1ae80692 100644
--- a/bsp/mini2440/applications/mnt.c
+++ b/bsp/mini2440/applications/mnt.c
@@ -6,15 +6,28 @@
 
 int mnt_init(void)
 {
-	if (dfs_mount("sd0", "/", "elm", 0, 0) == 0)
+	rt_uint32_t tryCnt = 5;
+	rt_device_t dev;
+
+	while(tryCnt--)
 	{
-		rt_kprintf("File System initialized!\n");
+		dev = rt_device_find("sd0");
+		if(dev != RT_NULL)
+		{
+			break;
+		}
+		rt_thread_mdelay(500);
+	}
+
+	if(dfs_mount("sd0", "/", "elm", 0, 0) == 0)                                                                                                                                                        
+	{
+		rt_kprintf("File System initialized!\n");                                                                                                                                                       
 	}
 	else
 	{
 		rt_kprintf("File System initialzation failed!\n");
 	}
-   
+
 	return RT_EOK;
 }
 INIT_ENV_EXPORT(mnt_init);
diff --git a/bsp/mini2440/drivers/SConscript b/bsp/mini2440/drivers/SConscript
index 2c81f19e33..902b48320d 100644
--- a/bsp/mini2440/drivers/SConscript
+++ b/bsp/mini2440/drivers/SConscript
@@ -8,30 +8,30 @@ cwd     = os.path.join(str(Dir('#')), 'drivers')
 src = Split("""
 board.c
 led.c
+key.c
 uart.c
 """)
 
-if GetDepend('RT_USING_DFS'):
-	src += ['sdcard.c']
-
 if GetDepend('RT_USING_LWIP'):
 	src += ['dm9000.c']
 
-if GetDepend('PKG_USING_GUIENGINE'):
-    src += ['touch.c', 'key.c']
+if GetDepend('RT_MINI2440_LCD_A70'):
+    src += ['lcd_a70.c']
+if GetDepend('RT_MINI2440_LCD_T43'):
+    src += ['lcd_t43.c']
+if GetDepend('RT_MINI2440_LCD_N35'):
+    src += ['lcd_n35.c']
+if GetDepend('RT_MINI2440_LCD_T35'):
+    src += ['lcd_t35.c']
+if GetDepend('RT_MINI2440_LCD_X35'):
+    src += ['lcd_x35.c']
 
-if GetDepend('RT_USING_RTI'):
-    src += ['rti_stub.c']
-		
 if GetDepend('PKG_USING_GUIENGINE'):
-	if rtconfig.RT_USING_LCD_TYPE == 'PNL_A70':
-		src += ['lcd_a70.c']
-	elif rtconfig.RT_USING_LCD_TYPE == 'PNL_N35':
-		src += ['lcd_n35.c']
-	elif rtconfig.RT_USING_LCD_TYPE == 'PNL_T35':
-		src += ['lcd_t35.c']
-	elif rtconfig.RT_USING_LCD_TYPE == 'PNL_X35':
-                src += ['lcd_x35.c']
+	src += ['touch.c']
+
+if GetDepend('RT_USING_SDIO'):
+    src += ['s3cmci.c']
+
 
 CPPPATH = [cwd]
 
diff --git a/bsp/mini2440/drivers/lcd.h b/bsp/mini2440/drivers/lcd.h
deleted file mode 100644
index f733b5593c..0000000000
--- a/bsp/mini2440/drivers/lcd.h
+++ /dev/null
@@ -1,21 +0,0 @@
-/*
- * File      : lcd.h
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2006, RT-Thread Develop Team
- *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
- *
- * Change Logs:
- * Date           Author       Notes
- * 2008-03-29     Yi.Qiu
- */
-#ifndef __LCD_H__
-#define __LCD_H__
-
-#include <rtthread.h>
-
-void rt_hw_lcd_init(void);
-
-#endif
diff --git a/bsp/mini2440/drivers/lcd_a70.c b/bsp/mini2440/drivers/lcd_a70.c
index 02a89b9d47..7ebcf6a047 100644
--- a/bsp/mini2440/drivers/lcd_a70.c
+++ b/bsp/mini2440/drivers/lcd_a70.c
@@ -15,7 +15,6 @@
 #include <rtthread.h>
 #include <s3c24x0.h>
 
-#include "lcd.h"
 
 /* LCD driver for A7' */
 #define LCD_WIDTH 800
@@ -223,10 +222,11 @@ static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 	return RT_EOK;
 }
 
-void rt_hw_lcd_init(void)
+int rt_hw_lcd_init(void)
 {
 	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) return; /* no memory yet */
+	if (lcd == RT_NULL) 
+            return -RT_ERROR; /* no memory yet */
 
 	_lcd_info.bits_per_pixel = 16;
 	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
@@ -246,3 +246,4 @@ void rt_hw_lcd_init(void)
 	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
+INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_n35.c b/bsp/mini2440/drivers/lcd_n35.c
index bcd3b85b8a..57d792ea39 100644
--- a/bsp/mini2440/drivers/lcd_n35.c
+++ b/bsp/mini2440/drivers/lcd_n35.c
@@ -15,7 +15,6 @@
 #include <rtthread.h>
 #include <s3c24x0.h>
 
-#include "lcd.h"
 
 /* LCD driver for N3'5 */
 #define LCD_WIDTH 240
@@ -224,10 +223,11 @@ static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 	return RT_EOK;
 }
 
-void rt_hw_lcd_init(void)
+int rt_hw_lcd_init(void)
 {
 	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) return; /* no memory yet */
+	if (lcd == RT_NULL) 
+            return -RT_ERROR; /* no memory yet */
 
 	_lcd_info.bits_per_pixel = 16;
 	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
@@ -247,3 +247,4 @@ void rt_hw_lcd_init(void)
 	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
+INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_t35.c b/bsp/mini2440/drivers/lcd_t35.c
index ef424a7bf7..fdcab887f5 100644
--- a/bsp/mini2440/drivers/lcd_t35.c
+++ b/bsp/mini2440/drivers/lcd_t35.c
@@ -15,7 +15,6 @@
 #include <rtthread.h>
 
 #include <s3c24x0.h>
-#include "lcd.h"
 
 /* LCD driver for T3'5 */
 #define LCD_WIDTH 240
@@ -225,10 +224,11 @@ static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 	return RT_EOK;
 }
 
-void rt_hw_lcd_init(void)
+int rt_hw_lcd_init(void)
 {
 	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) return; /* no memory yet */
+	if (lcd == RT_NULL) 
+		return -RT_ERROR; /* no memory yet */
 
 	_lcd_info.bits_per_pixel = 16;
 	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
@@ -248,3 +248,4 @@ void rt_hw_lcd_init(void)
 	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
+INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_t43.c b/bsp/mini2440/drivers/lcd_t43.c
new file mode 100644
index 0000000000..54abc12f3e
--- /dev/null
+++ b/bsp/mini2440/drivers/lcd_t43.c
@@ -0,0 +1,249 @@
+/*
+ * File      : lcd_t43.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2010, RT-Thread Develop Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-12     Jonne        first version from 4.3 inch lcd(480x272)
+ */
+
+#include <rtthread.h>
+#include <s3c24x0.h>
+
+/* LCD driver for N3'5 */
+#define LCD_WIDTH 480
+#define LCD_HEIGHT 272
+#define LCD_PIXCLOCK 4
+
+#define LCD_RIGHT_MARGIN 2
+#define LCD_LEFT_MARGIN 2
+#define LCD_HSYNC_LEN 41
+
+#define LCD_UPPER_MARGIN 2
+#define LCD_LOWER_MARGIN 2
+#define LCD_VSYNC_LEN 10
+
+#define LCD_XSIZE  LCD_WIDTH
+#define LCD_YSIZE  LCD_HEIGHT
+#define SCR_XSIZE  LCD_WIDTH
+#define SCR_YSIZE  LCD_HEIGHT
+
+#define RT_HW_LCD_WIDTH         LCD_WIDTH
+#define RT_HW_LCD_HEIGHT        LCD_HEIGHT
+
+#define MVAL		(13)
+#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
+#define INVVDEN		(1)		//0=normal       1=inverted
+#define BSWP		(0)		//Byte swap control
+#define HWSWP		(1)		//Half word swap control
+
+#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()			(GPBDAT |= 0x0002)
+#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+
+#define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
+#define S3C2410_LCDCON1_MMODE	   (1<<7)
+#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
+#define S3C2410_LCDCON1_STN4	   (1<<5)
+#define S3C2410_LCDCON1_STN8	   (2<<5)
+#define S3C2410_LCDCON1_TFT	       (3<<5)
+
+#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN2GREY   (1<<1)
+#define S3C2410_LCDCON1_STN4GREY   (2<<1)
+#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN12BPP   (4<<1)
+
+#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT16BPP   (12<<1)
+#define S3C2410_LCDCON1_TFT24BPP   (13<<1)
+
+#define S3C2410_LCDCON1_ENVID	   (1)
+
+#define S3C2410_LCDCON1_MODEMASK    0x1E
+
+#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
+#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+
+#define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
+#define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
+#define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
+
+#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
+#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
+
+#define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
+#define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
+
+#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+
+#define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
+
+#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
+#define S3C2410_LCDCON5_FRM565	    (1<<11)
+#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_INVVLINE    (1<<9)
+#define S3C2410_LCDCON5_INVVFRAME   (1<<8)
+#define S3C2410_LCDCON5_INVVD	    (1<<7)
+#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVPWREN    (1<<5)
+#define S3C2410_LCDCON5_INVLEND	    (1<<4)
+#define S3C2410_LCDCON5_PWREN	    (1<<3)
+#define S3C2410_LCDCON5_ENLEND	    (1<<2)
+#define S3C2410_LCDCON5_BSWP	    (1<<1)
+#define S3C2410_LCDCON5_HWSWP	    (1<<0)
+
+#define	S3C2410_LCDINT_FRSYNC	(1<<1)
+
+static volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
+//static volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
+static struct rt_device_graphic_info _lcd_info;
+
+static void lcd_power_enable(int invpwren, int pwren)
+{
+    //GPG4 is setted as LCD_PWREN
+    GPGUP  = GPGUP | (1<<4); // Pull-up disable
+    GPGCON = GPGCON | (3<<8); //GPG4=LCD_PWREN
+
+    //Enable LCD POWER ENABLE Function
+    LCDCON5 = LCDCON5&(~(1<<3))|(pwren<<3);   // PWREN
+    LCDCON5 = LCDCON5&(~(1<<5))|(invpwren<<5);   // INVPWREN
+}
+
+static void lcd_envid_on_off(int onoff)
+{
+	if(onoff==1)
+		/*ENVID=ON*/
+		LCDCON1|=1;
+	else
+		/*ENVID Off*/
+		LCDCON1 =LCDCON1 & 0x3fffe;
+}
+
+//********************** BOARD LCD backlight ****************************
+static void LcdBkLtSet(rt_uint32_t HiRatio)
+{
+#define FREQ_PWM1		1000
+	if(!HiRatio)
+	{
+		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	
+		GPBDAT &= ~(1<<1);
+		return;
+	}
+	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+
+	if( HiRatio > 100 ) HiRatio = 100 ;
+
+	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+
+	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
+	TCFG0 |= 15;							//prescaler = 15+1
+
+	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
+	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+
+	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+
+	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+}
+
+/* RT-Thread Device Interface */
+static rt_err_t rt_lcd_init (rt_device_t dev)
+{	
+	GPB1_TO_OUT();
+	GPB1_TO_1();
+
+	GPCUP  = 0x00000000;
+	GPCCON = 0xaaaa02a9;
+
+	GPDUP  = 0x00000000;
+	GPDCON = 0xaaaaaaaa;
+
+#define	M5D(n)	((n)&0x1fffff)
+#define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
+	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+   	LCDCON2 = ((LCD_UPPER_MARGIN - 1) << 24) | ((LCD_HEIGHT - 1) << 14) | ((LCD_LOWER_MARGIN - 1) << 6) | ((LCD_VSYNC_LEN - 1) << 0);
+   	LCDCON3 = ((LCD_RIGHT_MARGIN - 1) << 19) | ((LCD_WIDTH  - 1) <<  8) | ((LCD_LEFT_MARGIN - 1) << 0);
+   	LCDCON4 = (13 <<  8) | ((LCD_HSYNC_LEN - 1) << 0);
+#if !defined(LCD_CON5)
+    #define LCD_CON5 ((1<<11) | (0<<10) | (1<<9) | (1<<8) | (1<<0))
+#endif
+    LCDCON5   =  LCD_CON5;
+
+    LCDSADDR1 = ((LCD_ADDR >> 22) << 21) | ((M5D(LCD_ADDR >> 1)) <<  0);
+    LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
+    LCDSADDR3 = LCD_WIDTH;
+
+	LCDINTMSK |= (3);
+	LPCSEL &= (~7) ;
+	TPAL=0;
+
+	LcdBkLtSet(70) ;
+	lcd_power_enable(0, 1);
+	lcd_envid_on_off(1);
+
+	return RT_EOK;
+}
+
+static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
+{
+	switch (cmd)
+	{
+	case RTGRAPHIC_CTRL_RECT_UPDATE:
+		break;
+	case RTGRAPHIC_CTRL_POWERON:
+		break;
+	case RTGRAPHIC_CTRL_POWEROFF:
+		break;
+	case RTGRAPHIC_CTRL_GET_INFO:		
+		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+		break;
+	case RTGRAPHIC_CTRL_SET_MODE:
+		break;
+	}
+
+	return RT_EOK;
+}
+
+int rt_hw_lcd_init(void)
+{
+	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+	if (lcd == RT_NULL) 
+            return -RT_ERROR; /* no memory yet */
+
+	_lcd_info.bits_per_pixel = 16;
+	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+	_lcd_info.framebuffer = (void*)_rt_framebuffer;
+	_lcd_info.width = LCD_WIDTH;
+	_lcd_info.height = LCD_HEIGHT;
+
+	/* init device structure */
+	lcd->type = RT_Device_Class_Unknown;
+	lcd->init = rt_lcd_init;
+	lcd->open = RT_NULL;
+	lcd->close = RT_NULL;
+	lcd->control = rt_lcd_control;
+	lcd->user_data = (void*)&_lcd_info;
+	
+	/* register lcd device to RT-Thread */
+	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+}
+
+INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_x35.c b/bsp/mini2440/drivers/lcd_x35.c
index 679d433f9b..e625905130 100644
--- a/bsp/mini2440/drivers/lcd_x35.c
+++ b/bsp/mini2440/drivers/lcd_x35.c
@@ -17,7 +17,6 @@
 #include <rtthread.h>
 #include <s3c24x0.h>
 
-#include "lcd.h"
 
 /* LCD driver for X3'5 */
 #define LCD_WIDTH 240   // xres
@@ -230,10 +229,11 @@ static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 	return RT_EOK;
 }
 
-void rt_hw_lcd_init(void)
+int rt_hw_lcd_init(void)
 {
 	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) return; /* no memory yet */
+	if (lcd == RT_NULL) 
+            return -RT_ERROR; /* no memory yet */
 
 	_lcd_info.bits_per_pixel = 16;
 	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
@@ -253,3 +253,4 @@ void rt_hw_lcd_init(void)
 	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
+INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/s3cmci.c b/bsp/mini2440/drivers/s3cmci.c
new file mode 100644
index 0000000000..2333c74495
--- /dev/null
+++ b/bsp/mini2440/drivers/s3cmci.c
@@ -0,0 +1,332 @@
+/*
+ * File      : s3cmci.c
+ * This file is part of RT-Thread RTOS
+ * COPYRIGHT (C) 2010, RT-Thread Develop Team
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rt-thread.org/license/LICENSE
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-15     Jonne        first version for s3c2440 mmc controller
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <drivers/mmcsd_core.h>
+#include <s3c24x0.h>
+
+#define S3C_PCLK	50000000
+
+
+static void s3c_mmc_set_clk(struct rt_mmcsd_host *host, rt_uint32_t clock)
+{
+    rt_uint32_t prescale;
+    rt_uint32_t realClk;
+
+    for(prescale = 0; prescale < 256; ++prescale) 
+    {
+        realClk = S3C_PCLK / (1 + prescale);
+        if(realClk <= clock) 
+        {
+            break;
+        }
+    }
+
+    SDIPRE = prescale;
+    host->io_cfg.clock = realClk;
+}
+
+static rt_uint32_t s3c_mmc_send_cmd(struct rt_mmcsd_host *host, struct rt_mmcsd_cmd *cmd)
+{
+    rt_uint32_t ccon;
+    rt_uint32_t cmdSta;
+
+    SDICARG = cmd->arg;
+
+    ccon = cmd->cmd_code & 0x3f;
+    ccon |= (0 << 7) | (1 << 6); /* two start bits*/
+    ccon |= (1 << 8);/* command start*/
+
+    if(cmd->flags & 0xF)
+    {
+        // Need response
+        ccon |= (1 << 9);
+    }
+
+    if((cmd->flags & 0xF) == RESP_R2)
+    {
+        // R2 need 136bit response
+        ccon |= (1 << 10);
+    }
+
+    SDICCON = ccon; /* start cmd */
+
+    if(cmd->flags & 0xF) 
+    {
+        cmdSta = SDICSTA;
+        while((cmdSta & 0x200) != 0x200 && (cmdSta & 0x400) != 0x400) 
+        {
+            cmdSta = SDICSTA;
+        }
+
+        if((cmdSta & 0x1000) == 0x1000 && (cmd->flags & 0xF) != RESP_R3 && (cmd->flags & 0xF) != RESP_R4) 
+        {
+            // crc error, but R3 R4 ignore it
+            SDICSTA = cmdSta;
+            return -RT_ERROR;
+        }
+
+        if((cmdSta & 0xF00) != 0xa00)
+        {
+            SDICSTA = cmdSta;
+            return -RT_ERROR;
+        }
+
+        cmd->resp[0] = SDIRSP0;
+        if((cmd->flags & 0xF) == RESP_R2) 
+        {
+            cmd->resp[1] = SDIRSP1;
+            cmd->resp[2] = SDIRSP2;
+            cmd->resp[3] = SDIRSP3;
+        }
+    }
+    else
+    {
+        cmdSta = SDICSTA;
+        while((cmdSta & 0x800) != 0x800)
+        {
+            cmdSta = SDICSTA;
+        } 
+    }
+
+    SDICSTA = cmdSta; // clear current status
+
+    return RT_EOK;
+
+}
+
+static rt_uint32_t s3c_mmc_xfer_data(struct rt_mmcsd_data *data)
+{
+    rt_uint32_t status;
+    rt_uint32_t xfer_size;
+    rt_uint32_t handled_size = 0;
+    rt_uint32_t *pBuf = RT_NULL;
+
+
+    if(data == RT_NULL)
+    {
+        return -RT_ERROR;
+    }
+
+    xfer_size = data->blks * data->blksize;
+
+    pBuf = data->buf;
+    if(data->flags & DATA_DIR_READ)
+    {
+        while(handled_size < xfer_size)
+        {
+            if ((SDIDSTA & 0x20) == 0x20)
+            {
+                SDIDSTA = (0x1 << 0x5);
+                break; 
+            }
+
+            status = SDIFSTA;
+            if ((status & 0x1000) == 0x1000)
+            {
+                *pBuf++ = SDIDAT;
+                handled_size += 4;
+            }
+        }
+    }
+    else 
+    {
+        while(handled_size < xfer_size)
+        {
+            status = SDIFSTA;
+            if ((status & 0x2000) == 0x2000)
+            {
+                SDIDAT = *pBuf++;
+                handled_size += 4;
+            }
+        }
+    }
+
+    // wait for end
+    status = SDIDSTA;
+    while((status & 0x30) == 0)
+    {
+        status = SDIDSTA;
+    }
+    SDIDSTA = status;
+
+    if ((status & 0xfc) != 0x10)
+    {
+        return -RT_ERROR;
+    }
+
+    SDIDCON = SDIDCON & ~(7<<12);
+    SDIFSTA = SDIFSTA & 0x200;
+    SDIDSTA = 0x10;
+
+    return RT_EOK;
+}
+static void mmc_request(struct rt_mmcsd_host *host, struct rt_mmcsd_req *req)
+{
+    rt_uint32_t ret;
+    struct rt_mmcsd_cmd *cmd;
+    struct rt_mmcsd_data *data;
+    rt_uint32_t val;
+    rt_uint32_t tryCnt = 0;
+
+    if(req->cmd == RT_NULL)
+    {
+        goto out;
+    }
+    cmd = req->cmd;
+
+    /* prepare for data transfer*/
+    if(req->data != RT_NULL) 
+    {
+        SDIFSTA = SDIFSTA | (1<<16); // reset fifo 
+
+        while(SDIDSTA & 0x03)
+        {
+            if(tryCnt++ > 500)
+            {
+                break;
+                SDIDSTA = SDIDSTA;
+            }
+        }
+
+        data = req->data;
+
+        if((data->blksize & 0x3) != 0)
+        {
+            goto out;
+        }
+
+        val = (2 << 22)  //word transfer
+                  | (1 << 20) // transmet after response
+                  | (1 << 19) // reciveve after command sent
+                  | (1 << 17) // block data transfer
+                  | (1 << 14); // data start
+
+        if(host->io_cfg.bus_width == MMCSD_BUS_WIDTH_4)
+        {
+            val |= (1 << 16); // wide bus mode(4bit data)
+        }
+
+        if(data->flags & DATA_DIR_READ) 
+        {
+            // for data read 
+            val |= (2 << 12);
+        }
+        else 
+        {
+            val |= (3 << 12);
+        }
+
+        val |= (data->blks & 0xFFF);
+
+        SDIDCON = val;
+
+        SDIBSIZE = data->blksize;
+        SDIDTIMER = 0x7fffff;
+    }
+
+    ret = s3c_mmc_send_cmd(host,req->cmd);
+    if(ret != RT_EOK) {
+        cmd->err = ret;
+        goto out;
+    }
+
+    if(req->data != RT_NULL)
+    {
+        /*do transfer data*/
+        ret = s3c_mmc_xfer_data(data);
+        if(ret != RT_EOK)
+        {
+            data->err = ret;
+            goto out;
+        }
+    }
+
+out:
+    mmcsd_req_complete(host);
+}
+static void mmc_set_iocfg(struct rt_mmcsd_host *host, struct rt_mmcsd_io_cfg *io_cfg)
+{
+    switch (io_cfg->power_mode) {
+    case MMCSD_POWER_ON:
+    case MMCSD_POWER_UP:
+        /* Enable PCLK into SDI Block */
+        CLKCON |= 1 << 9;
+        
+        /* Setup GPIO as SD and SDCMD, SDDAT[3:0] Pull up En */
+        GPEUP  = GPEUP  & (~(0x3f << 5))   | (0x01 << 5);
+        GPECON = GPECON & (~(0xfff << 10)) | (0xaaa << 10);
+        break;
+
+    case MMCSD_POWER_OFF:
+    default:
+        break;                 
+    }
+
+    s3c_mmc_set_clk(host, io_cfg->clock);
+
+    SDICON =  1;
+}
+
+static rt_int32_t mmc_get_card_status(struct rt_mmcsd_host *host)
+{
+    return RT_EOK;
+}
+static void mmc_enable_sdio_irq(struct rt_mmcsd_host *host, rt_int32_t en)
+{
+}
+
+static const struct rt_mmcsd_host_ops ops = 
+{
+    mmc_request,
+    mmc_set_iocfg,
+    mmc_get_card_status,
+    mmc_enable_sdio_irq
+};
+
+int s3c_sdio_init(void)
+{
+    struct rt_mmcsd_host * host = RT_NULL;
+
+
+    host = mmcsd_alloc_host();
+    if (!host)
+    {
+        goto err;
+    }
+
+    host->ops = &ops;
+    host->freq_min = 300000;
+    host->freq_max = 50000000;
+    host->valid_ocr = VDD_32_33 | VDD_33_34;
+    host->flags = MMCSD_MUTBLKWRITE | MMCSD_SUP_HIGHSPEED | MMCSD_SUP_SDIO_IRQ | MMCSD_BUSWIDTH_4;
+    host->max_seg_size = 2048;
+    host->max_dma_segs = 10;
+    host->max_blk_size = 512;
+    host->max_blk_count = 4096;
+
+
+    mmcsd_change(host);
+
+    return RT_EOK;
+
+err:
+    if(host)  rt_free(host);
+
+    return -RT_EIO;
+}
+
+INIT_DEVICE_EXPORT(s3c_sdio_init);
diff --git a/bsp/mini2440/drivers/sdcard.c b/bsp/mini2440/drivers/sdcard.c
deleted file mode 100644
index 9815770bab..0000000000
--- a/bsp/mini2440/drivers/sdcard.c
+++ /dev/null
@@ -1,651 +0,0 @@
-/*
- * File      : sd.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2006, 2007, RT-Thread Develop Team
- *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
- *
- * Change Logs:
- * Date           Author        Notes
- * 2007-12-02     Yi.Qiu        the first version
- * 2010-01-01     Bernard       Modify for mini2440
- * 2012-12-15     amr168        support SDHC
- * 2017-11-20     kuangdazzidd  add csd cmd support
- */
-
-#include "sdcard.h"
-#include "rtdef.h"
-
-extern   rt_uint32_t   PCLK;
-volatile rt_uint32_t   rd_cnt;
-volatile rt_uint32_t   wt_cnt;
-volatile rt_int32_t    RCA;
-volatile rt_int32_t    sd_type;
-
-struct sd_csd {
-    rt_uint16_t    bsize;
-    rt_uint32_t    nblks;
-}g_sd_csd;
-
-static void sd_delay(rt_uint32_t ms)
-{
-    ms *= 7326;
-    while(--ms);
-}
-
-static int sd_cmd_end(int cmd, int be_resp)
-{
-    int finish0;
-
-    if (!be_resp)
-    {
-        finish0 = SDICSTA;
-
-        while ((finish0&0x800) != 0x800)
-            finish0 = SDICSTA;
-
-        SDICSTA = finish0;
-
-        return RT_EOK;
-    }
-    else
-    {
-        finish0 = SDICSTA;
-
-        while (!(((finish0&0x200)==0x200) | ((finish0&0x400) == 0x400)))
-            finish0=SDICSTA;
-
-        if (cmd == 1 || cmd == 41)
-        {
-            if ((finish0 & 0xf00) != 0xa00)
-            {
-                SDICSTA = finish0;
-                    if ((finish0&0x400) == 0x400)
-                        return RT_ERROR;
-            }
-            SDICSTA = finish0;
-        }
-        else
-        {
-            if ((finish0 & 0x1f00) != 0xa00)
-            {
-                /* rt_kprintf("CMD%d:SDICSTA=0x%x, SDIRSP0=0x%x\n", cmd, SDICSTA, SDIRSP0); */
-                SDICSTA = finish0;
-                if ((finish0 & 0x400) == 0x400)
-                    return RT_ERROR;
-            }
-            SDICSTA = finish0;
-        }
-        return RT_EOK;
-    }
-}
-
-static int sd_data_end(void)
-{
-    int finish;
-
-    finish = SDIDSTA;
-
-    while (!(((finish & 0x10) == 0x10) | ((finish & 0x20) == 0x20)))
-    {
-        finish = SDIDSTA;
-    }
-
-    if ((finish & 0xfc) != 0x10)
-    {
-        SDIDSTA = 0xec;
-
-        return RT_ERROR;
-    }
-
-    return RT_EOK;
-}
-
-static void sd_cmd0(void)
-{
-    SDICARG = 0x0;
-    SDICCON = (1<<8) | 0x40;
-
-    sd_cmd_end(0, 0);
-    SDICSTA = 0x800;      /* Clear cmd_end(no rsp) */
-}
-
-static int sd_cmd55(void)
-{
-    SDICARG = RCA << 16;
-    SDICCON = (0x1 << 9) | (0x1 << 8) | 0x77;
-
-    if (sd_cmd_end(55, 1) == RT_ERROR)
-    {
-        /* rt_kprintf("CMD55 error\n"); */
-        return RT_ERROR;
-    }
-
-    SDICSTA = 0xa00;
-
-
-    return RT_EOK;
-}
-
-static int sd_cmd9(void *p_rsp)
-{
-SDICARG = RCA << 16;
-SDICCON = (1 << 10) | (1 << 9) | (0x1<<8) | (0x40 | 0x09);
-
-sd_cmd_end(9, 1);
-
-    ((rt_uint32_t *)p_rsp)[0] = SDIRSP3;
-    ((rt_uint32_t *)p_rsp)[1] = SDIRSP2;
-    ((rt_uint32_t *)p_rsp)[2] = SDIRSP1;
-    ((rt_uint32_t *)p_rsp)[3] = SDIRSP0;
-
-return RT_EOK;
-}
-
-static void sd_sel_desel(char sel_desel)
-{
-    if (sel_desel)
-    {
-RECMDS7:
-        SDICARG = RCA << 16;
-        SDICCON = (0x1 << 9) | (0x1 << 8) | 0x47;
-        if (sd_cmd_end(7, 1) == RT_ERROR)
-            goto RECMDS7;
-
-        SDICSTA = 0xa00;
-
-        if (SDIRSP0 & 0x1e00 != 0x800)
-            goto RECMDS7;
-    }
-    else
-    {
-RECMDD7:
-        SDICARG = 0 << 16;
-        SDICCON = (0x1 << 8) | 0x47;
-
-        if (sd_cmd_end(7, 0) == RT_ERROR)
-            goto RECMDD7;
-        SDICSTA = 0x800;
-    }
-}
-
-static void sd_setbus(void)
-{
-    do
-    {
-        sd_cmd55();
-
-        SDICARG = 1 << 1; /* 4bit bus */
-        SDICCON = (0x1<<9) | (0x1<<8) | 0x46; /* sht_resp, wait_resp, start, CMD55 */
-    }while (sd_cmd_end(6, 1) == RT_ERROR);
-
-    SDICSTA=0xa00;      /* Clear cmd_end(with rsp) */
-}
-
-
-static rt_uint32_t bits_str (rt_uint32_t *str, rt_uint32_t start, rt_uint8_t len)
-{
-    rt_uint32_t  mask;
-    rt_uint32_t  index;
-    rt_uint8_t   shift;
-    rt_uint32_t  value;
-
-    mask  = (int)((len < 32) ? (1 << len) : 0) - 1;
-    index = start / 32;
-    shift = start & 31;
-    value = str[index] >> shift;
-
-    if ((len + shift) > 32) {
-        value |= str[index + 1] << (32 - shift);
-    }
-    value &= mask;
-    return value;
-}
-
-
-static int sd_decode_csd (rt_uint32_t  *p_csd)
-{
-    rt_uint32_t e, m, r;
-    rt_uint8_t  structure;
-
-    structure = bits_str(p_csd, 126, 2);
-
-    switch (structure) {
-        case 0:
-            m = bits_str(p_csd, 99, 4);
-            e = bits_str(p_csd, 96, 3);
-            g_sd_csd.bsize  = 512;
-            m = bits_str(p_csd, 62, 12);
-            e = bits_str(p_csd, 47, 3);
-            r = bits_str(p_csd, 80, 4);
-            g_sd_csd.nblks = ((1 + m) << (e + r - 7));
-            break;
-
-        case 1:
-            m = bits_str(p_csd, 99, 4);
-            e = bits_str(p_csd, 96, 3);
-            g_sd_csd.bsize  = 512;
-            m = bits_str(p_csd, 48, 22);
-            g_sd_csd.nblks = (1 + m) << 10;
-            break;
-
-        default:
-            return RT_ERROR;
-    }
-    return RT_EOK;
-}
-
-
-static int sd_send_csd(rt_uint32_t  *p_csd)
-{
-    int         ret;
-    rt_uint32_t rsp[4];
-
-    ret = sd_cmd9((void*)&rsp);
-
-    if (ret != 0) {
-        return ret;
-    }
-
-    rt_memcpy((void*)p_csd, (void*)rsp, 16);
-    return RT_EOK;
-}
-
-static int sd_ocr(void)
-{
-    int i, ver=0;
-
-    /* Negotiate operating condition for SD, it makes card ready state */
-    for (i = 0; i < 50; i ++)
-    {
-        sd_cmd55();
-
-        SDICARG = 0x40ff8000; /* HCS=1, compatible v1.x and v2.0 */
-        SDICCON = (0x1<<9) | (0x1<<8) | 0x69;
-
-        /* if using real board, should replace code here. need to modify qemu in near future*/
-        /* Check end of ACMD41 */
-        if (sd_cmd_end(41, 1) == RT_EOK)
-        {
-            if (SDIRSP0 == 0x80ff8000)
-            {
-                ver = 1; /* SD V1.x, CCS=0 */
-                break;
-            }
-            else if (SDIRSP0 == 0xc0ff8000)
-            {
-                ver = 2; /* SD V2.0, CCS=1 */
-                break;
-            }
-        }
-
-        sd_delay(200);
-    }
-    SDICSTA = 0xa00;
-
-    return ver;
-}
-
-rt_err_t sd_cmd8(void)
-{
-    SDICARG = 0x000001AA; 
-    SDICCON = (0x1<<9) | (0x1<<8) | 0x48; //sht_resp, wait_resp, start
-    if (sd_cmd_end(8, 1) == RT_ERROR)
-        return RT_ERROR;
-    SDICSTA = 0xa00;
-    
-    if ((SDIRSP0&0x1aa) == 0x1aa)
-        return RT_EOK; 
-    else 
-        return RT_ERROR;
-}
-
-static rt_uint8_t sd_init(void)
-{
-    //-- SD controller & card initialize
-    int         i;
-    rt_uint32_t csd[4];
-    /* Important notice for MMC test condition */
-    /* Cmd & Data lines must be enabled by pull up resister */
-    SDIPRE    = PCLK / (INICLK) - 1;
-    SDICON    = (0<<4) | 1;   // Type A, clk enable
-    SDIFSTA   = SDIFSTA | (1<<16);
-    SDIBSIZE  = 0x200;       /* 512byte per one block */
-    SDIDTIMER = 0x7fffff;     /* timeout count */
-
-    /* Wait 74SDCLK for MMC card */
-    for (i = 0; i < 0x1000; i ++);
-
-    sd_cmd0();
-    sd_cmd8(); /* Must be use it, Host shall supports high capacity */
-
-    /* Check SD card OCR */
-    sd_type = sd_ocr();
-    if (sd_type > 0)
-    {
-        rt_kprintf("In SD ready\n");
-    }
-    else
-    {
-        rt_kprintf("Initialize fail\nNo Card assertion\n");
-
-        return RT_ERROR;
-    }
-
-RECMD2:
-    SDICARG = 0x0;
-    SDICCON = (0x1<<10)|(0x1<<9)|(0x1<<8)|0x42; /* lng_resp, wait_resp, start, CMD2 */
-    if (sd_cmd_end(2, 1) == RT_ERROR)
-        goto RECMD2;
-
-    SDICSTA = 0xa00;    /* Clear cmd_end(with rsp) */
-
-RECMD3:
-    SDICARG = 0<<16;    /* CMD3(MMC:Set RCA, SD:Ask RCA-->SBZ) */
-    SDICCON = (0x1<<9)|(0x1<<8)|0x43; /* sht_resp, wait_resp, start, CMD3 */
-    if (sd_cmd_end(3, 1) == RT_ERROR)
-        goto RECMD3;
-    SDICSTA=0xa00;  /* Clear cmd_end(with rsp) */
-
-    sd_send_csd(csd);
-    sd_decode_csd(csd);
-
-    RCA = (SDIRSP0 & 0xffff0000) >> 16;
-    SDIPRE = PCLK / (SDCLK) - 1; /* Normal clock=25MHz */
-    if (SDIRSP0 & 0x1e00 != 0x600)
-        goto RECMD3;
-
-    sd_sel_desel(1);
-    sd_delay(200);
-    sd_setbus();
-
-    return RT_EOK;
-}
-
-static rt_uint8_t sd_readblock(rt_uint32_t address, rt_uint8_t *buf)
-{
-    rt_uint32_t status, tmp;
-
-    rd_cnt = 0;
-    SDIFSTA = SDIFSTA | (1<<16);
-
-    SDIDCON = (2 << 22) | (1 << 19) | (1 << 17) | (1 << 16) | (1 << 14) | (2 << 12) | (1 << 0);
-    SDICARG = address;
-
-RERDCMD:
-    SDICCON = (0x1 << 9 ) | (0x1 << 8) | 0x51;
-    if (sd_cmd_end(17, 1) == RT_ERROR)
-    {
-        rt_kprintf("Read CMD Error\n");
-        goto RERDCMD;
-    }
-
-    SDICSTA = 0xa00;
-
-    while (rd_cnt < 128)
-    {
-        if ((SDIDSTA & 0x20) == 0x20)
-        {
-            SDIDSTA = (0x1 << 0x5);
-            break;
-        }
-        status = SDIFSTA;
-        if ((status & 0x1000) == 0x1000)
-        {
-            tmp = SDIDAT;
-            rt_memcpy(buf, &tmp, sizeof(rt_uint32_t));
-            rd_cnt ++;
-            buf += 4;
-        }
-    }
-    if (sd_data_end() == RT_ERROR)
-    {
-        rt_kprintf("Dat error\n");
-
-        return RT_ERROR;
-    }
-
-    SDIDCON = SDIDCON &~ (7<<12);
-    SDIFSTA = SDIFSTA & 0x200;
-    SDIDSTA = 0x10;
-
-    return RT_EOK;
-}
-
-static rt_uint8_t sd_writeblock(rt_uint32_t address, rt_uint8_t *buf)
-{
-    rt_uint32_t status, tmp;
-
-    wt_cnt = 0;
-    SDIFSTA = SDIFSTA | (1 << 16);
-
-    SDIDCON = (2 << 22) | (1 << 20) | (1 << 17) | (1 << 16) | (1 << 14) | (3 << 12) | (1 << 0);
-    SDICARG = address;
-
-REWTCMD:
-    SDICCON = (0x1 << 9) | (0x1 << 8) |0x58;
-
-    if (sd_cmd_end(24, 1) == RT_ERROR)
-        goto REWTCMD;
-
-    SDICSTA = 0xa00;
-
-    while (wt_cnt < 128)
-    {
-        status = SDIFSTA;
-        if ((status & 0x2000) == 0x2000)
-        {
-            rt_memcpy(&tmp, buf, sizeof(rt_uint32_t));
-            SDIDAT = tmp;
-            wt_cnt ++;
-            buf += 4;
-        }
-    }
-    if (sd_data_end() == RT_ERROR)
-    {
-        rt_kprintf("Data Error\n");
-
-        return RT_ERROR;
-    }
-    SDIDCON = SDIDCON &~ (7<<12);
-    SDIDSTA = 0x10;
-
-    return RT_EOK;
-}
-
-#ifdef RT_USING_DFS
-/* RT-Thread Device Driver Interface */
-#include <rtthread.h>
-
-#include <dfs_fs.h>
-
-struct rt_device sdcard_device[4];
-struct dfs_partition part[4];
-
-static rt_err_t rt_sdcard_init(rt_device_t dev)
-{
-    return RT_EOK;
-}
-
-static rt_err_t rt_sdcard_open(rt_device_t dev, rt_uint16_t oflag)
-{
-    return RT_EOK;
-}
-
-static rt_err_t rt_sdcard_close(rt_device_t dev)
-{
-    return RT_EOK;
-}
-
-static rt_err_t rt_sdcard_control(rt_device_t dev, int cmd, void *args)
-{
-struct rt_device_blk_geometry *p_geometry = (struct rt_device_blk_geometry *)args;
-p_geometry->block_size = g_sd_csd.bsize;
-p_geometry->sector_count = g_sd_csd.nblks;
-p_geometry->bytes_per_sector = 512;
-    return RT_EOK;
-}
-
-static rt_size_t rt_sdcard_read(rt_device_t dev,
-                                rt_off_t    pos,
-                                void       *buffer,
-                                rt_size_t   size)
-{
-    int i, addr;
-    struct dfs_partition *part = (struct dfs_partition *)dev->user_data;
-
-    if (dev == RT_NULL)
-    {
-        rt_set_errno(-EINVAL);
-
-        return 0;
-    }
-
-    /* read all sectors */
-    for (i = 0; i < size; i ++)
-    {
-        rt_sem_take(part->lock, RT_WAITING_FOREVER);
-        if (sd_type == 1)
-            addr = (part->offset + i + pos)*SECTOR_SIZE;
-        else
-            addr = (part->offset + i + pos);
-        sd_readblock(addr, (rt_uint8_t *)((rt_uint8_t *)buffer + i * SECTOR_SIZE));
-        rt_sem_release(part->lock);
-    }
-
-    /* the length of reading must align to SECTOR SIZE */
-    return size;
-}
-
-static rt_size_t rt_sdcard_write(rt_device_t dev,
-                                 rt_off_t    pos,
-                                 const void *buffer,
-                                 rt_size_t   size)
-{
-    int i, addr;
-    struct dfs_partition *part = (struct dfs_partition *)dev->user_data;
-
-    if (dev == RT_NULL)
-    {
-        rt_set_errno(-EINVAL);
-
-        return 0;
-    }
-
-    /* read all sectors */
-    for (i = 0; i < size; i++)
-    {
-        rt_sem_take(part->lock, RT_WAITING_FOREVER);
-        if (sd_type == 1)
-            addr = (part->offset + i + pos)*SECTOR_SIZE;
-        else
-            addr = (part->offset + i + pos);
-        sd_writeblock(addr, (rt_uint8_t*)((rt_uint8_t*)buffer + i * SECTOR_SIZE));
-        rt_sem_release(part->lock);
-    }
-
-    /* the length of reading must align to SECTOR SIZE */
-    return size;
-}
-
-int rt_hw_sdcard_init(void)
-{
-    rt_uint8_t i, status;
-    rt_uint8_t *sector;
-    char dname[4];
-    char sname[8];
-
-    /* Enable PCLK into SDI Block */
-    CLKCON |= 1 << 9;
-
-    /* Setup GPIO as SD and SDCMD, SDDAT[3:0] Pull up En */
-    GPEUP  = GPEUP  & (~(0x3f << 5))   | (0x01 << 5);
-    GPECON = GPECON & (~(0xfff << 10)) | (0xaaa << 10);
-
-    RCA = 0;
-
-    if (sd_init() == RT_EOK)
-    {
-        /* get the first sector to read partition table */
-        sector = (rt_uint8_t*) rt_malloc (512);
-        if (sector == RT_NULL)
-        {
-            rt_kprintf("allocate partition sector buffer failed\n");
-
-            return -RT_ERROR;
-        }
-        status = sd_readblock(0, sector);
-        if (status == RT_EOK)
-        {
-            for (i = 0; i < 4; i ++)
-            {
-                /* get the first partition */
-                status = dfs_filesystem_get_partition(&part[i], sector, i);
-                if (status == RT_EOK)
-                {
-                    rt_snprintf(dname, 4, "sd%d",  i);
-                    rt_snprintf(sname, 8, "sem_sd%d",  i);
-                    part[i].lock = rt_sem_create(sname, 1, RT_IPC_FLAG_FIFO);
-
-                    /* register sdcard device */
-                    sdcard_device[i].type      = RT_Device_Class_Block;
-                    sdcard_device[i].init      = rt_sdcard_init;
-                    sdcard_device[i].open      = rt_sdcard_open;
-                    sdcard_device[i].close     = rt_sdcard_close;
-                    sdcard_device[i].read      = rt_sdcard_read;
-                    sdcard_device[i].write     = rt_sdcard_write;
-                    sdcard_device[i].control   = rt_sdcard_control;
-                    sdcard_device[i].user_data = &part[i];
-
-                    rt_device_register(&sdcard_device[i], dname,
-                        RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_REMOVABLE | RT_DEVICE_FLAG_STANDALONE);
-                }
-                else
-                {
-                    if (i == 0)
-                    {
-                        /* there is no partition table */
-                        part[0].offset = 0;
-                        part[0].size   = 0;
-                        part[0].lock   = rt_sem_create("sem_sd0", 1, RT_IPC_FLAG_FIFO);
-
-                        /* register sdcard device */
-                        sdcard_device[0].type      = RT_Device_Class_Block;
-                        sdcard_device[0].init      = rt_sdcard_init;
-                        sdcard_device[0].open      = rt_sdcard_open;
-                        sdcard_device[0].close     = rt_sdcard_close;
-                        sdcard_device[0].read      = rt_sdcard_read;
-                        sdcard_device[0].write     = rt_sdcard_write;
-                        sdcard_device[0].control   = rt_sdcard_control;
-                        sdcard_device[0].user_data = &part[0];
-
-                        rt_device_register(&sdcard_device[0], "sd0",
-                            RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_REMOVABLE | RT_DEVICE_FLAG_STANDALONE);
-
-                        break;
-                    }
-                }
-            }
-        }
-        else
-        {
-            rt_kprintf("read sdcard first sector failed\n");
-        }
-
-        /* release sector buffer */
-        rt_free(sector);
-
-        return -RT_ERROR; 
-    }
-    else
-    {
-        rt_kprintf("sdcard init failed\n");
-    }
-
-    return RT_EOK;
-}
-
-INIT_BOARD_EXPORT(rt_hw_sdcard_init);
-#endif
diff --git a/bsp/mini2440/drivers/sdcard.h b/bsp/mini2440/drivers/sdcard.h
deleted file mode 100644
index f9aa52e818..0000000000
--- a/bsp/mini2440/drivers/sdcard.h
+++ /dev/null
@@ -1,11 +0,0 @@
-#ifndef __SDCARD_H
-#define __SDCARD_H
-
-#include  <s3c24x0.h>
-
-#define INICLK	300000
-#define SDCLK	24000000	//PCLK=49.392MHz
-#define MMCCLK	15000000	//PCLK=49.392MHz
-
-#endif
-
diff --git a/bsp/mini2440/drivers/touch.c b/bsp/mini2440/drivers/touch.c
index e584c379e3..b2d09ff7a5 100644
--- a/bsp/mini2440/drivers/touch.c
+++ b/bsp/mini2440/drivers/touch.c
@@ -16,13 +16,14 @@
 #include <rtthread.h>
 #include <s3c24x0.h>
 
-#ifdef RT_USING_RTGUI
+#ifdef PKG_USING_GUIENGINE
 #include <rtgui/rtgui_system.h>
 #include <rtgui/rtgui_server.h>
 #include <rtgui/event.h>
 #endif
 
-#include "lcd.h"
+#define TOUCH_SWAP_XY
+
 #include "touch.h"
 
 /* ADCCON Register Bits */
@@ -108,7 +109,7 @@ struct rtgui_touch_device
 };
 static struct rtgui_touch_device *touch = RT_NULL;
 
-#ifdef RT_USING_RTGUI
+#ifdef PKG_USING_GUIENGINE
 static void report_touch_input(int updown)
 {
 	struct rtgui_event_mouse emouse;
@@ -125,6 +126,12 @@ static void report_touch_input(int updown)
 		ts.xp = ts.xp / ts.count;
 		ts.yp = ts.yp / ts.count;;
 
+	#ifdef TOUCH_SWAP_XY
+		ts.xp = ts.xp + ts.yp;
+		ts.yp = ts.xp - ts.yp;
+		ts.xp = ts.xp - ts.yp;
+	#endif
+
 		if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
 		{
 			touch->x = ts.xp;
@@ -446,7 +453,7 @@ static rt_err_t rtgui_touch_control(rt_device_t dev, int cmd, void *args)
 	return RT_EOK;
 }
 
-void rtgui_touch_hw_init(void)
+int rtgui_touch_hw_init(void)
 {
 	rt_err_t result = RT_FALSE;
 	rt_device_t device = RT_NULL;
@@ -454,7 +461,7 @@ void rtgui_touch_hw_init(void)
 
 	touch = (struct rtgui_touch_device *)rt_malloc(sizeof(struct rtgui_touch_device));
 	if (touch == RT_NULL)
-		return; /* no memory yet */
+		return -RT_ERROR; /* no memory yet */
 
 	/* clear device structure */
 	rt_memset(&(touch->parent), 0, sizeof(struct rt_device));
@@ -473,17 +480,19 @@ void rtgui_touch_hw_init(void)
 	touch->parent.user_data = RT_NULL;
 
 	device = rt_device_find("lcd");
-	if (device == RT_NULL)
-		return; /* no this device */	
+	if (device == RT_NULL) 
+	{
+		rt_kprintf("No lcd found\n");
+		return -RT_ERROR; /* no this device */	
+	}
 
 	/* get graphic device info */
 	result = rt_device_control(device, RTGRAPHIC_CTRL_GET_INFO, &info);
 	if (result != RT_EOK)
 	{
-
 		/* get device information failed */
-
-		return;
+		rt_kprintf("Get graphic device info failed\n");
+		return -RT_ERROR;
 	}
 
 	touch->width = info.width;
@@ -495,4 +504,8 @@ void rtgui_touch_hw_init(void)
 
 	/* register touch device to RT-Thread */
 	rt_device_register(&(touch->parent), "touch", RT_DEVICE_FLAG_RDWR);
+
+	return RT_EOK;
 }
+
+INIT_PREV_EXPORT(rtgui_touch_hw_init);
diff --git a/bsp/mini2440/drivers/touch.h b/bsp/mini2440/drivers/touch.h
index 854f274782..c0e1238148 100644
--- a/bsp/mini2440/drivers/touch.h
+++ b/bsp/mini2440/drivers/touch.h
@@ -26,7 +26,7 @@ typedef void (*rt_touch_calibration_func_t)(rt_uint16_t x, rt_uint16_t y);
 
 typedef void (*rt_touch_eventpost_func_t)(void *, struct rt_touch_event *);
 
-void rtgui_touch_hw_init(void);
+int rtgui_touch_hw_init(void);
 
 #endif
 
diff --git a/bsp/mini2440/rtconfig.h b/bsp/mini2440/rtconfig.h
index 5d65b46148..37c215bdd0 100644
--- a/bsp/mini2440/rtconfig.h
+++ b/bsp/mini2440/rtconfig.h
@@ -107,6 +107,12 @@
 #define RT_SERIAL_USING_DMA
 #define RT_SERIAL_RB_BUFSZ 64
 #define RT_USING_PIN
+#define RT_USING_SDIO
+#define RT_SDIO_STACK_SIZE 512
+#define RT_SDIO_THREAD_PRIORITY 15
+#define RT_MMCSD_STACK_SIZE 1024
+#define RT_MMCSD_THREAD_PREORITY 22
+#define RT_MMCSD_MAX_PARTITION 16
 
 /* Using USB */
 
diff --git a/bsp/mini2440/rtconfig.py b/bsp/mini2440/rtconfig.py
index 106597711a..f8332f1e6c 100644
--- a/bsp/mini2440/rtconfig.py
+++ b/bsp/mini2440/rtconfig.py
@@ -1,9 +1,5 @@
 import os
 
-# panel options
-# 'PNL_A70','PNL_N35', 'PNL_T35' , 'PNL_X35'
-RT_USING_LCD_TYPE = 'PNL_T35'
-
 # toolchains options
 ARCH     = 'arm'
 CPU      = 's3c24x0'

From 4b035622ce411ce53455eba96ba3d0835b3e2997 Mon Sep 17 00:00:00 2001
From: Jonne <qzhang1535@gmail.com>
Date: Wed, 15 Apr 2020 21:03:43 +0800
Subject: [PATCH 33/83] 1. Modify the file indention 2. Modify the license head

---
 bsp/mini2440/applications/main.c |  14 +-
 bsp/mini2440/applications/mnt.c  |  40 +-
 bsp/mini2440/drivers/SConscript  |   2 +-
 bsp/mini2440/drivers/lcd_a70.c   | 242 +++++------
 bsp/mini2440/drivers/lcd_n35.c   | 234 +++++-----
 bsp/mini2440/drivers/lcd_t35.c   | 244 +++++------
 bsp/mini2440/drivers/lcd_t43.c   | 239 +++++-----
 bsp/mini2440/drivers/lcd_x35.c   | 234 +++++-----
 bsp/mini2440/drivers/s3cmci.c    |   9 +-
 bsp/mini2440/drivers/touch.c     | 722 +++++++++++++++----------------
 bsp/mini2440/drivers/touch.h     |  16 +-
 11 files changed, 993 insertions(+), 1003 deletions(-)

diff --git a/bsp/mini2440/applications/main.c b/bsp/mini2440/applications/main.c
index 923f014469..94a3f4ccea 100644
--- a/bsp/mini2440/applications/main.c
+++ b/bsp/mini2440/applications/main.c
@@ -11,16 +11,16 @@
 
 int main(void)
 {
-	rt_device_t device;
+    rt_device_t device;
 
-	printf("hello rt-thread\n");
+    printf("hello rt-thread\n");
 
 #ifdef PKG_USING_GUIENGINE
-	device = rt_device_find("lcd");
-	if (device)
-	{
-		rtgui_graphic_set_device(device);
-	}
+    device = rt_device_find("lcd");
+    if (device)
+    {
+        rtgui_graphic_set_device(device);
+    }
 #endif
 
 
diff --git a/bsp/mini2440/applications/mnt.c b/bsp/mini2440/applications/mnt.c
index 2e1ae80692..14949abff4 100644
--- a/bsp/mini2440/applications/mnt.c
+++ b/bsp/mini2440/applications/mnt.c
@@ -6,29 +6,29 @@
 
 int mnt_init(void)
 {
-	rt_uint32_t tryCnt = 5;
-	rt_device_t dev;
+    rt_uint32_t tryCnt = 5;
+    rt_device_t dev;
 
-	while(tryCnt--)
-	{
-		dev = rt_device_find("sd0");
-		if(dev != RT_NULL)
-		{
-			break;
-		}
-		rt_thread_mdelay(500);
-	}
+    while(tryCnt--)
+    {
+        dev = rt_device_find("sd0");
+        if(dev != RT_NULL)
+        {
+            break;
+        }
+        rt_thread_mdelay(500);
+    }
 
-	if(dfs_mount("sd0", "/", "elm", 0, 0) == 0)                                                                                                                                                        
-	{
-		rt_kprintf("File System initialized!\n");                                                                                                                                                       
-	}
-	else
-	{
-		rt_kprintf("File System initialzation failed!\n");
-	}
+    if(dfs_mount("sd0", "/", "elm", 0, 0) == 0)                                                                                                                                                        
+    {
+        rt_kprintf("File System initialized!\n");                                                                                                                                                       
+    }
+    else
+    {
+        rt_kprintf("File System initialzation failed!\n");
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 INIT_ENV_EXPORT(mnt_init);
 #endif
diff --git a/bsp/mini2440/drivers/SConscript b/bsp/mini2440/drivers/SConscript
index 902b48320d..2ea54187ed 100644
--- a/bsp/mini2440/drivers/SConscript
+++ b/bsp/mini2440/drivers/SConscript
@@ -27,7 +27,7 @@ if GetDepend('RT_MINI2440_LCD_X35'):
     src += ['lcd_x35.c']
 
 if GetDepend('PKG_USING_GUIENGINE'):
-	src += ['touch.c']
+    src += ['touch.c']
 
 if GetDepend('RT_USING_SDIO'):
     src += ['s3cmci.c']
diff --git a/bsp/mini2440/drivers/lcd_a70.c b/bsp/mini2440/drivers/lcd_a70.c
index 7ebcf6a047..5020012b2f 100644
--- a/bsp/mini2440/drivers/lcd_a70.c
+++ b/bsp/mini2440/drivers/lcd_a70.c
@@ -34,81 +34,81 @@
 #define SCR_XSIZE  LCD_WIDTH
 #define SCR_YSIZE  LCD_HEIGHT
 
-#define RT_HW_LCD_WIDTH		LCD_WIDTH
-#define RT_HW_LCD_HEIGHT	LCD_HEIGHT
+#define RT_HW_LCD_WIDTH     LCD_WIDTH
+#define RT_HW_LCD_HEIGHT    LCD_HEIGHT
 
-#define MVAL		(13)
-#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
-#define INVVDEN		(1)		//0=normal       1=inverted
-#define BSWP		(0)		//Byte swap control
-#define HWSWP		(1)		//Half word swap control
+#define MVAL        (13)
+#define MVAL_USED   (0)     //0=each frame   1=rate by MVAL
+#define INVVDEN     (1)     //0=normal       1=inverted
+#define BSWP        (0)     //Byte swap control
+#define HWSWP       (1)     //Half word swap control
 
-#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
-#define GPB1_TO_1()			(GPBDAT |= 0x0002)
-#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+#define GPB1_TO_OUT()       (GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()         (GPBDAT |= 0x0002)
+#define GPB1_TO_0()         (GPBDAT &= 0xfffd)
 
 #define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
-#define S3C2410_LCDCON1_MMODE	   (1<<7)
-#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
-#define S3C2410_LCDCON1_STN4	   (1<<5)
-#define S3C2410_LCDCON1_STN8	   (2<<5)
-#define S3C2410_LCDCON1_TFT	       (3<<5)
+#define S3C2410_LCDCON1_MMODE      (1<<7)
+#define S3C2410_LCDCON1_DSCAN4     (0<<5)
+#define S3C2410_LCDCON1_STN4       (1<<5)
+#define S3C2410_LCDCON1_STN8       (2<<5)
+#define S3C2410_LCDCON1_TFT        (3<<5)
 
-#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN1BPP    (0<<1)
 #define S3C2410_LCDCON1_STN2GREY   (1<<1)
 #define S3C2410_LCDCON1_STN4GREY   (2<<1)
-#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN8BPP    (3<<1)
 #define S3C2410_LCDCON1_STN12BPP   (4<<1)
 
-#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
-#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
-#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
-#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT1BPP    (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP    (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP    (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP    (11<<1)
 #define S3C2410_LCDCON1_TFT16BPP   (12<<1)
 #define S3C2410_LCDCON1_TFT24BPP   (13<<1)
 
-#define S3C2410_LCDCON1_ENVID	   (1)
+#define S3C2410_LCDCON1_ENVID      (1)
 
 #define S3C2410_LCDCON1_MODEMASK    0x1E
 
-#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_VBPD(x)     ((x) << 24)
 #define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
-#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
-#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON2_VFPD(x)     ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)     ((x) << 0)
 
 #define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
 #define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
 #define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
 
-#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
-#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HBPD(x)     ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)     ((x) << 19)
 #define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
-#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_HFPD(x)     ((x) << 0)
 #define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
 
 #define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
 #define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
-#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
-#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_MVAL(x)     ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)     ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)      ((x) << 0)
 
 #define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
-#define S3C2410_LCDCON5_FRM565	    (1<<11)
-#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_BPP24BL     (1<<12)
+#define S3C2410_LCDCON5_FRM565      (1<<11)
+#define S3C2410_LCDCON5_INVVCLK     (1<<10)
 #define S3C2410_LCDCON5_INVVLINE    (1<<9)
 #define S3C2410_LCDCON5_INVVFRAME   (1<<8)
-#define S3C2410_LCDCON5_INVVD	    (1<<7)
-#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVVD       (1<<7)
+#define S3C2410_LCDCON5_INVVDEN     (1<<6)
 #define S3C2410_LCDCON5_INVPWREN    (1<<5)
-#define S3C2410_LCDCON5_INVLEND	    (1<<4)
-#define S3C2410_LCDCON5_PWREN	    (1<<3)
-#define S3C2410_LCDCON5_ENLEND	    (1<<2)
-#define S3C2410_LCDCON5_BSWP	    (1<<1)
-#define S3C2410_LCDCON5_HWSWP	    (1<<0)
-#define S3C2410_LCDINT_FRSYNC	(1<<1)
+#define S3C2410_LCDCON5_INVLEND     (1<<4)
+#define S3C2410_LCDCON5_PWREN       (1<<3)
+#define S3C2410_LCDCON5_ENLEND      (1<<2)
+#define S3C2410_LCDCON5_BSWP        (1<<1)
+#define S3C2410_LCDCON5_HWSWP       (1<<0)
+#define S3C2410_LCDINT_FRSYNC       (1<<1)
 
 static volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
 //static volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
@@ -127,123 +127,123 @@ static void lcd_power_enable(int invpwren, int pwren)
 
 static void lcd_envid_on_off(int onoff)
 {
-	if(onoff==1)
-		/*ENVID=ON*/
-		LCDCON1|=1;
-	else
-		/*ENVID Off*/
-		LCDCON1 =LCDCON1 & 0x3fffe;
+    if(onoff==1)
+        /*ENVID=ON*/
+        LCDCON1|=1;
+    else
+        /*ENVID Off*/
+        LCDCON1 =LCDCON1 & 0x3fffe;
 }
 
 //********************** BOARD LCD backlight ****************************
 static void LcdBkLtSet(rt_uint32_t HiRatio)
 {
-#define FREQ_PWM1		1000
-	if(!HiRatio)
-	{
-		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	//GPB1����Ϊoutput
-		GPBDAT &= ~(1<<1);
-		return;
-	}
-	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+#define FREQ_PWM1       1000
+    if(!HiRatio)
+    {
+        GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ; 
+        GPBDAT &= ~(1<<1);
+        return;
+    }
+    GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
 
-	if( HiRatio > 100 ) HiRatio = 100 ;
+    if( HiRatio > 100 ) HiRatio = 100 ;
 
-	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+    TCON = TCON & (~(0xf<<8)) ;             // clear manual update bit, stop Timer1
 
-	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
-	TCFG0 |= 15;							//prescaler = 15+1
+    TCFG0 &= 0xffffff00;                    // set Timer 0&1 prescaler 0
+    TCFG0 |= 15;                            //prescaler = 15+1
 
-	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
-	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+    TCFG1 &= 0xffffff0f;                    // set Timer 1 MUX 1/16
+    TCFG1 |= 0x00000030;                    // set Timer 1 MUX 1/16
 
-	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
-	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+    TCNTB1   = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+    TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ; //if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
 
-	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
-	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rt_lcd_init (rt_device_t dev)
-{	
-	GPB1_TO_OUT();
-	GPB1_TO_1();
+{
+    GPB1_TO_OUT();
+    GPB1_TO_1();
 
-	GPCUP  = 0x00000000;
-	GPCCON = 0xaaaa02a9;
+    GPCUP  = 0x00000000;
+    GPCCON = 0xaaaa02a9;
 
-	GPDUP  = 0x00000000;
-	GPDCON = 0xaaaaaaaa;
+    GPDUP  = 0x00000000;
+    GPDCON = 0xaaaaaaaa;
 
-#define	M5D(n)	((n)&0x1fffff)
+#define M5D(n)  ((n)&0x1fffff)
 #define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
-	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
-	LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
-	LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
-	LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
+    LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+    LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
+    LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
+    LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
 #if !defined(LCD_CON5)
 #define LCD_CON5 ((1<<11) | (1 << 9) | (1 << 8) | (1 << 3) | (1 << 0))
 #endif
-	LCDCON5   =  LCD_CON5;
+    LCDCON5   =  LCD_CON5;
 
-	LCDSADDR1 = ((LCD_ADDR >> 22) << 21) | ((M5D(LCD_ADDR >> 1)) <<  0);
-	LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
-	LCDSADDR3 = LCD_WIDTH;
+    LCDSADDR1 = ((LCD_ADDR >> 22) << 21) | ((M5D(LCD_ADDR >> 1)) <<  0);
+    LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
+    LCDSADDR3 = LCD_WIDTH;
 
-	LCDINTMSK |= (3);
-	LPCSEL &= (~7) ;
-	TPAL=0;
+    LCDINTMSK |= (3);
+    LPCSEL &= (~7) ;
+    TPAL=0;
 
-	LcdBkLtSet(70) ;
-	lcd_power_enable(0, 1);
-	lcd_envid_on_off(1);
+    LcdBkLtSet(70) ;
+    lcd_power_enable(0, 1);
+    lcd_envid_on_off(1);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RTGRAPHIC_CTRL_RECT_UPDATE:
-		break;
-	case RTGRAPHIC_CTRL_POWERON:
-		break;
-	case RTGRAPHIC_CTRL_POWEROFF:
-		break;
-	case RTGRAPHIC_CTRL_GET_INFO:		
-		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
-		break;
-	case RTGRAPHIC_CTRL_SET_MODE:
-		break;
-	}
+    switch (cmd)
+    {
+    case RTGRAPHIC_CTRL_RECT_UPDATE:
+        break;
+    case RTGRAPHIC_CTRL_POWERON:
+        break;
+    case RTGRAPHIC_CTRL_POWEROFF:
+        break;
+    case RTGRAPHIC_CTRL_GET_INFO:       
+        rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+        break;
+    case RTGRAPHIC_CTRL_SET_MODE:
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rt_hw_lcd_init(void)
 {
-	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) 
+    rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+    if (lcd == RT_NULL) 
             return -RT_ERROR; /* no memory yet */
 
-	_lcd_info.bits_per_pixel = 16;
-	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
-	_lcd_info.framebuffer = (void*)_rt_framebuffer;
-	_lcd_info.width = LCD_WIDTH;
-	_lcd_info.height = LCD_HEIGHT;
+    _lcd_info.bits_per_pixel = 16;
+    _lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+    _lcd_info.framebuffer = (void*)_rt_framebuffer;
+    _lcd_info.width = LCD_WIDTH;
+    _lcd_info.height = LCD_HEIGHT;
 
-	/* init device structure */
-	lcd->type = RT_Device_Class_Unknown;
-	lcd->init = rt_lcd_init;
-	lcd->open = RT_NULL;
-	lcd->close = RT_NULL;
-	lcd->control = rt_lcd_control;
-	lcd->user_data = (void*)&_lcd_info;
-	
-	/* register lcd device to RT-Thread */
-	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+    /* init device structure */
+    lcd->type = RT_Device_Class_Unknown;
+    lcd->init = rt_lcd_init;
+    lcd->open = RT_NULL;
+    lcd->close = RT_NULL;
+    lcd->control = rt_lcd_control;
+    lcd->user_data = (void*)&_lcd_info;
+    
+    /* register lcd device to RT-Thread */
+    rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
 INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_n35.c b/bsp/mini2440/drivers/lcd_n35.c
index 57d792ea39..1a3af23c09 100644
--- a/bsp/mini2440/drivers/lcd_n35.c
+++ b/bsp/mini2440/drivers/lcd_n35.c
@@ -34,82 +34,82 @@
 #define SCR_XSIZE  LCD_WIDTH
 #define SCR_YSIZE  LCD_HEIGHT
 
-#define RT_HW_LCD_WIDTH		LCD_WIDTH
-#define RT_HW_LCD_HEIGHT	LCD_HEIGHT
+#define RT_HW_LCD_WIDTH     LCD_WIDTH
+#define RT_HW_LCD_HEIGHT    LCD_HEIGHT
 
-#define MVAL		(13)
-#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
-#define INVVDEN		(1)		//0=normal       1=inverted
-#define BSWP		(0)		//Byte swap control
-#define HWSWP		(1)		//Half word swap control
+#define MVAL        (13)
+#define MVAL_USED   (0)     //0=each frame   1=rate by MVAL
+#define INVVDEN     (1)     //0=normal       1=inverted
+#define BSWP        (0)     //Byte swap control
+#define HWSWP       (1)     //Half word swap control
 
-#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
-#define GPB1_TO_1()			(GPBDAT |= 0x0002)
-#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+#define GPB1_TO_OUT()       (GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()         (GPBDAT |= 0x0002)
+#define GPB1_TO_0()         (GPBDAT &= 0xfffd)
 
 #define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
-#define S3C2410_LCDCON1_MMODE	   (1<<7)
-#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
-#define S3C2410_LCDCON1_STN4	   (1<<5)
-#define S3C2410_LCDCON1_STN8	   (2<<5)
-#define S3C2410_LCDCON1_TFT	       (3<<5)
+#define S3C2410_LCDCON1_MMODE      (1<<7)
+#define S3C2410_LCDCON1_DSCAN4     (0<<5)
+#define S3C2410_LCDCON1_STN4       (1<<5)
+#define S3C2410_LCDCON1_STN8       (2<<5)
+#define S3C2410_LCDCON1_TFT        (3<<5)
 
-#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN1BPP    (0<<1)
 #define S3C2410_LCDCON1_STN2GREY   (1<<1)
 #define S3C2410_LCDCON1_STN4GREY   (2<<1)
-#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN8BPP    (3<<1)
 #define S3C2410_LCDCON1_STN12BPP   (4<<1)
 
-#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
-#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
-#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
-#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT1BPP    (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP    (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP    (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP    (11<<1)
 #define S3C2410_LCDCON1_TFT16BPP   (12<<1)
 #define S3C2410_LCDCON1_TFT24BPP   (13<<1)
 
-#define S3C2410_LCDCON1_ENVID	   (1)
+#define S3C2410_LCDCON1_ENVID      (1)
 
 #define S3C2410_LCDCON1_MODEMASK    0x1E
 
-#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_VBPD(x)     ((x) << 24)
 #define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
-#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
-#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON2_VFPD(x)     ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)     ((x) << 0)
 
 #define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
 #define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
 #define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
 
-#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
-#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HBPD(x)     ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)     ((x) << 19)
 #define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
-#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_HFPD(x)     ((x) << 0)
 #define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
 
 #define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
 #define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
-#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
-#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_MVAL(x)     ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)     ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)      ((x) << 0)
 
 #define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
-#define S3C2410_LCDCON5_FRM565	    (1<<11)
-#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_BPP24BL     (1<<12)
+#define S3C2410_LCDCON5_FRM565      (1<<11)
+#define S3C2410_LCDCON5_INVVCLK     (1<<10)
 #define S3C2410_LCDCON5_INVVLINE    (1<<9)
 #define S3C2410_LCDCON5_INVVFRAME   (1<<8)
-#define S3C2410_LCDCON5_INVVD	    (1<<7)
-#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVVD       (1<<7)
+#define S3C2410_LCDCON5_INVVDEN     (1<<6)
 #define S3C2410_LCDCON5_INVPWREN    (1<<5)
-#define S3C2410_LCDCON5_INVLEND	    (1<<4)
-#define S3C2410_LCDCON5_PWREN	    (1<<3)
-#define S3C2410_LCDCON5_ENLEND	    (1<<2)
-#define S3C2410_LCDCON5_BSWP	    (1<<1)
-#define S3C2410_LCDCON5_HWSWP	    (1<<0)
+#define S3C2410_LCDCON5_INVLEND     (1<<4)
+#define S3C2410_LCDCON5_PWREN       (1<<3)
+#define S3C2410_LCDCON5_ENLEND      (1<<2)
+#define S3C2410_LCDCON5_BSWP        (1<<1)
+#define S3C2410_LCDCON5_HWSWP       (1<<0)
 
-#define	S3C2410_LCDINT_FRSYNC	(1<<1)
+#define S3C2410_LCDINT_FRSYNC       (1<<1)
 
 static volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
 //static volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
@@ -128,61 +128,61 @@ static void lcd_power_enable(int invpwren, int pwren)
 
 static void lcd_envid_on_off(int onoff)
 {
-	if(onoff==1)
-		/*ENVID=ON*/
-		LCDCON1|=1;
-	else
-		/*ENVID Off*/
-		LCDCON1 =LCDCON1 & 0x3fffe;
+    if(onoff==1)
+        /*ENVID=ON*/
+        LCDCON1|=1;
+    else
+        /*ENVID Off*/
+        LCDCON1 =LCDCON1 & 0x3fffe;
 }
 
 //********************** BOARD LCD backlight ****************************
 static void LcdBkLtSet(rt_uint32_t HiRatio)
 {
-#define FREQ_PWM1		1000
-	if(!HiRatio)
-	{
-		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	//GPB1����Ϊoutput
-		GPBDAT &= ~(1<<1);
-		return;
-	}
-	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+#define FREQ_PWM1       1000
+    if(!HiRatio)
+    {
+        GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ; 
+        GPBDAT &= ~(1<<1);
+        return;
+    }
+    GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
 
-	if( HiRatio > 100 ) HiRatio = 100 ;
+    if( HiRatio > 100 ) HiRatio = 100 ;
 
-	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+    TCON = TCON & (~(0xf<<8)) ;             // clear manual update bit, stop Timer1
 
-	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
-	TCFG0 |= 15;							//prescaler = 15+1
+    TCFG0 &= 0xffffff00;                    // set Timer 0&1 prescaler 0
+    TCFG0 |= 15;                            //prescaler = 15+1
 
-	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
-	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+    TCFG1 &= 0xffffff0f;                    // set Timer 1 MUX 1/16
+    TCFG1 |= 0x00000030;                    // set Timer 1 MUX 1/16
 
-	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
-	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+    TCNTB1   = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+    TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ; //if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
 
-	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
-	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rt_lcd_init (rt_device_t dev)
-{	
-	GPB1_TO_OUT();
-	GPB1_TO_1();
+{   
+    GPB1_TO_OUT();
+    GPB1_TO_1();
 
-	GPCUP  = 0x00000000;
-	GPCCON = 0xaaaa02a9;
+    GPCUP  = 0x00000000;
+    GPCCON = 0xaaaa02a9;
 
-	GPDUP  = 0x00000000;
-	GPDCON = 0xaaaaaaaa;
+    GPDUP  = 0x00000000;
+    GPDCON = 0xaaaaaaaa;
 
-#define	M5D(n)	((n)&0x1fffff)
+#define M5D(n)  ((n)&0x1fffff)
 #define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
-	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
-   	LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
-   	LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
-   	LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
+    LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+    LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
+    LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
+    LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
 #if !defined(LCD_CON5)
     #define LCD_CON5 ((1<<11) | (1 << 9) | (1 << 8) | (1 << 3) | (1 << 0))
 #endif
@@ -192,59 +192,59 @@ static rt_err_t rt_lcd_init (rt_device_t dev)
     LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
     LCDSADDR3 = LCD_WIDTH;
 
-	LCDINTMSK |= (3);
-	LPCSEL &= (~7) ;
-	TPAL=0;
+    LCDINTMSK |= (3);
+    LPCSEL &= (~7) ;
+    TPAL=0;
 
-	LcdBkLtSet(70) ;
-	lcd_power_enable(0, 1);
-	lcd_envid_on_off(1);
+    LcdBkLtSet(70) ;
+    lcd_power_enable(0, 1);
+    lcd_envid_on_off(1);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RTGRAPHIC_CTRL_RECT_UPDATE:
-		break;
-	case RTGRAPHIC_CTRL_POWERON:
-		break;
-	case RTGRAPHIC_CTRL_POWEROFF:
-		break;
-	case RTGRAPHIC_CTRL_GET_INFO:		
-		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
-		break;
-	case RTGRAPHIC_CTRL_SET_MODE:
-		break;
-	}
+    switch (cmd)
+    {
+    case RTGRAPHIC_CTRL_RECT_UPDATE:
+        break;
+    case RTGRAPHIC_CTRL_POWERON:
+        break;
+    case RTGRAPHIC_CTRL_POWEROFF:
+        break;
+    case RTGRAPHIC_CTRL_GET_INFO:       
+        rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+        break;
+    case RTGRAPHIC_CTRL_SET_MODE:
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rt_hw_lcd_init(void)
 {
-	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) 
+    rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+    if (lcd == RT_NULL) 
             return -RT_ERROR; /* no memory yet */
 
-	_lcd_info.bits_per_pixel = 16;
-	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
-	_lcd_info.framebuffer = (void*)_rt_framebuffer;
-	_lcd_info.width = LCD_WIDTH;
-	_lcd_info.height = LCD_HEIGHT;
+    _lcd_info.bits_per_pixel = 16;
+    _lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+    _lcd_info.framebuffer = (void*)_rt_framebuffer;
+    _lcd_info.width = LCD_WIDTH;
+    _lcd_info.height = LCD_HEIGHT;
 
-	/* init device structure */
-	lcd->type = RT_Device_Class_Unknown;
-	lcd->init = rt_lcd_init;
-	lcd->open = RT_NULL;
-	lcd->close = RT_NULL;
-	lcd->control = rt_lcd_control;
-	lcd->user_data = (void*)&_lcd_info;
-	
-	/* register lcd device to RT-Thread */
-	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+    /* init device structure */
+    lcd->type = RT_Device_Class_Unknown;
+    lcd->init = rt_lcd_init;
+    lcd->open = RT_NULL;
+    lcd->close = RT_NULL;
+    lcd->control = rt_lcd_control;
+    lcd->user_data = (void*)&_lcd_info;
+    
+    /* register lcd device to RT-Thread */
+    rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
 INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_t35.c b/bsp/mini2440/drivers/lcd_t35.c
index fdcab887f5..c13a3c030f 100644
--- a/bsp/mini2440/drivers/lcd_t35.c
+++ b/bsp/mini2440/drivers/lcd_t35.c
@@ -34,82 +34,82 @@
 #define SCR_XSIZE  LCD_WIDTH
 #define SCR_YSIZE  LCD_HEIGHT
 
-#define RT_HW_LCD_WIDTH		LCD_WIDTH
-#define RT_HW_LCD_HEIGHT	LCD_HEIGHT
+#define RT_HW_LCD_WIDTH     LCD_WIDTH
+#define RT_HW_LCD_HEIGHT    LCD_HEIGHT
 
-#define MVAL		(13)
-#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
-#define INVVDEN		(1)		//0=normal       1=inverted
-#define BSWP		(0)		//Byte swap control
-#define HWSWP		(1)		//Half word swap control
+#define MVAL        (13)
+#define MVAL_USED   (0)     //0=each frame   1=rate by MVAL
+#define INVVDEN     (1)     //0=normal       1=inverted
+#define BSWP        (0)     //Byte swap control
+#define HWSWP       (1)     //Half word swap control
 
-#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
-#define GPB1_TO_1()			(GPBDAT |= 0x0002)
-#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+#define GPB1_TO_OUT()       (GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()         (GPBDAT |= 0x0002)
+#define GPB1_TO_0()         (GPBDAT &= 0xfffd)
 
 #define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
-#define S3C2410_LCDCON1_MMODE	   (1<<7)
-#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
-#define S3C2410_LCDCON1_STN4	   (1<<5)
-#define S3C2410_LCDCON1_STN8	   (2<<5)
-#define S3C2410_LCDCON1_TFT	       (3<<5)
+#define S3C2410_LCDCON1_MMODE      (1<<7)
+#define S3C2410_LCDCON1_DSCAN4     (0<<5)
+#define S3C2410_LCDCON1_STN4       (1<<5)
+#define S3C2410_LCDCON1_STN8       (2<<5)
+#define S3C2410_LCDCON1_TFT        (3<<5)
 
-#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN1BPP    (0<<1)
 #define S3C2410_LCDCON1_STN2GREY   (1<<1)
 #define S3C2410_LCDCON1_STN4GREY   (2<<1)
-#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN8BPP    (3<<1)
 #define S3C2410_LCDCON1_STN12BPP   (4<<1)
 
-#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
-#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
-#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
-#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT1BPP    (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP    (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP    (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP    (11<<1)
 #define S3C2410_LCDCON1_TFT16BPP   (12<<1)
 #define S3C2410_LCDCON1_TFT24BPP   (13<<1)
 
-#define S3C2410_LCDCON1_ENVID	   (1)
+#define S3C2410_LCDCON1_ENVID      (1)
 
 #define S3C2410_LCDCON1_MODEMASK    0x1E
 
-#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_VBPD(x)     ((x) << 24)
 #define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
-#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
-#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON2_VFPD(x)     ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)     ((x) << 0)
 
 #define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
 #define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
 #define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
 
-#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
-#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HBPD(x)     ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)     ((x) << 19)
 #define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
-#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_HFPD(x)     ((x) << 0)
 #define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
 
 #define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
 #define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
-#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
-#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_MVAL(x)     ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)     ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)      ((x) << 0)
 
 #define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
-#define S3C2410_LCDCON5_FRM565	    (1<<11)
-#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_BPP24BL     (1<<12)
+#define S3C2410_LCDCON5_FRM565      (1<<11)
+#define S3C2410_LCDCON5_INVVCLK     (1<<10)
 #define S3C2410_LCDCON5_INVVLINE    (1<<9)
 #define S3C2410_LCDCON5_INVVFRAME   (1<<8)
-#define S3C2410_LCDCON5_INVVD	    (1<<7)
-#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVVD       (1<<7)
+#define S3C2410_LCDCON5_INVVDEN     (1<<6)
 #define S3C2410_LCDCON5_INVPWREN    (1<<5)
-#define S3C2410_LCDCON5_INVLEND	    (1<<4)
-#define S3C2410_LCDCON5_PWREN	    (1<<3)
-#define S3C2410_LCDCON5_ENLEND	    (1<<2)
-#define S3C2410_LCDCON5_BSWP	    (1<<1)
-#define S3C2410_LCDCON5_HWSWP	    (1<<0)
+#define S3C2410_LCDCON5_INVLEND     (1<<4)
+#define S3C2410_LCDCON5_PWREN       (1<<3)
+#define S3C2410_LCDCON5_ENLEND      (1<<2)
+#define S3C2410_LCDCON5_BSWP        (1<<1)
+#define S3C2410_LCDCON5_HWSWP       (1<<0)
 
-#define	S3C2410_LCDINT_FRSYNC	(1<<1)
+#define S3C2410_LCDINT_FRSYNC       (1<<1)
 
 volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
 //volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
@@ -128,124 +128,124 @@ static void lcd_power_enable(int invpwren, int pwren)
 
 static void lcd_envid_on_off(int onoff)
 {
-	if(onoff==1)
-		/*ENVID=ON*/
-		LCDCON1|=1;
-	else
-		/*ENVID Off*/
-		LCDCON1 =LCDCON1 & 0x3fffe;
+    if(onoff==1)
+        /*ENVID=ON*/
+        LCDCON1|=1;
+    else
+        /*ENVID Off*/
+        LCDCON1 =LCDCON1 & 0x3fffe;
 }
 
 //********************** BOARD LCD backlight ****************************
 static void LcdBkLtSet(rt_uint32_t HiRatio)
 {
-#define FREQ_PWM1		1000
-	if(!HiRatio)
-	{
-		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	//GPB1����Ϊoutput
-		GPBDAT &= ~(1<<1);
-		return;
-	}
-	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+#define FREQ_PWM1       1000
+    if(!HiRatio)
+    {
+        GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ; 
+        GPBDAT &= ~(1<<1);
+        return;
+    }
+    GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
 
-	if( HiRatio > 100 ) HiRatio = 100 ;
+    if( HiRatio > 100 ) HiRatio = 100 ;
 
-	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+    TCON = TCON & (~(0xf<<8)) ;             // clear manual update bit, stop Timer1
 
-	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
-	TCFG0 |= 15;							//prescaler = 15+1
+    TCFG0 &= 0xffffff00;                    // set Timer 0&1 prescaler 0
+    TCFG0 |= 15;                            //prescaler = 15+1
 
-	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
-	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+    TCFG1 &= 0xffffff0f;                    // set Timer 1 MUX 1/16
+    TCFG1 |= 0x00000030;                    // set Timer 1 MUX 1/16
 
-	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
-	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+    TCNTB1   = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+    TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ; //if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
 
-	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
-	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rt_lcd_init (rt_device_t dev)
-{	
-	GPB1_TO_OUT();
-	GPB1_TO_1();
+{   
+    GPB1_TO_OUT();
+    GPB1_TO_1();
 
-	GPCUP  = 0x00000000;
-	GPCCON = 0xaaaa02a9;
+    GPCUP  = 0x00000000;
+    GPCCON = 0xaaaa02a9;
 
-	GPDUP  = 0x00000000;
-	GPDCON = 0xaaaaaaaa;
+    GPDUP  = 0x00000000;
+    GPDCON = 0xaaaaaaaa;
 
-#define	M5D(n)	((n)&0x1fffff)
+#define M5D(n)  ((n)&0x1fffff)
 #define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
-	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
-   	LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
-   	LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
-   	LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
+    LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+    LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
+    LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
+    LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
 
 #if !defined(LCD_CON5)
 #define LCD_CON5 ((1<<11) | (1 << 9) | (1 << 8) | (1 << 3) | (1 << 0))
 #endif
-	LCDCON5   =  LCD_CON5;
+    LCDCON5   =  LCD_CON5;
 
-	LCDSADDR1 = ((LCD_ADDR >> 22) << 21) | ((M5D(LCD_ADDR >> 1)) <<  0);
-	LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
-	LCDSADDR3 = LCD_WIDTH;
+    LCDSADDR1 = ((LCD_ADDR >> 22) << 21) | ((M5D(LCD_ADDR >> 1)) <<  0);
+    LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
+    LCDSADDR3 = LCD_WIDTH;
 
-	LCDINTMSK |= (3);
-	LPCSEL &= (~7) ;
-	TPAL=0;
+    LCDINTMSK |= (3);
+    LPCSEL &= (~7) ;
+    TPAL=0;
 
-	LcdBkLtSet(70) ;
-	lcd_power_enable(0, 1);
-	lcd_envid_on_off(1);
+    LcdBkLtSet(70) ;
+    lcd_power_enable(0, 1);
+    lcd_envid_on_off(1);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RTGRAPHIC_CTRL_RECT_UPDATE:
-		break;
-	case RTGRAPHIC_CTRL_POWERON:
-		break;
-	case RTGRAPHIC_CTRL_POWEROFF:
-		break;
-	case RTGRAPHIC_CTRL_GET_INFO:		
-		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
-		break;
-	case RTGRAPHIC_CTRL_SET_MODE:
-		break;
-	}
+    switch (cmd)
+    {
+    case RTGRAPHIC_CTRL_RECT_UPDATE:
+        break;
+    case RTGRAPHIC_CTRL_POWERON:
+        break;
+    case RTGRAPHIC_CTRL_POWEROFF:
+        break;
+    case RTGRAPHIC_CTRL_GET_INFO:       
+        rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+        break;
+    case RTGRAPHIC_CTRL_SET_MODE:
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rt_hw_lcd_init(void)
 {
-	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) 
-		return -RT_ERROR; /* no memory yet */
+    rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+    if (lcd == RT_NULL) 
+        return -RT_ERROR; /* no memory yet */
 
-	_lcd_info.bits_per_pixel = 16;
-	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
-	_lcd_info.framebuffer = (void*)_rt_framebuffer;
-	_lcd_info.width = LCD_WIDTH;
-	_lcd_info.height = LCD_HEIGHT;
+    _lcd_info.bits_per_pixel = 16;
+    _lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+    _lcd_info.framebuffer = (void*)_rt_framebuffer;
+    _lcd_info.width = LCD_WIDTH;
+    _lcd_info.height = LCD_HEIGHT;
 
-	/* init device structure */
-	lcd->type = RT_Device_Class_Unknown;
-	lcd->init = rt_lcd_init;
-	lcd->open = RT_NULL;
-	lcd->close = RT_NULL;
-	lcd->control = rt_lcd_control;
-	lcd->user_data = (void*)&_lcd_info;
-	
-	/* register lcd device to RT-Thread */
-	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+    /* init device structure */
+    lcd->type = RT_Device_Class_Unknown;
+    lcd->init = rt_lcd_init;
+    lcd->open = RT_NULL;
+    lcd->close = RT_NULL;
+    lcd->control = rt_lcd_control;
+    lcd->user_data = (void*)&_lcd_info;
+    
+    /* register lcd device to RT-Thread */
+    rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
 INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_t43.c b/bsp/mini2440/drivers/lcd_t43.c
index 54abc12f3e..42b22c36c2 100644
--- a/bsp/mini2440/drivers/lcd_t43.c
+++ b/bsp/mini2440/drivers/lcd_t43.c
@@ -1,17 +1,12 @@
 /*
- * File      : lcd_t43.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2010, RT-Thread Develop Team
+ * Copyright (c) 2006-2018, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2020-04-12     Jonne        first version from 4.3 inch lcd(480x272)
  */
-
 #include <rtthread.h>
 #include <s3c24x0.h>
 
@@ -36,79 +31,79 @@
 #define RT_HW_LCD_WIDTH         LCD_WIDTH
 #define RT_HW_LCD_HEIGHT        LCD_HEIGHT
 
-#define MVAL		(13)
-#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
-#define INVVDEN		(1)		//0=normal       1=inverted
-#define BSWP		(0)		//Byte swap control
-#define HWSWP		(1)		//Half word swap control
+#define MVAL        (13)
+#define MVAL_USED   (0)     //0=each frame   1=rate by MVAL
+#define INVVDEN     (1)     //0=normal       1=inverted
+#define BSWP        (0)     //Byte swap control
+#define HWSWP       (1)     //Half word swap control
 
-#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
-#define GPB1_TO_1()			(GPBDAT |= 0x0002)
-#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+#define GPB1_TO_OUT()       (GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()         (GPBDAT |= 0x0002)
+#define GPB1_TO_0()         (GPBDAT &= 0xfffd)
 
 #define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
-#define S3C2410_LCDCON1_MMODE	   (1<<7)
-#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
-#define S3C2410_LCDCON1_STN4	   (1<<5)
-#define S3C2410_LCDCON1_STN8	   (2<<5)
-#define S3C2410_LCDCON1_TFT	       (3<<5)
+#define S3C2410_LCDCON1_MMODE      (1<<7)
+#define S3C2410_LCDCON1_DSCAN4     (0<<5)
+#define S3C2410_LCDCON1_STN4       (1<<5)
+#define S3C2410_LCDCON1_STN8       (2<<5)
+#define S3C2410_LCDCON1_TFT        (3<<5)
 
-#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN1BPP    (0<<1)
 #define S3C2410_LCDCON1_STN2GREY   (1<<1)
 #define S3C2410_LCDCON1_STN4GREY   (2<<1)
-#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN8BPP    (3<<1)
 #define S3C2410_LCDCON1_STN12BPP   (4<<1)
 
-#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
-#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
-#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
-#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT1BPP    (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP    (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP    (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP    (11<<1)
 #define S3C2410_LCDCON1_TFT16BPP   (12<<1)
 #define S3C2410_LCDCON1_TFT24BPP   (13<<1)
 
-#define S3C2410_LCDCON1_ENVID	   (1)
+#define S3C2410_LCDCON1_ENVID      (1)
 
 #define S3C2410_LCDCON1_MODEMASK    0x1E
 
-#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_VBPD(x)     ((x) << 24)
 #define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
-#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
-#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON2_VFPD(x)     ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)     ((x) << 0)
 
 #define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
 #define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
 #define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
 
-#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
-#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HBPD(x)     ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)     ((x) << 19)
 #define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
-#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_HFPD(x)     ((x) << 0)
 #define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
 
 #define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
 #define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
-#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
-#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_MVAL(x)     ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)     ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)      ((x) << 0)
 
 #define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
-#define S3C2410_LCDCON5_FRM565	    (1<<11)
-#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_BPP24BL     (1<<12)
+#define S3C2410_LCDCON5_FRM565      (1<<11)
+#define S3C2410_LCDCON5_INVVCLK     (1<<10)
 #define S3C2410_LCDCON5_INVVLINE    (1<<9)
 #define S3C2410_LCDCON5_INVVFRAME   (1<<8)
-#define S3C2410_LCDCON5_INVVD	    (1<<7)
-#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVVD       (1<<7)
+#define S3C2410_LCDCON5_INVVDEN     (1<<6)
 #define S3C2410_LCDCON5_INVPWREN    (1<<5)
-#define S3C2410_LCDCON5_INVLEND	    (1<<4)
-#define S3C2410_LCDCON5_PWREN	    (1<<3)
-#define S3C2410_LCDCON5_ENLEND	    (1<<2)
-#define S3C2410_LCDCON5_BSWP	    (1<<1)
-#define S3C2410_LCDCON5_HWSWP	    (1<<0)
+#define S3C2410_LCDCON5_INVLEND     (1<<4)
+#define S3C2410_LCDCON5_PWREN       (1<<3)
+#define S3C2410_LCDCON5_ENLEND      (1<<2)
+#define S3C2410_LCDCON5_BSWP        (1<<1)
+#define S3C2410_LCDCON5_HWSWP       (1<<0)
 
-#define	S3C2410_LCDINT_FRSYNC	(1<<1)
+#define S3C2410_LCDINT_FRSYNC       (1<<1)
 
 static volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
 //static volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
@@ -127,61 +122,61 @@ static void lcd_power_enable(int invpwren, int pwren)
 
 static void lcd_envid_on_off(int onoff)
 {
-	if(onoff==1)
-		/*ENVID=ON*/
-		LCDCON1|=1;
-	else
-		/*ENVID Off*/
-		LCDCON1 =LCDCON1 & 0x3fffe;
+    if(onoff==1)
+        /*ENVID=ON*/
+        LCDCON1|=1;
+    else
+        /*ENVID Off*/
+        LCDCON1 =LCDCON1 & 0x3fffe;
 }
 
 //********************** BOARD LCD backlight ****************************
 static void LcdBkLtSet(rt_uint32_t HiRatio)
 {
-#define FREQ_PWM1		1000
-	if(!HiRatio)
-	{
-		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	
-		GPBDAT &= ~(1<<1);
-		return;
-	}
-	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+#define FREQ_PWM1       1000
+    if(!HiRatio)
+    {
+        GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ; 
+        GPBDAT &= ~(1<<1);
+        return;
+    }
+    GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
 
-	if( HiRatio > 100 ) HiRatio = 100 ;
+    if( HiRatio > 100 ) HiRatio = 100 ;
 
-	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+    TCON = TCON & (~(0xf<<8)) ;             // clear manual update bit, stop Timer1
 
-	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
-	TCFG0 |= 15;							//prescaler = 15+1
+    TCFG0 &= 0xffffff00;                    // set Timer 0&1 prescaler 0
+    TCFG0 |= 15;                            //prescaler = 15+1
 
-	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
-	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+    TCFG1 &= 0xffffff0f;                    // set Timer 1 MUX 1/16
+    TCFG1 |= 0x00000030;                    // set Timer 1 MUX 1/16
 
-	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
-	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+    TCNTB1   = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+    TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ; //if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
 
-	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
-	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rt_lcd_init (rt_device_t dev)
-{	
-	GPB1_TO_OUT();
-	GPB1_TO_1();
+{   
+    GPB1_TO_OUT();
+    GPB1_TO_1();
 
-	GPCUP  = 0x00000000;
-	GPCCON = 0xaaaa02a9;
+    GPCUP  = 0x00000000;
+    GPCCON = 0xaaaa02a9;
 
-	GPDUP  = 0x00000000;
-	GPDCON = 0xaaaaaaaa;
+    GPDUP  = 0x00000000;
+    GPDCON = 0xaaaaaaaa;
 
-#define	M5D(n)	((n)&0x1fffff)
+#define M5D(n)  ((n)&0x1fffff)
 #define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
-	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
-   	LCDCON2 = ((LCD_UPPER_MARGIN - 1) << 24) | ((LCD_HEIGHT - 1) << 14) | ((LCD_LOWER_MARGIN - 1) << 6) | ((LCD_VSYNC_LEN - 1) << 0);
-   	LCDCON3 = ((LCD_RIGHT_MARGIN - 1) << 19) | ((LCD_WIDTH  - 1) <<  8) | ((LCD_LEFT_MARGIN - 1) << 0);
-   	LCDCON4 = (13 <<  8) | ((LCD_HSYNC_LEN - 1) << 0);
+    LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+    LCDCON2 = ((LCD_UPPER_MARGIN - 1) << 24) | ((LCD_HEIGHT - 1) << 14) | ((LCD_LOWER_MARGIN - 1) << 6) | ((LCD_VSYNC_LEN - 1) << 0);
+    LCDCON3 = ((LCD_RIGHT_MARGIN - 1) << 19) | ((LCD_WIDTH  - 1) <<  8) | ((LCD_LEFT_MARGIN - 1) << 0);
+    LCDCON4 = (13 <<  8) | ((LCD_HSYNC_LEN - 1) << 0);
 #if !defined(LCD_CON5)
     #define LCD_CON5 ((1<<11) | (0<<10) | (1<<9) | (1<<8) | (1<<0))
 #endif
@@ -191,59 +186,59 @@ static rt_err_t rt_lcd_init (rt_device_t dev)
     LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
     LCDSADDR3 = LCD_WIDTH;
 
-	LCDINTMSK |= (3);
-	LPCSEL &= (~7) ;
-	TPAL=0;
+    LCDINTMSK |= (3);
+    LPCSEL &= (~7) ;
+    TPAL=0;
 
-	LcdBkLtSet(70) ;
-	lcd_power_enable(0, 1);
-	lcd_envid_on_off(1);
+    LcdBkLtSet(70) ;
+    lcd_power_enable(0, 1);
+    lcd_envid_on_off(1);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RTGRAPHIC_CTRL_RECT_UPDATE:
-		break;
-	case RTGRAPHIC_CTRL_POWERON:
-		break;
-	case RTGRAPHIC_CTRL_POWEROFF:
-		break;
-	case RTGRAPHIC_CTRL_GET_INFO:		
-		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
-		break;
-	case RTGRAPHIC_CTRL_SET_MODE:
-		break;
-	}
+    switch (cmd)
+    {
+    case RTGRAPHIC_CTRL_RECT_UPDATE:
+        break;
+    case RTGRAPHIC_CTRL_POWERON:
+        break;
+    case RTGRAPHIC_CTRL_POWEROFF:
+        break;
+    case RTGRAPHIC_CTRL_GET_INFO:       
+        rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+        break;
+    case RTGRAPHIC_CTRL_SET_MODE:
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rt_hw_lcd_init(void)
 {
-	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) 
+    rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+    if (lcd == RT_NULL) 
             return -RT_ERROR; /* no memory yet */
 
-	_lcd_info.bits_per_pixel = 16;
-	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
-	_lcd_info.framebuffer = (void*)_rt_framebuffer;
-	_lcd_info.width = LCD_WIDTH;
-	_lcd_info.height = LCD_HEIGHT;
+    _lcd_info.bits_per_pixel = 16;
+    _lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+    _lcd_info.framebuffer = (void*)_rt_framebuffer;
+    _lcd_info.width = LCD_WIDTH;
+    _lcd_info.height = LCD_HEIGHT;
 
-	/* init device structure */
-	lcd->type = RT_Device_Class_Unknown;
-	lcd->init = rt_lcd_init;
-	lcd->open = RT_NULL;
-	lcd->close = RT_NULL;
-	lcd->control = rt_lcd_control;
-	lcd->user_data = (void*)&_lcd_info;
-	
-	/* register lcd device to RT-Thread */
-	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+    /* init device structure */
+    lcd->type = RT_Device_Class_Unknown;
+    lcd->init = rt_lcd_init;
+    lcd->open = RT_NULL;
+    lcd->close = RT_NULL;
+    lcd->control = rt_lcd_control;
+    lcd->user_data = (void*)&_lcd_info;
+    
+    /* register lcd device to RT-Thread */
+    rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
 INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/lcd_x35.c b/bsp/mini2440/drivers/lcd_x35.c
index e625905130..b4a8fda23c 100644
--- a/bsp/mini2440/drivers/lcd_x35.c
+++ b/bsp/mini2440/drivers/lcd_x35.c
@@ -36,82 +36,82 @@
 #define SCR_XSIZE  LCD_WIDTH
 #define SCR_YSIZE  LCD_HEIGHT
 
-#define RT_HW_LCD_WIDTH		LCD_WIDTH
-#define RT_HW_LCD_HEIGHT	LCD_HEIGHT
+#define RT_HW_LCD_WIDTH     LCD_WIDTH
+#define RT_HW_LCD_HEIGHT    LCD_HEIGHT
 
-#define MVAL		(13)
-#define MVAL_USED 	(0)		//0=each frame   1=rate by MVAL
-#define INVVDEN		(1)		//0=normal       1=inverted
-#define BSWP		(0)		//Byte swap control
-#define HWSWP		(1)		//Half word swap control
+#define MVAL        (13)
+#define MVAL_USED   (0)     //0=each frame   1=rate by MVAL
+#define INVVDEN     (1)     //0=normal       1=inverted
+#define BSWP        (0)     //Byte swap control
+#define HWSWP       (1)     //Half word swap control
 
-#define GPB1_TO_OUT()		(GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
-#define GPB1_TO_1()			(GPBDAT |= 0x0002)
-#define GPB1_TO_0()			(GPBDAT &= 0xfffd)
+#define GPB1_TO_OUT()       (GPBUP &= 0xfffd, GPBCON &= 0xfffffff3, GPBCON |= 0x00000004)
+#define GPB1_TO_1()         (GPBDAT |= 0x0002)
+#define GPB1_TO_0()         (GPBDAT &= 0xfffd)
 
 #define S3C2410_LCDCON1_CLKVAL(x)  ((x) << 8)
-#define S3C2410_LCDCON1_MMODE	   (1<<7)
-#define S3C2410_LCDCON1_DSCAN4	   (0<<5)
-#define S3C2410_LCDCON1_STN4	   (1<<5)
-#define S3C2410_LCDCON1_STN8	   (2<<5)
-#define S3C2410_LCDCON1_TFT	       (3<<5)
+#define S3C2410_LCDCON1_MMODE      (1<<7)
+#define S3C2410_LCDCON1_DSCAN4     (0<<5)
+#define S3C2410_LCDCON1_STN4       (1<<5)
+#define S3C2410_LCDCON1_STN8       (2<<5)
+#define S3C2410_LCDCON1_TFT        (3<<5)
 
-#define S3C2410_LCDCON1_STN1BPP	   (0<<1)
+#define S3C2410_LCDCON1_STN1BPP    (0<<1)
 #define S3C2410_LCDCON1_STN2GREY   (1<<1)
 #define S3C2410_LCDCON1_STN4GREY   (2<<1)
-#define S3C2410_LCDCON1_STN8BPP	   (3<<1)
+#define S3C2410_LCDCON1_STN8BPP    (3<<1)
 #define S3C2410_LCDCON1_STN12BPP   (4<<1)
 
-#define S3C2410_LCDCON1_TFT1BPP	   (8<<1)
-#define S3C2410_LCDCON1_TFT2BPP	   (9<<1)
-#define S3C2410_LCDCON1_TFT4BPP	   (10<<1)
-#define S3C2410_LCDCON1_TFT8BPP	   (11<<1)
+#define S3C2410_LCDCON1_TFT1BPP    (8<<1)
+#define S3C2410_LCDCON1_TFT2BPP    (9<<1)
+#define S3C2410_LCDCON1_TFT4BPP    (10<<1)
+#define S3C2410_LCDCON1_TFT8BPP    (11<<1)
 #define S3C2410_LCDCON1_TFT16BPP   (12<<1)
 #define S3C2410_LCDCON1_TFT24BPP   (13<<1)
 
-#define S3C2410_LCDCON1_ENVID	   (1)
+#define S3C2410_LCDCON1_ENVID      (1)
 
 #define S3C2410_LCDCON1_MODEMASK    0x1E
 
-#define S3C2410_LCDCON2_VBPD(x)	    ((x) << 24)
+#define S3C2410_LCDCON2_VBPD(x)     ((x) << 24)
 #define S3C2410_LCDCON2_LINEVAL(x)  ((x) << 14)
-#define S3C2410_LCDCON2_VFPD(x)	    ((x) << 6)
-#define S3C2410_LCDCON2_VSPW(x)	    ((x) << 0)
+#define S3C2410_LCDCON2_VFPD(x)     ((x) << 6)
+#define S3C2410_LCDCON2_VSPW(x)     ((x) << 0)
 
 #define S3C2410_LCDCON2_GET_VBPD(x) ( ((x) >> 24) & 0xFF)
 #define S3C2410_LCDCON2_GET_VFPD(x) ( ((x) >>  6) & 0xFF)
 #define S3C2410_LCDCON2_GET_VSPW(x) ( ((x) >>  0) & 0x3F)
 
-#define S3C2410_LCDCON3_HBPD(x)	    ((x) << 19)
-#define S3C2410_LCDCON3_WDLY(x)	    ((x) << 19)
+#define S3C2410_LCDCON3_HBPD(x)     ((x) << 19)
+#define S3C2410_LCDCON3_WDLY(x)     ((x) << 19)
 #define S3C2410_LCDCON3_HOZVAL(x)   ((x) << 8)
-#define S3C2410_LCDCON3_HFPD(x)	    ((x) << 0)
+#define S3C2410_LCDCON3_HFPD(x)     ((x) << 0)
 #define S3C2410_LCDCON3_LINEBLANK(x)((x) << 0)
 
 #define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
 #define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON4_MVAL(x)	    ((x) << 8)
-#define S3C2410_LCDCON4_HSPW(x)	    ((x) << 0)
-#define S3C2410_LCDCON4_WLH(x)	    ((x) << 0)
+#define S3C2410_LCDCON4_MVAL(x)     ((x) << 8)
+#define S3C2410_LCDCON4_HSPW(x)     ((x) << 0)
+#define S3C2410_LCDCON4_WLH(x)      ((x) << 0)
 
 #define S3C2410_LCDCON4_GET_HSPW(x) ( ((x) >>  0) & 0xFF)
 
-#define S3C2410_LCDCON5_BPP24BL	    (1<<12)
-#define S3C2410_LCDCON5_FRM565	    (1<<11)
-#define S3C2410_LCDCON5_INVVCLK	    (1<<10)
+#define S3C2410_LCDCON5_BPP24BL     (1<<12)
+#define S3C2410_LCDCON5_FRM565      (1<<11)
+#define S3C2410_LCDCON5_INVVCLK     (1<<10)
 #define S3C2410_LCDCON5_INVVLINE    (1<<9)
 #define S3C2410_LCDCON5_INVVFRAME   (1<<8)
-#define S3C2410_LCDCON5_INVVD	    (1<<7)
-#define S3C2410_LCDCON5_INVVDEN	    (1<<6)
+#define S3C2410_LCDCON5_INVVD       (1<<7)
+#define S3C2410_LCDCON5_INVVDEN     (1<<6)
 #define S3C2410_LCDCON5_INVPWREN    (1<<5)
-#define S3C2410_LCDCON5_INVLEND	    (1<<4)
-#define S3C2410_LCDCON5_PWREN	    (1<<3)
-#define S3C2410_LCDCON5_ENLEND	    (1<<2)
-#define S3C2410_LCDCON5_BSWP	    (1<<1)
-#define S3C2410_LCDCON5_HWSWP	    (1<<0)
+#define S3C2410_LCDCON5_INVLEND     (1<<4)
+#define S3C2410_LCDCON5_PWREN       (1<<3)
+#define S3C2410_LCDCON5_ENLEND      (1<<2)
+#define S3C2410_LCDCON5_BSWP        (1<<1)
+#define S3C2410_LCDCON5_HWSWP       (1<<0)
 
-#define	S3C2410_LCDINT_FRSYNC	(1<<1)
+#define S3C2410_LCDINT_FRSYNC       (1<<1)
 
 static volatile rt_uint16_t _rt_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
 //static volatile rt_uint16_t _rt_hw_framebuffer[RT_HW_LCD_HEIGHT][RT_HW_LCD_WIDTH];
@@ -130,61 +130,61 @@ static void lcd_power_enable(int invpwren, int pwren)
 
 static void lcd_envid_on_off(int onoff)
 {
-	if(onoff==1)
-		/*ENVID=ON*/
-		LCDCON1|=1;
-	else
-		/*ENVID Off*/
-		LCDCON1 =LCDCON1 & 0x3fffe;
+    if(onoff==1)
+        /*ENVID=ON*/
+        LCDCON1|=1;
+    else
+        /*ENVID Off*/
+        LCDCON1 =LCDCON1 & 0x3fffe;
 }
 
 //********************** BOARD LCD backlight ****************************
 static void LcdBkLtSet(rt_uint32_t HiRatio)
 {
-#define FREQ_PWM1		1000
-	if(!HiRatio)
-	{
-		GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ;	//GPB1����Ϊoutput
-		GPBDAT &= ~(1<<1);
-		return;
-	}
-	GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
+#define FREQ_PWM1       1000
+    if(!HiRatio)
+    {
+        GPBCON  = GPBCON & (~(3<<2)) | (1<<2) ; 
+        GPBDAT &= ~(1<<1);
+        return;
+    }
+    GPBCON = GPBCON & (~(3<<2)) | (2<<2) ;
 
-	if( HiRatio > 100 ) HiRatio = 100 ;
+    if( HiRatio > 100 ) HiRatio = 100 ;
 
-	TCON = TCON & (~(0xf<<8)) ;			    // clear manual update bit, stop Timer1
+    TCON = TCON & (~(0xf<<8)) ;             // clear manual update bit, stop Timer1
 
-	TCFG0 &= 0xffffff00;					// set Timer 0&1 prescaler 0
-	TCFG0 |= 15;							//prescaler = 15+1
+    TCFG0 &= 0xffffff00;                    // set Timer 0&1 prescaler 0
+    TCFG0 |= 15;                            //prescaler = 15+1
 
-	TCFG1 &= 0xffffff0f;					// set Timer 1 MUX 1/16
-	TCFG1 |= 0x00000030;					// set Timer 1 MUX 1/16
+    TCFG1 &= 0xffffff0f;                    // set Timer 1 MUX 1/16
+    TCFG1 |= 0x00000030;                    // set Timer 1 MUX 1/16
 
-	TCNTB1	 = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
-	TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ;	//if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
+    TCNTB1   = ( 100000000>>8 )/FREQ_PWM1;  //if set inverter off, when TCNT2<=TCMP2, TOUT is high, TCNT2>TCMP2, TOUT is low
+    TCMPB1  = ( TCNTB1*(100-HiRatio))/100 ; //if set inverter on,  when TCNT2<=TCMP2, TOUT is low,  TCNT2>TCMP2, TOUT is high
 
-	TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
-	TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0e<<8) ;
+    TCON = TCON & (~(0xf<<8)) | (0x0d<<8) ;
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rt_lcd_init (rt_device_t dev)
-{	
-	GPB1_TO_OUT();
-	GPB1_TO_1();
+{   
+    GPB1_TO_OUT();
+    GPB1_TO_1();
 
-	GPCUP  = 0x00000000;
-	GPCCON = 0xaaaa02a9;
+    GPCUP  = 0x00000000;
+    GPCCON = 0xaaaa02a9;
 
-	GPDUP  = 0x00000000;
-	GPDCON = 0xaaaaaaaa;
+    GPDUP  = 0x00000000;
+    GPDCON = 0xaaaaaaaa;
 
-#define	M5D(n)	((n)&0x1fffff)
+#define M5D(n)  ((n)&0x1fffff)
 #define LCD_ADDR ((rt_uint32_t)_rt_framebuffer)
-	LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
-   	LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
-   	LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
-   	LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
+    LCDCON1 = (LCD_PIXCLOCK << 8) | (3 <<  5) | (12 << 1);
+    LCDCON2 = (LCD_UPPER_MARGIN << 24) | ((LCD_HEIGHT - 1) << 14) | (LCD_LOWER_MARGIN << 6) | (LCD_VSYNC_LEN << 0);
+    LCDCON3 = (LCD_RIGHT_MARGIN << 19) | ((LCD_WIDTH  - 1) <<  8) | (LCD_LEFT_MARGIN << 0);
+    LCDCON4 = (13 <<  8) | (LCD_HSYNC_LEN << 0);
 
 #define LCD_CON5 (S3C2410_LCDCON5_FRM565 | S3C2410_LCDCON5_INVVDEN | S3C2410_LCDCON5_INVVFRAME | \
 S3C2410_LCDCON5_INVVLINE | S3C2410_LCDCON5_INVVCLK | S3C2410_LCDCON5_PWREN| S3C2410_LCDCON5_HWSWP)
@@ -198,59 +198,59 @@ S3C2410_LCDCON5_INVVLINE | S3C2410_LCDCON5_INVVCLK | S3C2410_LCDCON5_PWREN| S3C2
     LCDSADDR2 = M5D((LCD_ADDR + LCD_WIDTH * LCD_HEIGHT * 2) >> 1);
     LCDSADDR3 = LCD_WIDTH;
 
-	LCDINTMSK |= (3);
-	LPCSEL &= (~7) ;
-	TPAL=0;
+    LCDINTMSK |= (3);
+    LPCSEL &= (~7) ;
+    TPAL=0;
 
-	LcdBkLtSet(70) ;
-	lcd_power_enable(0, 1);
-	lcd_envid_on_off(1);
+    LcdBkLtSet(70) ;
+    lcd_power_enable(0, 1);
+    lcd_envid_on_off(1);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rt_lcd_control (rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RTGRAPHIC_CTRL_RECT_UPDATE:
-		break;
-	case RTGRAPHIC_CTRL_POWERON:
-		break;
-	case RTGRAPHIC_CTRL_POWEROFF:
-		break;
-	case RTGRAPHIC_CTRL_GET_INFO:		
-		rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
-		break;
-	case RTGRAPHIC_CTRL_SET_MODE:
-		break;
-	}
+    switch (cmd)
+    {
+    case RTGRAPHIC_CTRL_RECT_UPDATE:
+        break;
+    case RTGRAPHIC_CTRL_POWERON:
+        break;
+    case RTGRAPHIC_CTRL_POWEROFF:
+        break;
+    case RTGRAPHIC_CTRL_GET_INFO:       
+        rt_memcpy(args, &_lcd_info, sizeof(_lcd_info));
+        break;
+    case RTGRAPHIC_CTRL_SET_MODE:
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rt_hw_lcd_init(void)
 {
-	rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
-	if (lcd == RT_NULL) 
+    rt_device_t lcd = rt_malloc(sizeof(struct rt_device));
+    if (lcd == RT_NULL) 
             return -RT_ERROR; /* no memory yet */
 
-	_lcd_info.bits_per_pixel = 16;
-	_lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
-	_lcd_info.framebuffer = (void*)_rt_framebuffer;
-	_lcd_info.width = LCD_WIDTH;
-	_lcd_info.height = LCD_HEIGHT;
+    _lcd_info.bits_per_pixel = 16;
+    _lcd_info.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB565P;
+    _lcd_info.framebuffer = (void*)_rt_framebuffer;
+    _lcd_info.width = LCD_WIDTH;
+    _lcd_info.height = LCD_HEIGHT;
 
-	/* init device structure */
-	lcd->type = RT_Device_Class_Unknown;
-	lcd->init = rt_lcd_init;
-	lcd->open = RT_NULL;
-	lcd->close = RT_NULL;
-	lcd->control = rt_lcd_control;
-	lcd->user_data = (void*)&_lcd_info;
-	
-	/* register lcd device to RT-Thread */
-	rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
+    /* init device structure */
+    lcd->type = RT_Device_Class_Unknown;
+    lcd->init = rt_lcd_init;
+    lcd->open = RT_NULL;
+    lcd->close = RT_NULL;
+    lcd->control = rt_lcd_control;
+    lcd->user_data = (void*)&_lcd_info;
+    
+    /* register lcd device to RT-Thread */
+    rt_device_register(lcd, "lcd", RT_DEVICE_FLAG_RDWR);
 }
 
 INIT_BOARD_EXPORT(rt_hw_lcd_init);
diff --git a/bsp/mini2440/drivers/s3cmci.c b/bsp/mini2440/drivers/s3cmci.c
index 2333c74495..b5b6f58414 100644
--- a/bsp/mini2440/drivers/s3cmci.c
+++ b/bsp/mini2440/drivers/s3cmci.c
@@ -1,17 +1,12 @@
 /*
- * File      : s3cmci.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2010, RT-Thread Develop Team
+ * Copyright (c) 2006-2018, RT-Thread Development Team
  *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://www.rt-thread.org/license/LICENSE
+ * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
  * Date           Author       Notes
  * 2020-04-15     Jonne        first version for s3c2440 mmc controller
  */
-
 #include <rthw.h>
 #include <rtthread.h>
 #include <rtdevice.h>
diff --git a/bsp/mini2440/drivers/touch.c b/bsp/mini2440/drivers/touch.c
index b2d09ff7a5..404169a43f 100644
--- a/bsp/mini2440/drivers/touch.c
+++ b/bsp/mini2440/drivers/touch.c
@@ -27,485 +27,485 @@
 #include "touch.h"
 
 /* ADCCON Register Bits */
-#define S3C2410_ADCCON_ECFLG			(1<<15)
-#define S3C2410_ADCCON_PRSCEN			(1<<14)
-#define S3C2410_ADCCON_PRSCVL(x)		(((x)&0xFF)<<6)
-#define S3C2410_ADCCON_PRSCVLMASK		(0xFF<<6)
-#define S3C2410_ADCCON_SELMUX(x)		(((x)&0x7)<<3)
-#define S3C2410_ADCCON_MUXMASK			(0x7<<3)
-#define S3C2410_ADCCON_STDBM			(1<<2)
-#define S3C2410_ADCCON_READ_START		(1<<1)
-#define S3C2410_ADCCON_ENABLE_START		(1<<0)
-#define S3C2410_ADCCON_STARTMASK		(0x3<<0)
+#define S3C2410_ADCCON_ECFLG            (1<<15)
+#define S3C2410_ADCCON_PRSCEN           (1<<14)
+#define S3C2410_ADCCON_PRSCVL(x)        (((x)&0xFF)<<6)
+#define S3C2410_ADCCON_PRSCVLMASK       (0xFF<<6)
+#define S3C2410_ADCCON_SELMUX(x)        (((x)&0x7)<<3)
+#define S3C2410_ADCCON_MUXMASK          (0x7<<3)
+#define S3C2410_ADCCON_STDBM            (1<<2)
+#define S3C2410_ADCCON_READ_START       (1<<1)
+#define S3C2410_ADCCON_ENABLE_START     (1<<0)
+#define S3C2410_ADCCON_STARTMASK        (0x3<<0)
 
 /* ADCTSC Register Bits */
-#define S3C2410_ADCTSC_UD_SEN			(1<<8) /* ghcstop add for s3c2440a */
-#define S3C2410_ADCTSC_YM_SEN			(1<<7)
-#define S3C2410_ADCTSC_YP_SEN			(1<<6)
-#define S3C2410_ADCTSC_XM_SEN			(1<<5)
-#define S3C2410_ADCTSC_XP_SEN			(1<<4)
-#define S3C2410_ADCTSC_PULL_UP_DISABLE	(1<<3)
-#define S3C2410_ADCTSC_AUTO_PST			(1<<2)
-#define S3C2410_ADCTSC_XY_PST(x)		(((x)&0x3)<<0)
+#define S3C2410_ADCTSC_UD_SEN           (1<<8) /* ghcstop add for s3c2440a */
+#define S3C2410_ADCTSC_YM_SEN           (1<<7)
+#define S3C2410_ADCTSC_YP_SEN           (1<<6)
+#define S3C2410_ADCTSC_XM_SEN           (1<<5)
+#define S3C2410_ADCTSC_XP_SEN           (1<<4)
+#define S3C2410_ADCTSC_PULL_UP_DISABLE  (1<<3)
+#define S3C2410_ADCTSC_AUTO_PST         (1<<2)
+#define S3C2410_ADCTSC_XY_PST(x)        (((x)&0x3)<<0)
 
 /* ADCDAT0 Bits */
-#define S3C2410_ADCDAT0_UPDOWN			(1<<15)
-#define S3C2410_ADCDAT0_AUTO_PST		(1<<14)
-#define S3C2410_ADCDAT0_XY_PST			(0x3<<12)
-#define S3C2410_ADCDAT0_XPDATA_MASK		(0x03FF)
+#define S3C2410_ADCDAT0_UPDOWN          (1<<15)
+#define S3C2410_ADCDAT0_AUTO_PST        (1<<14)
+#define S3C2410_ADCDAT0_XY_PST          (0x3<<12)
+#define S3C2410_ADCDAT0_XPDATA_MASK     (0x03FF)
 
 /* ADCDAT1 Bits */
-#define S3C2410_ADCDAT1_UPDOWN			(1<<15)
-#define S3C2410_ADCDAT1_AUTO_PST		(1<<14)
-#define S3C2410_ADCDAT1_XY_PST			(0x3<<12)
-#define S3C2410_ADCDAT1_YPDATA_MASK		(0x03FF)
+#define S3C2410_ADCDAT1_UPDOWN          (1<<15)
+#define S3C2410_ADCDAT1_AUTO_PST        (1<<14)
+#define S3C2410_ADCDAT1_XY_PST          (0x3<<12)
+#define S3C2410_ADCDAT1_YPDATA_MASK     (0x03FF)
 
 #define WAIT4INT(x)  (((x)<<8) | \
-		     S3C2410_ADCTSC_YM_SEN | S3C2410_ADCTSC_YP_SEN | S3C2410_ADCTSC_XP_SEN | \
-		     S3C2410_ADCTSC_XY_PST(3))
+             S3C2410_ADCTSC_YM_SEN | S3C2410_ADCTSC_YP_SEN | S3C2410_ADCTSC_XP_SEN | \
+             S3C2410_ADCTSC_XY_PST(3))
 
-#define AUTOPST	     (S3C2410_ADCTSC_YM_SEN | S3C2410_ADCTSC_YP_SEN | S3C2410_ADCTSC_XP_SEN | \
-		     S3C2410_ADCTSC_AUTO_PST | S3C2410_ADCTSC_XY_PST(0))
+#define AUTOPST      (S3C2410_ADCTSC_YM_SEN | S3C2410_ADCTSC_YP_SEN | S3C2410_ADCTSC_XP_SEN | \
+             S3C2410_ADCTSC_AUTO_PST | S3C2410_ADCTSC_XY_PST(0))
 
-#define X_MIN		74
-#define X_MAX		934
-#define Y_MIN		920
-#define Y_MAX		89
+#define X_MIN       74
+#define X_MAX       934
+#define Y_MIN       920
+#define Y_MAX       89
 
 struct s3c2410ts
 {
-	long xp;
-	long yp;
-	int count;
-	int shift;
+    long xp;
+    long yp;
+    int count;
+    int shift;
 
-	int delay;
-	int presc;
+    int delay;
+    int presc;
 
-	char phys[32];
+    char phys[32];
 };
 static struct s3c2410ts ts;
 
 struct rtgui_touch_device
 {
-	struct rt_device parent;
+    struct rt_device parent;
 
-	rt_timer_t poll_timer;
-	rt_uint16_t x, y;
+    rt_timer_t poll_timer;
+    rt_uint16_t x, y;
 
-	rt_bool_t calibrating;
-	rt_touch_calibration_func_t calibration_func;
+    rt_bool_t calibrating;
+    rt_touch_calibration_func_t calibration_func;
 
-	rt_touch_eventpost_func_t eventpost_func;
-	void *eventpost_param;
+    rt_touch_eventpost_func_t eventpost_func;
+    void *eventpost_param;
 
-	rt_uint16_t min_x, max_x;
-	rt_uint16_t min_y, max_y;
+    rt_uint16_t min_x, max_x;
+    rt_uint16_t min_y, max_y;
 
-	rt_uint16_t width;
-	rt_uint16_t height;
-	
-	rt_bool_t first_down_report;
+    rt_uint16_t width;
+    rt_uint16_t height;
+    
+    rt_bool_t first_down_report;
 };
 static struct rtgui_touch_device *touch = RT_NULL;
 
 #ifdef PKG_USING_GUIENGINE
 static void report_touch_input(int updown)
 {
-	struct rtgui_event_mouse emouse;
+    struct rtgui_event_mouse emouse;
 
-	RTGUI_EVENT_MOUSE_BUTTON_INIT(&emouse);
-	emouse.wid = RT_NULL;
+    RTGUI_EVENT_MOUSE_BUTTON_INIT(&emouse);
+    emouse.wid = RT_NULL;
 
-	/* set emouse button */
-	emouse.button = RTGUI_MOUSE_BUTTON_LEFT;
-	emouse.parent.sender = RT_NULL;
-	
-	if (updown)
-	{
-		ts.xp = ts.xp / ts.count;
-		ts.yp = ts.yp / ts.count;;
+    /* set emouse button */
+    emouse.button = RTGUI_MOUSE_BUTTON_LEFT;
+    emouse.parent.sender = RT_NULL;
+    
+    if (updown)
+    {
+        ts.xp = ts.xp / ts.count;
+        ts.yp = ts.yp / ts.count;;
 
-	#ifdef TOUCH_SWAP_XY
-		ts.xp = ts.xp + ts.yp;
-		ts.yp = ts.xp - ts.yp;
-		ts.xp = ts.xp - ts.yp;
-	#endif
+    #ifdef TOUCH_SWAP_XY
+        ts.xp = ts.xp + ts.yp;
+        ts.yp = ts.xp - ts.yp;
+        ts.xp = ts.xp - ts.yp;
+    #endif
 
-		if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
-		{
-			touch->x = ts.xp;
-			touch->y = ts.yp;
-		}
-		else
-		{
-			if (touch->max_x > touch->min_x)
-			{
-				touch->x = touch->width * (ts.xp-touch->min_x)/(touch->max_x-touch->min_x);
-			}
-			else
-			{
-				touch->x = touch->width * ( touch->min_x - ts.xp ) / (touch->min_x-touch->max_x);
-			}
+        if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
+        {
+            touch->x = ts.xp;
+            touch->y = ts.yp;
+        }
+        else
+        {
+            if (touch->max_x > touch->min_x)
+            {
+                touch->x = touch->width * (ts.xp-touch->min_x)/(touch->max_x-touch->min_x);
+            }
+            else
+            {
+                touch->x = touch->width * ( touch->min_x - ts.xp ) / (touch->min_x-touch->max_x);
+            }
 
-			if (touch->max_y > touch->min_y)
-			{
-				touch->y = touch->height * ( ts.yp - touch->min_y ) / (touch->max_y-touch->min_y);
-			}
-			else
-			{
-				touch->y = touch->height * ( touch->min_y - ts.yp ) / (touch->min_y-touch->max_y);
-			}
-		}
+            if (touch->max_y > touch->min_y)
+            {
+                touch->y = touch->height * ( ts.yp - touch->min_y ) / (touch->max_y-touch->min_y);
+            }
+            else
+            {
+                touch->y = touch->height * ( touch->min_y - ts.yp ) / (touch->min_y-touch->max_y);
+            }
+        }
 
-		emouse.x = touch->x;
-		emouse.y = touch->y;
-		if (touch->first_down_report == RT_TRUE)
-		{
-			emouse.parent.type = RTGUI_EVENT_MOUSE_BUTTON;
-			emouse.button |= RTGUI_MOUSE_BUTTON_DOWN;
-		}
-		else
-		{	
-			emouse.parent.type = RTGUI_EVENT_MOUSE_MOTION;
-			emouse.button = 0;
-		}
-	}
-	else
-	{
-		emouse.x = touch->x;
-		emouse.y = touch->y;	
-		emouse.parent.type = RTGUI_EVENT_MOUSE_BUTTON;
-		emouse.button |= RTGUI_MOUSE_BUTTON_UP;
-		if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
-		{
-			/* callback function */
-			touch->calibration_func(emouse.x, emouse.y);
-		}
-	}
+        emouse.x = touch->x;
+        emouse.y = touch->y;
+        if (touch->first_down_report == RT_TRUE)
+        {
+            emouse.parent.type = RTGUI_EVENT_MOUSE_BUTTON;
+            emouse.button |= RTGUI_MOUSE_BUTTON_DOWN;
+        }
+        else
+        {   
+            emouse.parent.type = RTGUI_EVENT_MOUSE_MOTION;
+            emouse.button = 0;
+        }
+    }
+    else
+    {
+        emouse.x = touch->x;
+        emouse.y = touch->y;    
+        emouse.parent.type = RTGUI_EVENT_MOUSE_BUTTON;
+        emouse.button |= RTGUI_MOUSE_BUTTON_UP;
+        if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
+        {
+            /* callback function */
+            touch->calibration_func(emouse.x, emouse.y);
+        }
+    }
 
-	/* rt_kprintf("touch %s: ts.x: %d, ts.y: %d\n", updown? "down" : "up",
-	touch->x, touch->y); */	
-	
-	/* send event to server */
-	if (touch->calibrating != RT_TRUE)
-	{	
-		rtgui_server_post_event((&emouse.parent), sizeof(emouse));
-	}
+    /* rt_kprintf("touch %s: ts.x: %d, ts.y: %d\n", updown? "down" : "up",
+    touch->x, touch->y); */ 
+    
+    /* send event to server */
+    if (touch->calibrating != RT_TRUE)
+    {   
+        rtgui_server_post_event((&emouse.parent), sizeof(emouse));
+    }
 }
 #else
 static void report_touch_input(int updown)
 {
-	struct rt_touch_event touch_event;
+    struct rt_touch_event touch_event;
 
-	if (updown)
-	{
-		ts.xp = ts.xp / ts.count;
-		ts.yp = ts.yp / ts.count;
+    if (updown)
+    {
+        ts.xp = ts.xp / ts.count;
+        ts.yp = ts.yp / ts.count;
 
-		if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
-		{
-			touch->x = ts.xp;
-			touch->y = ts.yp;
-		}
-		else
-		{
-			if (touch->max_x > touch->min_x)
-			{
-				touch->x = touch->width * ( ts.xp - touch->min_x ) / (touch->max_x-touch->min_x);
-			}
-			else
-			{
-				touch->x = touch->width * ( touch->min_x - ts.xp ) / (touch->min_x-touch->max_x);
-			}
+        if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
+        {
+            touch->x = ts.xp;
+            touch->y = ts.yp;
+        }
+        else
+        {
+            if (touch->max_x > touch->min_x)
+            {
+                touch->x = touch->width * ( ts.xp - touch->min_x ) / (touch->max_x-touch->min_x);
+            }
+            else
+            {
+                touch->x = touch->width * ( touch->min_x - ts.xp ) / (touch->min_x-touch->max_x);
+            }
 
-			if (touch->max_y > touch->min_y)
-			{
-				touch->y = touch->height * ( ts.yp - touch->min_y ) / (touch->max_y-touch->min_y);
-			}
-			else
-			{
-				touch->y = touch->height * ( touch->min_y - ts.yp ) / (touch->min_y-touch->max_y);
-			}
-		}
+            if (touch->max_y > touch->min_y)
+            {
+                touch->y = touch->height * ( ts.yp - touch->min_y ) / (touch->max_y-touch->min_y);
+            }
+            else
+            {
+                touch->y = touch->height * ( touch->min_y - ts.yp ) / (touch->min_y-touch->max_y);
+            }
+        }
 
-		touch_event.x = touch->x;
-		touch_event.y = touch->y;
-		touch_event.pressed = 1;
+        touch_event.x = touch->x;
+        touch_event.y = touch->y;
+        touch_event.pressed = 1;
 
-		if (touch->first_down_report == RT_TRUE)
-		{
-			if (touch->calibrating != RT_TRUE && touch->eventpost_func)
-			{
-				touch->eventpost_func(touch->eventpost_param, &touch_event); 
-			}
-		}
-	}
-	else
-	{
-		touch_event.x = touch->x;
-		touch_event.y = touch->y;
-		touch_event.pressed = 0;
-		
-		if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
-		{
-			/* callback function */
-			touch->calibration_func(touch_event.x, touch_event.y);
-		}
+        if (touch->first_down_report == RT_TRUE)
+        {
+            if (touch->calibrating != RT_TRUE && touch->eventpost_func)
+            {
+                touch->eventpost_func(touch->eventpost_param, &touch_event); 
+            }
+        }
+    }
+    else
+    {
+        touch_event.x = touch->x;
+        touch_event.y = touch->y;
+        touch_event.pressed = 0;
+        
+        if ((touch->calibrating == RT_TRUE) && (touch->calibration_func != RT_NULL))
+        {
+            /* callback function */
+            touch->calibration_func(touch_event.x, touch_event.y);
+        }
 
-		if (touch->calibrating != RT_TRUE && touch->eventpost_func)
-		{	
-			touch->eventpost_func(touch->eventpost_param, &touch_event); 
-		}
-	}
+        if (touch->calibrating != RT_TRUE && touch->eventpost_func)
+        {   
+            touch->eventpost_func(touch->eventpost_param, &touch_event); 
+        }
+    }
 }
 #endif
 
 static void touch_timer_fire(void *parameter)
 {
-	rt_uint32_t data0;
-	rt_uint32_t data1;
-	int updown;
+    rt_uint32_t data0;
+    rt_uint32_t data1;
+    int updown;
 
-	data0 = ADCDAT0;
-	data1 = ADCDAT1;
+    data0 = ADCDAT0;
+    data1 = ADCDAT1;
 
-	updown = (!(data0 & S3C2410_ADCDAT0_UPDOWN)) && (!(data1 & S3C2410_ADCDAT0_UPDOWN));
+    updown = (!(data0 & S3C2410_ADCDAT0_UPDOWN)) && (!(data1 & S3C2410_ADCDAT0_UPDOWN));
 
-	if (updown)
-	{
-		if (ts.count != 0)
-		{
-			report_touch_input(updown);
-		}
+    if (updown)
+    {
+        if (ts.count != 0)
+        {
+            report_touch_input(updown);
+        }
 
-		ts.xp = 0;
-		ts.yp = 0;
-		ts.count = 0;
+        ts.xp = 0;
+        ts.yp = 0;
+        ts.count = 0;
 
-		ADCTSC = S3C2410_ADCTSC_PULL_UP_DISABLE | AUTOPST;
-		ADCCON |= S3C2410_ADCCON_ENABLE_START;
-	}
+        ADCTSC = S3C2410_ADCTSC_PULL_UP_DISABLE | AUTOPST;
+        ADCCON |= S3C2410_ADCCON_ENABLE_START;
+    }
 }
 
 static void s3c2410_adc_stylus_action(void)
 {
-	rt_uint32_t data0;
-	rt_uint32_t data1;
+    rt_uint32_t data0;
+    rt_uint32_t data1;
 
-	data0 = ADCDAT0;
-	data1 = ADCDAT1;
-	
-	ts.xp += data0 & S3C2410_ADCDAT0_XPDATA_MASK;
-	ts.yp += data1 & S3C2410_ADCDAT1_YPDATA_MASK;
-	ts.count ++;
+    data0 = ADCDAT0;
+    data1 = ADCDAT1;
+    
+    ts.xp += data0 & S3C2410_ADCDAT0_XPDATA_MASK;
+    ts.yp += data1 & S3C2410_ADCDAT1_YPDATA_MASK;
+    ts.count ++;
 
-	if (ts.count < (1<<ts.shift))
-	{
-		ADCTSC = S3C2410_ADCTSC_PULL_UP_DISABLE | AUTOPST;
-		ADCCON |= S3C2410_ADCCON_ENABLE_START;
-	}
-	else
-	{
-		if (touch->first_down_report)
-		{
-			report_touch_input(1);
-			ts.xp = 0;
-			ts.yp = 0;
-			ts.count = 0;
-			touch->first_down_report = 0;
-		}
-		/* start timer */
-		rt_timer_start(touch->poll_timer);
-		ADCTSC = WAIT4INT(1);
-	}
+    if (ts.count < (1<<ts.shift))
+    {
+        ADCTSC = S3C2410_ADCTSC_PULL_UP_DISABLE | AUTOPST;
+        ADCCON |= S3C2410_ADCCON_ENABLE_START;
+    }
+    else
+    {
+        if (touch->first_down_report)
+        {
+            report_touch_input(1);
+            ts.xp = 0;
+            ts.yp = 0;
+            ts.count = 0;
+            touch->first_down_report = 0;
+        }
+        /* start timer */
+        rt_timer_start(touch->poll_timer);
+        ADCTSC = WAIT4INT(1);
+    }
 
-	SUBSRCPND |= BIT_SUB_ADC;
+    SUBSRCPND |= BIT_SUB_ADC;
 }
 
 static void s3c2410_intc_stylus_updown(void)
 {
-	rt_uint32_t data0;
-	rt_uint32_t data1;
-	int updown;
+    rt_uint32_t data0;
+    rt_uint32_t data1;
+    int updown;
 
-	data0 = ADCDAT0;
-	data1 = ADCDAT1;
+    data0 = ADCDAT0;
+    data1 = ADCDAT1;
 
-	updown = (!(data0 & S3C2410_ADCDAT0_UPDOWN)) && (!(data1 & S3C2410_ADCDAT0_UPDOWN));
+    updown = (!(data0 & S3C2410_ADCDAT0_UPDOWN)) && (!(data1 & S3C2410_ADCDAT0_UPDOWN));
 
-	/* rt_kprintf("stylus: %s\n", updown? "down" : "up"); */
+    /* rt_kprintf("stylus: %s\n", updown? "down" : "up"); */
 
-	if (updown) 
-	{
-		touch_timer_fire(0);
-	}	
-	else
-	{
-		/* stop timer */
-		rt_timer_stop(touch->poll_timer);
-		touch->first_down_report = RT_TRUE;
-		if (ts.xp >= 0 && ts.yp >= 0)
-		{
-			report_touch_input(updown);
-		}
-		ts.count = 0;
-		ADCTSC = WAIT4INT(0);
-	}
+    if (updown) 
+    {
+        touch_timer_fire(0);
+    }   
+    else
+    {
+        /* stop timer */
+        rt_timer_stop(touch->poll_timer);
+        touch->first_down_report = RT_TRUE;
+        if (ts.xp >= 0 && ts.yp >= 0)
+        {
+            report_touch_input(updown);
+        }
+        ts.count = 0;
+        ADCTSC = WAIT4INT(0);
+    }
 
-	SUBSRCPND |= BIT_SUB_TC;
+    SUBSRCPND |= BIT_SUB_TC;
 }
 
 static void rt_touch_handler(int irqno, void *param)
 {
-	if (SUBSRCPND & BIT_SUB_ADC)
-	{
-		/* INT_SUB_ADC */
-		s3c2410_adc_stylus_action();
-	}
+    if (SUBSRCPND & BIT_SUB_ADC)
+    {
+        /* INT_SUB_ADC */
+        s3c2410_adc_stylus_action();
+    }
 
-	if (SUBSRCPND & BIT_SUB_TC)
-	{
-		/* INT_SUB_TC */
-		s3c2410_intc_stylus_updown();
-	}
+    if (SUBSRCPND & BIT_SUB_TC)
+    {
+        /* INT_SUB_TC */
+        s3c2410_intc_stylus_updown();
+    }
 
-	/* clear interrupt */
-	INTPND |= (1ul << INTADC);
+    /* clear interrupt */
+    INTPND |= (1ul << INTADC);
 }
 
 /* RT-Thread Device Interface */
 static rt_err_t rtgui_touch_init(rt_device_t dev)
 {
-	/* init touch screen structure */
-	rt_memset(&ts, 0, sizeof(struct s3c2410ts));
+    /* init touch screen structure */
+    rt_memset(&ts, 0, sizeof(struct s3c2410ts));
 
-	ts.delay = 50000;
-	ts.presc = 9;
-	ts.shift = 2;
-	ts.count = 0;
-	ts.xp = ts.yp = 0;
+    ts.delay = 50000;
+    ts.presc = 9;
+    ts.shift = 2;
+    ts.count = 0;
+    ts.xp = ts.yp = 0;
 
-	ADCCON = S3C2410_ADCCON_PRSCEN | S3C2410_ADCCON_PRSCVL(ts.presc);
-	ADCDLY = ts.delay;
+    ADCCON = S3C2410_ADCCON_PRSCEN | S3C2410_ADCCON_PRSCVL(ts.presc);
+    ADCDLY = ts.delay;
 
-	ADCTSC = WAIT4INT(0);
+    ADCTSC = WAIT4INT(0);
 
-	rt_hw_interrupt_install(INTADC, rt_touch_handler, RT_NULL , "INTADC");
-	rt_hw_interrupt_umask(INTADC);
+    rt_hw_interrupt_install(INTADC, rt_touch_handler, RT_NULL , "INTADC");
+    rt_hw_interrupt_umask(INTADC);
 
-	/* clear interrupt */
-	INTPND |= (1ul << INTADC);
+    /* clear interrupt */
+    INTPND |= (1ul << INTADC);
 
-	SUBSRCPND |= BIT_SUB_TC;
-	SUBSRCPND |= BIT_SUB_ADC;
+    SUBSRCPND |= BIT_SUB_TC;
+    SUBSRCPND |= BIT_SUB_ADC;
 
-	/* install interrupt handler */
-	INTSUBMSK &= ~BIT_SUB_ADC;
-	INTSUBMSK &= ~BIT_SUB_TC;
+    /* install interrupt handler */
+    INTSUBMSK &= ~BIT_SUB_ADC;
+    INTSUBMSK &= ~BIT_SUB_TC;
 
-	touch->first_down_report = RT_TRUE;
+    touch->first_down_report = RT_TRUE;
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 static rt_err_t rtgui_touch_control(rt_device_t dev, int cmd, void *args)
 {
-	switch (cmd)
-	{
-	case RT_TOUCH_CALIBRATION:
-		touch->calibrating = RT_TRUE;
-		touch->calibration_func = (rt_touch_calibration_func_t)args;
-		break;
+    switch (cmd)
+    {
+    case RT_TOUCH_CALIBRATION:
+        touch->calibrating = RT_TRUE;
+        touch->calibration_func = (rt_touch_calibration_func_t)args;
+        break;
 
-	case RT_TOUCH_NORMAL:
-		touch->calibrating = RT_FALSE;
-		break;
+    case RT_TOUCH_NORMAL:
+        touch->calibrating = RT_FALSE;
+        break;
 
-	case RT_TOUCH_CALIBRATION_DATA:
-	{
-		struct calibration_data *data;
+    case RT_TOUCH_CALIBRATION_DATA:
+    {
+        struct calibration_data *data;
 
-		data = (struct calibration_data *)args;
+        data = (struct calibration_data *)args;
 
-		/* update */
-		touch->min_x = data->min_x;
-		touch->max_x = data->max_x;
-		touch->min_y = data->min_y;
-		touch->max_y = data->max_y;
+        /* update */
+        touch->min_x = data->min_x;
+        touch->max_x = data->max_x;
+        touch->min_y = data->min_y;
+        touch->max_y = data->max_y;
 
-		/*
-			rt_kprintf("min_x = %d, max_x = %d, min_y = %d, max_y = %d\n",
-				touch->min_x, touch->max_x, touch->min_y, touch->max_y);
-		*/		
-	}
-		break;
+        /*
+            rt_kprintf("min_x = %d, max_x = %d, min_y = %d, max_y = %d\n",
+                touch->min_x, touch->max_x, touch->min_y, touch->max_y);
+        */      
+    }
+        break;
 
-	case RT_TOUCH_EVENTPOST:
-		touch->eventpost_func = (rt_touch_eventpost_func_t)args;
-		break;
+    case RT_TOUCH_EVENTPOST:
+        touch->eventpost_func = (rt_touch_eventpost_func_t)args;
+        break;
 
-	case RT_TOUCH_EVENTPOST_PARAM:
-		touch->eventpost_param = args;
-		break;
-	}
+    case RT_TOUCH_EVENTPOST_PARAM:
+        touch->eventpost_param = args;
+        break;
+    }
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 int rtgui_touch_hw_init(void)
 {
-	rt_err_t result = RT_FALSE;
-	rt_device_t device = RT_NULL;
-	struct rt_device_graphic_info info;
+    rt_err_t result = RT_FALSE;
+    rt_device_t device = RT_NULL;
+    struct rt_device_graphic_info info;
 
-	touch = (struct rtgui_touch_device *)rt_malloc(sizeof(struct rtgui_touch_device));
-	if (touch == RT_NULL)
-		return -RT_ERROR; /* no memory yet */
+    touch = (struct rtgui_touch_device *)rt_malloc(sizeof(struct rtgui_touch_device));
+    if (touch == RT_NULL)
+        return -RT_ERROR; /* no memory yet */
 
-	/* clear device structure */
-	rt_memset(&(touch->parent), 0, sizeof(struct rt_device));
-	touch->calibrating = RT_FALSE;
-	touch->min_x = X_MIN;
-	touch->max_x = X_MAX;
-	touch->min_y = Y_MIN;
-	touch->max_y = Y_MAX;
-	touch->eventpost_func  = RT_NULL;
-	touch->eventpost_param = RT_NULL;
+    /* clear device structure */
+    rt_memset(&(touch->parent), 0, sizeof(struct rt_device));
+    touch->calibrating = RT_FALSE;
+    touch->min_x = X_MIN;
+    touch->max_x = X_MAX;
+    touch->min_y = Y_MIN;
+    touch->max_y = Y_MAX;
+    touch->eventpost_func  = RT_NULL;
+    touch->eventpost_param = RT_NULL;
 
-	/* init device structure */
-	touch->parent.type = RT_Device_Class_Unknown;
-	touch->parent.init = rtgui_touch_init;
-	touch->parent.control = rtgui_touch_control;
-	touch->parent.user_data = RT_NULL;
+    /* init device structure */
+    touch->parent.type = RT_Device_Class_Unknown;
+    touch->parent.init = rtgui_touch_init;
+    touch->parent.control = rtgui_touch_control;
+    touch->parent.user_data = RT_NULL;
 
-	device = rt_device_find("lcd");
-	if (device == RT_NULL) 
-	{
-		rt_kprintf("No lcd found\n");
-		return -RT_ERROR; /* no this device */	
-	}
+    device = rt_device_find("lcd");
+    if (device == RT_NULL) 
+    {
+        rt_kprintf("No lcd found\n");
+        return -RT_ERROR; /* no this device */  
+    }
 
-	/* get graphic device info */
-	result = rt_device_control(device, RTGRAPHIC_CTRL_GET_INFO, &info);
-	if (result != RT_EOK)
-	{
-		/* get device information failed */
-		rt_kprintf("Get graphic device info failed\n");
-		return -RT_ERROR;
-	}
+    /* get graphic device info */
+    result = rt_device_control(device, RTGRAPHIC_CTRL_GET_INFO, &info);
+    if (result != RT_EOK)
+    {
+        /* get device information failed */
+        rt_kprintf("Get graphic device info failed\n");
+        return -RT_ERROR;
+    }
 
-	touch->width = info.width;
-	touch->height = info.height;
-	
-	/* create 1/8 second timer */
-	touch->poll_timer = rt_timer_create("touch", touch_timer_fire, RT_NULL,
-	                                    RT_TICK_PER_SECOND/8, RT_TIMER_FLAG_PERIODIC);
+    touch->width = info.width;
+    touch->height = info.height;
+    
+    /* create 1/8 second timer */
+    touch->poll_timer = rt_timer_create("touch", touch_timer_fire, RT_NULL,
+                                        RT_TICK_PER_SECOND/8, RT_TIMER_FLAG_PERIODIC);
 
-	/* register touch device to RT-Thread */
-	rt_device_register(&(touch->parent), "touch", RT_DEVICE_FLAG_RDWR);
+    /* register touch device to RT-Thread */
+    rt_device_register(&(touch->parent), "touch", RT_DEVICE_FLAG_RDWR);
 
-	return RT_EOK;
+    return RT_EOK;
 }
 
 INIT_PREV_EXPORT(rtgui_touch_hw_init);
diff --git a/bsp/mini2440/drivers/touch.h b/bsp/mini2440/drivers/touch.h
index c0e1238148..19d10bf36d 100644
--- a/bsp/mini2440/drivers/touch.h
+++ b/bsp/mini2440/drivers/touch.h
@@ -3,23 +3,23 @@
 
 #include <rtthread.h>
 
-#define RT_TOUCH_NORMAL				0
-#define RT_TOUCH_CALIBRATION_DATA	1
-#define RT_TOUCH_CALIBRATION 		2
+#define RT_TOUCH_NORMAL             0
+#define RT_TOUCH_CALIBRATION_DATA   1
+#define RT_TOUCH_CALIBRATION        2
 #define RT_TOUCH_EVENTPOST          3
 #define RT_TOUCH_EVENTPOST_PARAM    4
 
 struct calibration_data
 {
-	rt_uint16_t min_x, max_x;
-	rt_uint16_t min_y, max_y;
+    rt_uint16_t min_x, max_x;
+    rt_uint16_t min_y, max_y;
 };
 
 struct rt_touch_event
 {
- 	rt_uint16_t x;
-	rt_uint16_t y;	
-	int         pressed;
+    rt_uint16_t x;
+    rt_uint16_t y;  
+    int pressed;
 };
 
 typedef void (*rt_touch_calibration_func_t)(rt_uint16_t x, rt_uint16_t y);

From fb8c7829a8a861f9837912ecf926899f48349967 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Thu, 16 Apr 2020 16:10:57 +0800
Subject: [PATCH 34/83] add raspi4 bsp

---
 bsp/raspberry-pi/raspi4/.config               | 455 ++++++++++++++++++
 bsp/raspberry-pi/raspi4/Kconfig               |  29 ++
 bsp/raspberry-pi/raspi4/README.md             | 100 ++++
 bsp/raspberry-pi/raspi4/SConscript            |  14 +
 bsp/raspberry-pi/raspi4/SConstruct            |  30 ++
 .../raspi4/applications/SConscript            |   9 +
 bsp/raspberry-pi/raspi4/applications/main.c   |  19 +
 bsp/raspberry-pi/raspi4/driver/Kconfig        |  97 ++++
 bsp/raspberry-pi/raspi4/driver/SConscript     |   9 +
 bsp/raspberry-pi/raspi4/driver/board.c        |  98 ++++
 bsp/raspberry-pi/raspi4/driver/board.h        |  25 +
 bsp/raspberry-pi/raspi4/driver/drv_gpio.c     | 117 +++++
 bsp/raspberry-pi/raspi4/driver/drv_gpio.h     |  79 +++
 bsp/raspberry-pi/raspi4/driver/drv_uart.c     | 158 ++++++
 bsp/raspberry-pi/raspi4/driver/drv_uart.h     |  84 ++++
 bsp/raspberry-pi/raspi4/driver/iomap.h        |  13 +
 bsp/raspberry-pi/raspi4/link.lds              | 153 ++++++
 bsp/raspberry-pi/raspi4/rtconfig.h            | 179 +++++++
 bsp/raspberry-pi/raspi4/rtconfig.py           |  51 ++
 libcpu/aarch64/SConscript                     |   3 +
 libcpu/aarch64/common/SConscript              |  24 +
 libcpu/aarch64/{cortex-a53 => common}/armv8.h |   0
 libcpu/aarch64/{cortex-a53 => common}/cache.S |   0
 .../{cortex-a53 => common}/context_gcc.S      |   0
 libcpu/aarch64/{cortex-a53 => common}/cp15.h  |   0
 libcpu/aarch64/{cortex-a53 => common}/cpu.c   |   0
 .../aarch64/{cortex-a53 => common}/cpu_gcc.S  |   0
 libcpu/aarch64/common/gic/SConscript          |  24 +
 libcpu/aarch64/common/gic/gic_pl400.c         | 368 ++++++++++++++
 libcpu/aarch64/common/gic/gic_pl400.h         |  35 ++
 libcpu/aarch64/{cortex-a53 => common}/mmu.c   |   0
 libcpu/aarch64/{cortex-a53 => common}/mmu.h   |   0
 .../{cortex-a53 => common}/startup_gcc.S      |   0
 .../{cortex-a53 => common}/vector_gcc.S       |   0
 libcpu/aarch64/cortex-a53/SConscript          |  15 +-
 libcpu/aarch64/cortex-a53/interrupt.h         |   6 +-
 libcpu/aarch64/cortex-a57/SConscript          |  13 +
 libcpu/aarch64/cortex-a57/entry_point.S       | 111 +++++
 libcpu/aarch64/cortex-a57/interrupt.c         |  73 +++
 libcpu/aarch64/cortex-a57/interrupt.h         |  27 ++
 libcpu/aarch64/cortex-a57/stack.c             |  90 ++++
 libcpu/aarch64/cortex-a57/trap.c              |  98 ++++
 42 files changed, 2593 insertions(+), 13 deletions(-)
 create mode 100644 bsp/raspberry-pi/raspi4/.config
 create mode 100644 bsp/raspberry-pi/raspi4/Kconfig
 create mode 100644 bsp/raspberry-pi/raspi4/README.md
 create mode 100644 bsp/raspberry-pi/raspi4/SConscript
 create mode 100644 bsp/raspberry-pi/raspi4/SConstruct
 create mode 100644 bsp/raspberry-pi/raspi4/applications/SConscript
 create mode 100644 bsp/raspberry-pi/raspi4/applications/main.c
 create mode 100644 bsp/raspberry-pi/raspi4/driver/Kconfig
 create mode 100644 bsp/raspberry-pi/raspi4/driver/SConscript
 create mode 100644 bsp/raspberry-pi/raspi4/driver/board.c
 create mode 100644 bsp/raspberry-pi/raspi4/driver/board.h
 create mode 100644 bsp/raspberry-pi/raspi4/driver/drv_gpio.c
 create mode 100644 bsp/raspberry-pi/raspi4/driver/drv_gpio.h
 create mode 100644 bsp/raspberry-pi/raspi4/driver/drv_uart.c
 create mode 100644 bsp/raspberry-pi/raspi4/driver/drv_uart.h
 create mode 100644 bsp/raspberry-pi/raspi4/driver/iomap.h
 create mode 100644 bsp/raspberry-pi/raspi4/link.lds
 create mode 100644 bsp/raspberry-pi/raspi4/rtconfig.h
 create mode 100644 bsp/raspberry-pi/raspi4/rtconfig.py
 create mode 100644 libcpu/aarch64/common/SConscript
 rename libcpu/aarch64/{cortex-a53 => common}/armv8.h (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/cache.S (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/context_gcc.S (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/cp15.h (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/cpu.c (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/cpu_gcc.S (100%)
 create mode 100644 libcpu/aarch64/common/gic/SConscript
 create mode 100644 libcpu/aarch64/common/gic/gic_pl400.c
 create mode 100644 libcpu/aarch64/common/gic/gic_pl400.h
 rename libcpu/aarch64/{cortex-a53 => common}/mmu.c (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/mmu.h (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/startup_gcc.S (100%)
 rename libcpu/aarch64/{cortex-a53 => common}/vector_gcc.S (100%)
 create mode 100644 libcpu/aarch64/cortex-a57/SConscript
 create mode 100644 libcpu/aarch64/cortex-a57/entry_point.S
 create mode 100644 libcpu/aarch64/cortex-a57/interrupt.c
 create mode 100644 libcpu/aarch64/cortex-a57/interrupt.h
 create mode 100644 libcpu/aarch64/cortex-a57/stack.c
 create mode 100644 libcpu/aarch64/cortex-a57/trap.c

diff --git a/bsp/raspberry-pi/raspi4/.config b/bsp/raspberry-pi/raspi4/.config
new file mode 100644
index 0000000000..e300d0217b
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/.config
@@ -0,0 +1,455 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Project Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=2048
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=2048
+CONFIG_RT_DEBUG=y
+# CONFIG_RT_DEBUG_COLOR is not set
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart"
+CONFIG_RT_VER_NUM=0x40003
+CONFIG_ARCH_CPU_64BIT=y
+# CONFIG_RT_USING_CPU_FFS is not set
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+# CONFIG_FINSH_USING_MSH_ONLY is not set
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+CONFIG_RT_USING_DFS=y
+CONFIG_DFS_USING_WORKDIR=y
+CONFIG_DFS_FILESYSTEMS_MAX=2
+CONFIG_DFS_FILESYSTEM_TYPES_MAX=2
+CONFIG_DFS_FD_MAX=16
+# CONFIG_RT_USING_DFS_MNTTABLE is not set
+# CONFIG_RT_USING_DFS_ELMFAT is not set
+CONFIG_RT_USING_DFS_DEVFS=y
+# CONFIG_RT_USING_DFS_ROMFS is not set
+# CONFIG_RT_USING_DFS_RAMFS is not set
+# CONFIG_RT_USING_DFS_UFFS is not set
+# CONFIG_RT_USING_DFS_JFFS2 is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+CONFIG_RT_USING_POSIX=y
+# CONFIG_RT_USING_POSIX_MMAP is not set
+# CONFIG_RT_USING_POSIX_TERMIOS is not set
+# CONFIG_RT_USING_POSIX_AIO is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+
+#
+# Privated Packages of RealThread
+#
+# CONFIG_PKG_USING_CODEC is not set
+# CONFIG_PKG_USING_PLAYER is not set
+# CONFIG_PKG_USING_MPLAYER is not set
+# CONFIG_PKG_USING_PERSIMMON_SRC is not set
+# CONFIG_PKG_USING_JS_PERSIMMON is not set
+# CONFIG_PKG_USING_JERRYSCRIPT_WIN32 is not set
+
+#
+# Network Utilities
+#
+# CONFIG_PKG_USING_WICED is not set
+# CONFIG_PKG_USING_CLOUDSDK is not set
+# CONFIG_PKG_USING_POWER_MANAGER is not set
+# CONFIG_PKG_USING_RT_OTA is not set
+# CONFIG_PKG_USING_RDBD_SRC is not set
+# CONFIG_PKG_USING_RTINSIGHT is not set
+# CONFIG_PKG_USING_SMARTCONFIG is not set
+# CONFIG_PKG_USING_RTX is not set
+# CONFIG_RT_USING_TESTCASE is not set
+# CONFIG_PKG_USING_NGHTTP2 is not set
+# CONFIG_PKG_USING_AVS is not set
+# CONFIG_PKG_USING_JOYLINK is not set
+# CONFIG_PKG_USING_STS is not set
+# CONFIG_PKG_USING_DLMS is not set
+# CONFIG_PKG_USING_AUDIO_FRAMEWORK is not set
+# CONFIG_PKG_USING_ZBAR is not set
+CONFIG_BCM2711_SOC=y
+# CONFIG_BSP_SUPPORT_FPU is not set
+
+#
+# Hardware Drivers Config
+#
+
+#
+# BCM Peripheral Drivers
+#
+CONFIG_BSP_USING_UART=y
+CONFIG_RT_USING_UART0=y
+CONFIG_BSP_USING_GIC=y
+CONFIG_BSP_USING_GIC400=y
+# CONFIG_BSP_USING_GIC500 is not set
+CONFIG_BSP_USING_PIN=y
+CONFIG_BSP_USING_CORETIMER=y
+# CONFIG_BSP_USING_SYSTIMER is not set
+# CONFIG_BSP_USING_WDT is not set
+# CONFIG_BSP_USING_RTC is not set
+# CONFIG_BSP_USING_SDIO is not set
+
+#
+# Board Peripheral Drivers
+#
+# CONFIG_BSP_USING_HDMI is not set
diff --git a/bsp/raspberry-pi/raspi4/Kconfig b/bsp/raspberry-pi/raspi4/Kconfig
new file mode 100644
index 0000000000..e71ed3d54b
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/Kconfig
@@ -0,0 +1,29 @@
+mainmenu "RT-Thread Project Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+
+config BCM2711_SOC
+    bool
+    select ARCH_ARM_CORTEX_A57
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    select ARCH_CPU_64BIT
+    default y
+
+source "driver/Kconfig"
diff --git a/bsp/raspberry-pi/raspi4/README.md b/bsp/raspberry-pi/raspi4/README.md
new file mode 100644
index 0000000000..28e00f96c0
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/README.md
@@ -0,0 +1,100 @@
+# Raspberry PI 3-64板级支持包说明
+
+## 1. 简介
+
+树莓派由注册于英国的慈善组织“Raspberry Pi 基金会”开发，莓派3有三个发行版本：
+
+* B : 4核 Broadcom BCM2837 (ARMv8-A) 1.2GHz，双核VideoCore IV GPU，1GB内存，100 Base-T Ethernet
+* B+: 4核 Broadcom BCM2837B0 Cortex-A53 (ARMv8) 1.4GHz, 1GB LPDDR2 SDRAM， GigaE over USB 2.0
+* A+: 4核 Broadcom BCM2837B0 Cortex-A53 (ARMv8) 1.4GHz, 512MB LPDDR2 SDRAM
+
+这份RT-Thread BSP是针对 Raspberry Pi 3 64位模式的一份移植，树莓派价格便宜, 使用者甚众，是研究和运行RT-Thread的可选平台之一。
+
+
+## 2. 编译说明
+
+### 2.1 Window上的环境搭建
+
+Windows环境下推荐使用[env工具][1]进行编译。
+
+首先下载Linux上的gcc工具，版本为gcc-arm-8.3选择aarch64-elf就可以。
+
+将推荐将gcc解压到`\env\tools\gnu_gcc\arm_gcc`目录下。
+
+接着修改`bsp\raspberry-pi\raspi3-64\rtconfig.py`
+
+修改路径：
+
+```
+EXEC_PATH = r'E:/env_released_1.1.2/env/tools/gnu_gcc/arm_gcc/gcc-arm-8.3-2019.03-i686-mingw32-aarch64-elf/bin'
+```
+
+然后在`bsp\raspberry-pi\raspi3-64\`下输入scons编译即可。
+
+### 2.2 Linux上的环境搭建
+
+Linux下推荐使用[gcc工具][2]。Linux版本下gcc版本可采用`gcc-arm-8.3-2019.03-x86_64-aarch64-elf`。
+
+直接进入`bsp\raspberry-pi\raspi3-64`，输入scons编译即可。
+
+
+## 3. 执行
+
+### 3.1 下载[raspbian镜像][3]，生成可以运行的raspbian SD卡
+
+Windows下，去[etcher.io][4]下载etcher,这是个可以烧写img的工具
+
+解开下载的镜像文件, linux下使用如下的命令
+
+```
+unzip 2018-06-27-raspbian-stretch-lite.zip
+```
+
+准备一张空SD卡，linux环境下，插入电脑并执行
+
+```
+sudo dd if=2018-06-27-raspbian-stretch-lite.img of=/dev/xxx bs=32M conv=fsync
+```
+
+**注意: /dev/xxx 要换成真实环境中的SD卡所在设置，千万不要弄错。**
+
+Windows环境下，执行etcher选择解压后的2018-06-27-raspbian-stretch-lite.img文件和SD卡就可以开始烧写了。
+
+最后把kernel8.img放入SD boot分区，删除其它 kernel*.img。
+
+### 3.2 准备好串口线
+
+目前版本是使用raspi3的 GPIO 14, GPIO 15来作路口输出，连线情况如下图所示(图片中的板子是pi2，GPIO引脚是一样的)：
+
+![raspi2](figures/raspi_uart.png)
+
+串口参数： 115200 8N1 ，硬件和软件流控为关。
+
+按上面的方法做好SD卡后，插入树莓派，通电可以在串口上看到如下所示的输出信息：
+
+```text
+ heap: 0x00020b20 - 0x00400000
+
+ \ | /
+- RT -     Thread Operating System
+ / | \     3.1.0 build Aug 23 2019
+ 2006 - 2019 Copyright by rt-thread team
+Hello RT-Thread!
+msh >
+```
+
+## 4. 支持情况
+
+| 驱动 | 支持情况  |  备注  |
+| ------ | ----  | :------:  |
+| UART | 支持 | UART0|
+
+## 5. 联系人信息
+
+维护人：[bernard][5]
+
+[1]: https://www.rt-thread.org/page/download.html
+[2]: https://developer.arm.com/tools-and-software/open-source-software/developer-tools/gnu-toolchain/gnu-a/downloads
+[3]: https://downloads.raspberrypi.org/raspbian_lite_latest
+[4]: https://etcher.io
+[5]: https://github.com/BernardXiong
diff --git a/bsp/raspberry-pi/raspi4/SConscript b/bsp/raspberry-pi/raspi4/SConscript
new file mode 100644
index 0000000000..c7ef7659ec
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/SConscript
@@ -0,0 +1,14 @@
+# for module compiling
+import os
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/raspberry-pi/raspi4/SConstruct b/bsp/raspberry-pi/raspi4/SConstruct
new file mode 100644
index 0000000000..93f349aab8
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/SConstruct
@@ -0,0 +1,30 @@
+import os
+import sys
+import rtconfig
+
+from rtconfig import RTT_ROOT
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+from building import *
+
+TARGET = 'rtthread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    CXX = rtconfig.CXX, CXXFLAGS = rtconfig.CXXFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+env['ASCOM'] = env['ASPPCOM']
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu = False)
+
+# make a building
+DoBuilding(TARGET, objs)
+
diff --git a/bsp/raspberry-pi/raspi4/applications/SConscript b/bsp/raspberry-pi/raspi4/applications/SConscript
new file mode 100644
index 0000000000..533df8ac31
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/applications/SConscript
@@ -0,0 +1,9 @@
+from building import *
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c') + Glob('*.cpp')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/raspberry-pi/raspi4/applications/main.c b/bsp/raspberry-pi/raspi4/applications/main.c
new file mode 100644
index 0000000000..9664e67d01
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/applications/main.c
@@ -0,0 +1,19 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <board.h>
+
+int main(int argc, char** argv)
+{
+    rt_kprintf("Hi, this is RT-Thread!!\n");
+    return 0;
+}
diff --git a/bsp/raspberry-pi/raspi4/driver/Kconfig b/bsp/raspberry-pi/raspi4/driver/Kconfig
new file mode 100644
index 0000000000..208b4b4300
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/Kconfig
@@ -0,0 +1,97 @@
+
+config BSP_SUPPORT_FPU
+    bool "Using Float"
+    default n
+
+menu "Hardware Drivers Config"
+    menu "BCM Peripheral Drivers"
+        menuconfig BSP_USING_UART
+            bool "Using UART"
+            select RT_USING_SERIAL
+            default y
+
+            if BSP_USING_UART
+                config RT_USING_UART0
+                bool "Enabel UART 0"
+                default y
+            endif
+            
+        menuconfig BSP_USING_GIC
+            bool "Enable GIC"
+            select RT_USING_GIC
+            default y
+        if BSP_USING_GIC
+            config BSP_USING_GIC400
+                bool "Enable GIC400"
+                default y
+            config BSP_USING_GIC500
+                bool "Enable GIC500"
+                default n
+        endif
+
+        config BSP_USING_PIN
+            bool "Using PIN"
+            select RT_USING_PIN
+            default y
+
+        config BSP_USING_CORETIMER
+            bool "Using core timer"
+            select RT_USING_CORETIMER
+            default y
+
+        menuconfig BSP_USING_SYSTIMER
+            bool "Enable SYSTIMER"
+            select BSP_USING_SYSTIMER
+            default n
+
+        if  BSP_USING_SYSTIMER
+            config RT_USING_SYSTIMER1
+                bool "Enable sys timer1"
+                default n
+            config RT_USING_SYSTIMER3
+                bool "Enable sys timer3"
+                default n
+        endif
+
+        config BSP_USING_WDT
+            bool "Enable WDT"
+            select RT_USING_WDT
+            default n
+
+        menuconfig BSP_USING_RTC
+            bool "Enable RTC"
+            select RT_USING_RTC
+            default n
+
+        if BSP_USING_RTC
+            config BSP_USING_ALARM
+                bool "Enable Alarm"
+                select RT_USING_ALARM
+                default n
+        endif
+        
+        menuconfig BSP_USING_SDIO
+            bool "Enable SDIO"
+            select RT_USING_SDIO
+            default n
+
+        if BSP_USING_SDIO
+            config BSP_USING_SDIO0
+                bool "Enable SDIO0"
+                select RT_USING_SDIO
+                default n
+        endif
+    endmenu
+
+    menu "Board Peripheral Drivers"
+        menuconfig BSP_USING_HDMI
+            bool "Enable HDMI"
+            default n
+
+        if BSP_USING_HDMI
+            config BSP_USING_HDMI_DISPLAY
+                bool "HDMI DISPLAY"
+                default n
+        endif
+    endmenu
+endmenu
diff --git a/bsp/raspberry-pi/raspi4/driver/SConscript b/bsp/raspberry-pi/raspi4/driver/SConscript
new file mode 100644
index 0000000000..533df8ac31
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/SConscript
@@ -0,0 +1,9 @@
+from building import *
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c') + Glob('*.cpp')
+CPPPATH = [cwd, str(Dir('#'))]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/raspberry-pi/raspi4/driver/board.c b/bsp/raspberry-pi/raspi4/driver/board.c
new file mode 100644
index 0000000000..9716755b72
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/board.c
@@ -0,0 +1,98 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+
+#include "board.h"
+#include "drv_uart.h"
+
+#include "cp15.h"
+#include "mmu.h"
+
+static rt_uint64_t timerStep;
+// 0x40, 0x44, 0x48, 0x4c: Core 0~3 Timers interrupt control
+#define CORE0_TIMER_IRQ_CTRL    HWREG32(0xFF800040)
+#define TIMER_IRQ               30
+#define NON_SECURE_TIMER_IRQ    (1 << 1)
+
+int rt_hw_get_gtimer_frq(void);
+void rt_hw_set_gtimer_val(rt_uint64_t value);
+int rt_hw_get_gtimer_val(void);
+int rt_hw_get_cntpct_val(void);
+void rt_hw_gtimer_enable(void);
+
+void core0_timer_enable_interrupt_controller()
+{
+    CORE0_TIMER_IRQ_CTRL |= NON_SECURE_TIMER_IRQ;
+}
+
+void rt_hw_timer_isr(int vector, void *parameter)
+{
+    rt_hw_set_gtimer_val(timerStep);
+    rt_tick_increase();
+}
+
+void rt_hw_timer_init(void)
+{
+    rt_hw_interrupt_install(TIMER_IRQ, rt_hw_timer_isr, RT_NULL, "tick");
+    rt_hw_interrupt_umask(TIMER_IRQ);
+    __ISB();
+    timerStep = rt_hw_get_gtimer_frq();
+    __DSB();
+    timerStep /= RT_TICK_PER_SECOND;
+    
+    rt_hw_gtimer_enable();
+    rt_hw_set_gtimer_val(timerStep);
+    core0_timer_enable_interrupt_controller();
+}
+
+void idle_wfi(void)
+{
+    asm volatile ("wfi");
+}
+
+/**
+ *  Initialize the Hardware related stuffs. Called from rtthread_startup() 
+ *  after interrupt disabled.
+ */
+void rt_hw_board_init(void)
+{
+    mmu_init();
+    armv8_map(0, 0, 0x6400000, MEM_ATTR_MEMORY);
+    armv8_map(0xFE200000, 0xFE200000, 0x200000, MEM_ATTR_IO);//uart gpio
+    armv8_map(0xFF800000, 0xFF800000, 0x200000, MEM_ATTR_IO);//gic timer
+    mmu_enable();
+
+    /* initialize hardware interrupt */
+    rt_hw_interrupt_init(); // in libcpu/interrupt.c. Set some data structures, no operation on device
+    rt_hw_vector_init();    // in libcpu/interrupt.c. == rt_cpu_vector_set_base((rt_ubase_t)&system_vectors);
+
+    /* initialize timer for os tick */
+    rt_hw_timer_init();
+    rt_thread_idle_sethook(idle_wfi);
+
+    /* initialize uart */
+    rt_hw_uart_init();      // driver/drv_uart.c
+#ifdef RT_USING_CONSOLE
+    /* set console device */
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif /* RT_USING_CONSOLE */
+
+#ifdef RT_USING_HEAP
+    /* initialize memory system */
+    rt_kprintf("heap: 0x%08x - 0x%08x\n", RT_HW_HEAP_BEGIN, RT_HW_HEAP_END);
+    rt_system_heap_init(RT_HW_HEAP_BEGIN, RT_HW_HEAP_END);
+#endif
+
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+}
\ No newline at end of file
diff --git a/bsp/raspberry-pi/raspi4/driver/board.h b/bsp/raspberry-pi/raspi4/driver/board.h
new file mode 100644
index 0000000000..66805464f2
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/board.h
@@ -0,0 +1,25 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#ifndef BOARD_H__
+#define BOARD_H__
+
+#include <stdint.h>
+
+extern unsigned char __bss_start;
+extern unsigned char __bss_end;
+
+#define RT_HW_HEAP_BEGIN    (void*)&__bss_end
+#define RT_HW_HEAP_END      (void*)(RT_HW_HEAP_BEGIN + 64 * 1024 * 1024)
+
+void rt_hw_board_init(void);
+
+#endif
+
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_gpio.c b/bsp/raspberry-pi/raspi4/driver/drv_gpio.c
new file mode 100644
index 0000000000..4317a358e0
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/drv_gpio.c
@@ -0,0 +1,117 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#include "drv_gpio.h"
+
+#ifdef BSP_USING_PIN
+
+static void raspi_pin_mode(struct rt_device *dev, rt_base_t pin, rt_base_t mode)
+{
+    uint32_t fselnum = pin / 10;
+    uint32_t fselrest = pin % 10;
+
+    uint32_t gpfsel = 0;
+    gpfsel &= ~((uint32_t)(0x07 << (fselrest * 3)));
+    gpfsel |= (uint32_t)(mode << (fselrest * 3));
+
+    switch (fselnum)
+    {
+    case 0:
+        GPIO_REG_GPFSEL0(GPIO_BASE) = gpfsel;
+        break;
+    case 1:
+        GPIO_REG_GPFSEL1(GPIO_BASE) = gpfsel;
+        break;
+    case 2:
+        GPIO_REG_GPFSEL2(GPIO_BASE) = gpfsel;
+        break;
+    case 3:
+        GPIO_REG_GPFSEL3(GPIO_BASE) = gpfsel;
+        break;
+    case 4:
+        GPIO_REG_GPFSEL4(GPIO_BASE) = gpfsel;
+        break;
+    case 5:
+        GPIO_REG_GPFSEL5(GPIO_BASE) = gpfsel;
+        break;
+    default:
+        break;
+    }
+}
+
+static void raspi_pin_write(struct rt_device *dev, rt_base_t pin, rt_base_t value)
+{
+    uint32_t num = pin / 32;
+
+    if(num == 0)
+    {
+        if(value == 0)
+        {
+            GPIO_REG_GPSET0(GPIO_BASE) = 1 << (pin % 32);
+        }
+        else
+        {
+            GPIO_REG_GPCLR0(GPIO_BASE) = 1 << (pin % 32);
+        }
+    }
+    else
+    {
+        if(value == 0)
+        {
+            GPIO_REG_GPSET1(GPIO_BASE) = 1 << (pin % 32);
+        }
+        else
+        {
+            GPIO_REG_GPCLR1(GPIO_BASE) = 1 << (pin % 32);
+        }
+        
+    }
+}
+
+static int raspi_pin_read(struct rt_device *device, rt_base_t pin)
+{
+    return 0;
+}
+
+static rt_err_t raspi_pin_attach_irq(struct rt_device *device, rt_int32_t pin, rt_uint32_t mode, void (*hdr)(void *args), void *args)
+{
+    return RT_EOK;
+}
+
+static rt_err_t raspi_pin_detach_irq(struct rt_device *device, rt_int32_t pin)
+{
+    return RT_EOK;
+}
+
+rt_err_t raspi_pin_irq_enable(struct rt_device *device, rt_base_t pin, rt_uint32_t enabled)
+{
+    return RT_EOK;
+}
+
+static const struct rt_pin_ops ops =
+{
+    raspi_pin_mode,
+    raspi_pin_write,
+    raspi_pin_read,
+    raspi_pin_attach_irq,
+    raspi_pin_detach_irq,
+    raspi_pin_irq_enable,
+};
+#endif
+
+int rt_hw_gpio_init(void)
+{
+#ifdef BSP_USING_PIN
+    rt_device_pin_register("gpio", &ops, RT_NULL);
+#endif
+
+    return 0;
+}
+INIT_DEVICE_EXPORT(rt_hw_gpio_init);
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_gpio.h b/bsp/raspberry-pi/raspi4/driver/drv_gpio.h
new file mode 100644
index 0000000000..ebc9452cec
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/drv_gpio.h
@@ -0,0 +1,79 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#ifndef __DRV_GPIO_H__
+#define __DRV_GPIO_H__
+
+#include <rtthread.h>
+#include <rtdevice.h>
+
+#include "board.h"
+#include "interrupt.h"
+
+#define GPIO_BASE (0xFE000000 + 0x00200000)
+
+#define GPIO_REG_GPFSEL0(BASE)             HWREG32(BASE + 0x00)
+#define GPIO_REG_GPFSEL1(BASE)             HWREG32(BASE + 0x04)
+#define GPIO_REG_GPFSEL2(BASE)             HWREG32(BASE + 0x08)
+#define GPIO_REG_GPFSEL3(BASE)             HWREG32(BASE + 0x0C)
+#define GPIO_REG_GPFSEL4(BASE)             HWREG32(BASE + 0x10)
+#define GPIO_REG_GPFSEL5(BASE)             HWREG32(BASE + 0x14)
+#define GPIO_REG_REV0(BASE)                HWREG32(BASE + 0x18)
+#define GPIO_REG_GPSET0(BASE)              HWREG32(BASE + 0x1C)
+#define GPIO_REG_GPSET1(BASE)              HWREG32(BASE + 0x20)
+#define GPIO_REG_REV1(BASE)                HWREG32(BASE + 0x24)
+#define GPIO_REG_GPCLR0(BASE)              HWREG32(BASE + 0x28)
+#define GPIO_REG_GPCLR1(BASE)              HWREG32(BASE + 0x2C)
+#define GPIO_REG_REV2(BASE)                HWREG32(BASE + 0x30)
+#define GPIO_REG_GPLEV0(BASE)              HWREG32(BASE + 0x34)
+#define GPIO_REG_GPLEV1(BASE)              HWREG32(BASE + 0x38)
+#define GPIO_REG_REV3(BASE)                HWREG32(BASE + 0x3C)
+#define GPIO_REG_GPEDS0(BASE)              HWREG32(BASE + 0x40)
+#define GPIO_REG_GPEDS1(BASE)              HWREG32(BASE + 0x44)
+#define GPIO_REG_REV4(BASE)                HWREG32(BASE + 0x48)
+#define GPIO_REG_GPREN0(BASE)              HWREG32(BASE + 0x4C)
+#define GPIO_REG_GPREN1(BASE)              HWREG32(BASE + 0x50)
+#define GPIO_REG_REV5(BASE)                HWREG32(BASE + 0x54)
+#define GPIO_REG_GPFEN0(BASE)              HWREG32(BASE + 0x58)
+#define GPIO_REG_GPFEN1(BASE)              HWREG32(BASE + 0x5C)
+#define GPIO_REG_REV6(BASE)                HWREG32(BASE + 0x60)
+#define GPIO_REG_GPHEN0(BASE)              HWREG32(BASE + 0x64)
+#define GPIO_REG_GPHEN1(BASE)              HWREG32(BASE + 0x68)
+#define GPIO_REG_REV7(BASE)                HWREG32(BASE + 0x6C)
+#define GPIO_REG_GPLEN0(BASE)              HWREG32(BASE + 0x70)
+#define GPIO_REG_GPLEN1(BASE)              HWREG32(BASE + 0x74)
+#define GPIO_REG_REV8(BASE)                HWREG32(BASE + 0x78)
+#define GPIO_REG_GPAREN0(BASE)             HWREG32(BASE + 0x7C)
+#define GPIO_REG_GPAREN1(BASE)             HWREG32(BASE + 0x80)
+#define GPIO_REG_REV11(BASE)               HWREG32(BASE + 0x84)
+#define GPIO_REG_GPAFEN0(BASE)             HWREG32(BASE + 0x88)
+#define GPIO_REG_GPAFEN1(BASE)             HWREG32(BASE + 0x8C)
+#define GPIO_REG_REV10(BASE)               HWREG32(BASE + 0x90)
+#define GPIO_REG_GPPUD(BASE)               HWREG32(BASE + 0x94)
+#define GPIO_REG_GPPUDCLK0(BASE)           HWREG32(BASE + 0x98)
+#define GPIO_REG_GPPUDCLK1(BASE)           HWREG32(BASE + 0x9C)
+#define GPIO_REG_REV9(BASE)                HWREG32(BASE + 0xA0)
+#define GPIO_REG_TEST(BASE)                HWREG32(BASE + 0xA4)
+
+typedef enum {
+    INPUT = 0b000,
+    OUTPUT = 0b001,
+    ALT0 = 0b100,
+    ALT1 = 0b101,
+    ALT2 = 0b110,
+    ALT3 = 0b111,
+    ALT4 = 0b011,
+    ALT5 = 0b010
+} GPIO_FUNC;
+
+
+int rt_hw_gpio_init(void);
+
+#endif /* __DRV_GPIO_H__ */
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_uart.c b/bsp/raspberry-pi/raspi4/driver/drv_uart.c
new file mode 100644
index 0000000000..a7ac1b5892
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/drv_uart.c
@@ -0,0 +1,158 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+#include <rtdevice.h>
+
+#include "board.h"
+#include "drv_uart.h"
+#include "drv_gpio.h"
+
+#define UART0_BASE            (0xFE000000 + 0x00201000)
+#define PL011_BASE            UART0_BASE
+#define IRQ_PL011             (121 + 32)
+
+#define UART_REFERENCE_CLOCK 48000000
+
+struct hw_uart_device
+{
+    rt_ubase_t hw_base;
+    rt_uint32_t irqno;
+};
+
+static rt_err_t uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
+{
+    struct hw_uart_device *uart;
+    uint32_t bauddiv = (UART_REFERENCE_CLOCK / cfg->baud_rate)* 1000 / 16;
+    uint32_t ibrd = bauddiv / 1000;
+
+    RT_ASSERT(serial != RT_NULL);
+    uart = (struct hw_uart_device *)serial->parent.user_data;
+    if(uart->hw_base == PL011_BASE)
+    {
+        uint32_t gpfsel = 0;
+
+        gpfsel &= ~((uint32_t)(0x07 << (4 * 3)));
+        gpfsel |= (uint32_t)(ALT0 << (4 * 3));
+        GPIO_REG_GPFSEL1(GPIO_BASE) = gpfsel;
+
+        gpfsel &= ~((uint32_t)(0x07 << (5 * 3)));
+        gpfsel |= (uint32_t)(ALT0 << (5 * 3));
+        GPIO_REG_GPFSEL1(GPIO_BASE) = gpfsel;
+
+        PL011_REG_CR(uart->hw_base) = 0;/*Clear UART setting*/
+        PL011_REG_LCRH(uart->hw_base) = 0;/*disable FIFO*/
+        PL011_REG_IBRD(uart->hw_base) = ibrd;
+        PL011_REG_FBRD(uart->hw_base) = (((bauddiv - ibrd * 1000) * 64 + 500) / 1000);
+        PL011_REG_LCRH(uart->hw_base) = PL011_LCRH_WLEN_8;/*FIFO*/
+        PL011_REG_CR(uart->hw_base) = PL011_CR_UARTEN | PL011_CR_TXE | PL011_CR_RXE;/*art enable, TX/RX enable*/
+    }
+
+    return RT_EOK;
+}
+
+static rt_err_t uart_control(struct rt_serial_device *serial, int cmd, void *arg)
+{
+    struct hw_uart_device *uart;
+
+    RT_ASSERT(serial != RT_NULL);
+    uart = (struct hw_uart_device *)serial->parent.user_data;
+
+    switch (cmd)
+    {
+    case RT_DEVICE_CTRL_CLR_INT:
+        /* disable rx irq */
+        PL011_REG_IMSC(uart->hw_base) &= ~((uint32_t)PL011_IMSC_RXIM);
+        rt_hw_interrupt_mask(uart->irqno);
+        break;
+
+    case RT_DEVICE_CTRL_SET_INT:
+        /* enable rx irq */
+        PL011_REG_IMSC(uart->hw_base) |= PL011_IMSC_RXIM;
+        rt_hw_interrupt_umask(uart->irqno);
+        break;
+    }
+
+    return RT_EOK;
+}
+
+static int uart_putc(struct rt_serial_device *serial, char c)
+{
+    struct hw_uart_device *uart;
+
+    RT_ASSERT(serial != RT_NULL);
+    uart = (struct hw_uart_device *)serial->parent.user_data;
+
+    while ((PL011_REG_FR(uart->hw_base) & PL011_FR_TXFF));
+    PL011_REG_DR(uart->hw_base) = (uint8_t)c;
+
+    return 1;
+}
+
+static int uart_getc(struct rt_serial_device *serial)
+{
+    int ch = -1;
+    struct hw_uart_device *uart;
+
+    RT_ASSERT(serial != RT_NULL);
+    uart = (struct hw_uart_device *)serial->parent.user_data;
+
+    if((PL011_REG_FR(uart->hw_base) & PL011_FR_RXFE) == 0)
+    {
+        ch = PL011_REG_DR(uart->hw_base) & 0xff;
+    }
+
+    return ch;
+}
+
+static const struct rt_uart_ops _uart_ops =
+{
+    uart_configure,
+    uart_control,
+    uart_putc,
+    uart_getc,
+};
+
+static void rt_hw_uart_isr(int irqno, void *param)
+{
+    struct rt_serial_device *serial = (struct rt_serial_device*)param; 
+    rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
+    PL011_REG_ICR(UART0_BASE) = PL011_INTERRUPT_RECEIVE;
+}
+
+
+/* UART device driver structure */
+static struct hw_uart_device _uart0_device =
+{
+    PL011_BASE,
+    IRQ_PL011,
+};
+
+static struct rt_serial_device _serial0;
+
+int rt_hw_uart_init(void)
+{
+    struct hw_uart_device *uart;
+    struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
+
+    uart = &_uart0_device;
+
+    _serial0.ops    = &_uart_ops;
+    _serial0.config = config;
+
+    /* register UART1 device */
+    rt_hw_serial_register(&_serial0, "uart",
+                          RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
+                          uart);
+    rt_hw_interrupt_install(uart->irqno, rt_hw_uart_isr, &_serial0, "uart");
+
+    return 0;
+}
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_uart.h b/bsp/raspberry-pi/raspi4/driver/drv_uart.h
new file mode 100644
index 0000000000..4f23d7b46e
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/drv_uart.h
@@ -0,0 +1,84 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#ifndef DRV_UART_H__
+#define DRV_UART_H__
+
+// register's bit
+#define PL011_FR_RI          (1 << 8)
+#define PL011_FR_TXFE        (1 << 7)
+#define PL011_FR_RXFF        (1 << 6)
+#define PL011_FR_TXFF        (1 << 5)
+#define PL011_FR_RXFE        (1 << 4)
+#define PL011_FR_BUSY        (1 << 3)
+#define PL011_FR_DCD         (1 << 2)
+#define PL011_FR_DSR         (1 << 1)
+#define PL011_FR_CTS         (1 << 0)
+
+#define PL011_LCRH_SPS       (1 << 7)
+#define PL011_LCRH_WLEN_8    (3 << 5)
+#define PL011_LCRH_WLEN_7    (2 << 5)
+#define PL011_LCRH_WLEN_6    (1 << 5)
+#define PL011_LCRH_WLEN_5    (0 << 5)
+#define PL011_LCRH_FEN       (1 << 4)
+#define PL011_LCRH_STP2      (1 << 3)
+#define PL011_LCRH_EPS       (1 << 2)
+#define PL011_LCRH_PEN       (1 << 1)
+#define PL011_LCRH_BRK       (1 << 0)
+
+#define PL011_CR_CTSEN       (1 << 15)
+#define PL011_CR_RTSEN       (1 << 14)
+#define PL011_CR_RTS         (1 << 11)
+#define PL011_CR_DTR         (1 << 10)
+#define PL011_CR_RXE         (1 << 9)
+#define PL011_CR_TXE         (1 << 8)
+#define PL011_CR_LBE         (1 << 7)
+#define PL011_CR_SIRLP       (1 << 2)
+#define PL011_CR_SIREN       (1 << 1)
+#define PL011_CR_UARTEN      (1 << 0)
+
+#define PL011_IMSC_TXIM      (1 << 5)
+#define PL011_IMSC_RXIM      (1 << 4)
+
+#define PL011_INTERRUPT_OVERRUN_ERROR   (1 << 10)
+#define PL011_INTERRUPT_BREAK_ERROR     (1 << 9)
+#define PL011_INTERRUPT_PARITY_ERROR    (1 << 8)
+#define PL011_INTERRUPT_FRAMING_ERROR   (1 << 7)
+#define PL011_INTERRUPT_RECEIVE_TIMEOUT (1 << 6)
+#define PL011_INTERRUPT_TRANSMIT        (1 << 5)
+#define PL011_INTERRUPT_RECEIVE         (1 << 4)
+#define PL011_INTERRUPT_nUARTCTS        (1 << 1)
+
+#define PL011_REG_DR(BASE)              HWREG32(BASE + 0x00)
+#define PL011_REG_RSRECR(BASE)          HWREG32(BASE + 0x04)
+#define PL011_REG_RESERVED0(BASE)       HWREG32(BASE + 0x08)
+#define PL011_REG_FR(BASE)              HWREG32(BASE + 0x18)
+#define PL011_REG_RESERVED1(BASE)       HWREG32(BASE + 0x1C)
+#define PL011_REG_ILPR(BASE)            HWREG32(BASE + 0x20)
+#define PL011_REG_IBRD(BASE)            HWREG32(BASE + 0x24)
+#define PL011_REG_FBRD(BASE)            HWREG32(BASE + 0x28)
+#define PL011_REG_LCRH(BASE)            HWREG32(BASE + 0x2C)
+#define PL011_REG_CR(BASE)              HWREG32(BASE + 0x30)
+#define PL011_REG_IFLS(BASE)            HWREG32(BASE + 0x34)
+#define PL011_REG_IMSC(BASE)            HWREG32(BASE + 0x38)
+#define PL011_REG_RIS(BASE)             HWREG32(BASE + 0x3C)
+#define PL011_REG_MIS(BASE)             HWREG32(BASE + 0x40)
+#define PL011_REG_ICR(BASE)             HWREG32(BASE + 0x44)
+#define PL011_REG_DMACR(BASE)           HWREG32(BASE + 0x48)
+#define PL011_REG_RESERVED2(BASE)       HWREG32(BASE + 0x4C)
+#define PL011_REG_ITCR(BASE)            HWREG32(BASE + 0x80)
+#define PL011_REG_ITIP(BASE)            HWREG32(BASE + 0x84)
+#define PL011_REG_ITOP(BASE)            HWREG32(BASE + 0x88)
+#define PL011_REG_TDR(BASE)             HWREG32(BASE + 0x8C)
+
+int rt_hw_uart_init(void);
+
+#endif /* DRV_UART_H__ */
+
diff --git a/bsp/raspberry-pi/raspi4/driver/iomap.h b/bsp/raspberry-pi/raspi4/driver/iomap.h
new file mode 100644
index 0000000000..00fc2025d9
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/driver/iomap.h
@@ -0,0 +1,13 @@
+#ifndef __RASPI4_H__
+#define __RASPI4_H__
+
+#define INTC_BASE   0xff800000
+#define GIC_V2_DISTRIBUTOR_BASE     (INTC_BASE + 0x00041000)
+#define GIC_V2_CPU_INTERFACE_BASE   (INTC_BASE + 0x00042000)
+#define GIC_V2_HYPERVISOR_BASE      (INTC_BASE + 0x00044000)
+#define GIC_V2_VIRTUAL_CPU_BASE     (INTC_BASE + 0x00046000)
+
+#define GIC_PL400_DISTRIBUTOR_PPTR  GIC_V2_DISTRIBUTOR_BASE
+#define GIC_PL400_CONTROLLER_PPTR   GIC_V2_CPU_INTERFACE_BASE
+
+#endif
\ No newline at end of file
diff --git a/bsp/raspberry-pi/raspi4/link.lds b/bsp/raspberry-pi/raspi4/link.lds
new file mode 100644
index 0000000000..b7b2dcc32c
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/link.lds
@@ -0,0 +1,153 @@
+/*
+ * File      : link.lds
+ * COPYRIGHT (C) 2017, RT-Thread Development Team
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of the GNU General Public License as published by
+ *  the Free Software Foundation; either version 2 of the License, or
+ *  (at your option) any later version.
+ *
+ *  This program is distributed in the hope that it will be useful,
+ *  but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *  GNU General Public License for more details.
+ *
+ *  You should have received a copy of the GNU General Public License along
+ *  with this program; if not, write to the Free Software Foundation, Inc.,
+ *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
+ *
+ * Change Logs:
+ * 2017-5-30     bernard       first version
+ */
+
+/* _EL1_STACK_SIZE = DEFINED(_EL1_STACK_SIZE) ? _EL1_STACK_SIZE : 0x20000; */
+
+SECTIONS
+{
+    . = 0x80000;
+    . = ALIGN(4096);
+    .text :
+    {
+        KEEP(*(.text.entrypoint))       /* The entry point */
+        *(.vectors)
+        *(.text)                        /* remaining code */
+        *(.text.*)                      /* remaining code */
+
+        *(.rodata)                      /* read-only data (constants) */
+        *(.rodata*)
+        *(.glue_7)
+        *(.glue_7t)
+        *(.gnu.linkonce.t*)
+
+        *(COMMON)
+        
+        /* section information for finsh shell */
+        . = ALIGN(16);
+        __fsymtab_start = .;
+        KEEP(*(FSymTab))
+        __fsymtab_end = .;
+        . = ALIGN(16);
+        __vsymtab_start = .;
+        KEEP(*(VSymTab))
+        __vsymtab_end = .;
+        . = ALIGN(16);
+
+        /* section information for initial. */
+        . = ALIGN(16);
+        __rt_init_start = .;
+        KEEP(*(SORT(.rti_fn*)))
+        __rt_init_end = .;
+        . = ALIGN(16);
+
+        . = ALIGN(16);
+        _etext = .;
+    }
+
+    .eh_frame_hdr :
+    {
+         *(.eh_frame_hdr)
+         *(.eh_frame_entry)
+    }
+    .eh_frame : ONLY_IF_RO { KEEP (*(.eh_frame)) }
+
+    . = ALIGN(16);
+    .data :
+    {
+     *(.data)
+     *(.data.*)
+
+     *(.data1)
+     *(.data1.*)
+
+     . = ALIGN(16);
+     _gp = ABSOLUTE(.);     /* Base of small data */
+
+     *(.sdata)
+     *(.sdata.*)
+    }
+
+    . = ALIGN(16);
+    .ctors :
+    {
+        PROVIDE(__ctors_start__ = .);
+        KEEP(*(SORT(.ctors.*)))
+        KEEP(*(.ctors))
+        PROVIDE(__ctors_end__ = .);
+    }
+
+    .dtors :
+    {
+        PROVIDE(__dtors_start__ = .);
+        KEEP(*(SORT(.dtors.*)))
+        KEEP(*(.dtors))
+        PROVIDE(__dtors_end__ = .);
+    }
+
+    . = ALIGN(16);
+    .bss :
+    {
+        PROVIDE(__bss_start = .);
+        *(.bss)
+        *(.bss.*)
+        *(.dynbss)
+        
+        PROVIDE(__bss_end = .);
+    }
+    _end = .;
+
+    /* Stabs debugging sections.  */
+    .stab          0 : { *(.stab) }
+    .stabstr       0 : { *(.stabstr) }
+    .stab.excl     0 : { *(.stab.excl) }
+    .stab.exclstr  0 : { *(.stab.exclstr) }
+    .stab.index    0 : { *(.stab.index) }
+    .stab.indexstr 0 : { *(.stab.indexstr) }
+    .comment       0 : { *(.comment) }
+    /* DWARF debug sections.
+     * Symbols in the DWARF debugging sections are relative to the beginning
+     * of the section so we begin them at 0.  */
+    /* DWARF 1 */
+    .debug          0 : { *(.debug) }
+    .line           0 : { *(.line) }
+    /* GNU DWARF 1 extensions */
+    .debug_srcinfo  0 : { *(.debug_srcinfo) }
+    .debug_sfnames  0 : { *(.debug_sfnames) }
+    /* DWARF 1.1 and DWARF 2 */
+    .debug_aranges  0 : { *(.debug_aranges) }
+    .debug_pubnames 0 : { *(.debug_pubnames) }
+    /* DWARF 2 */
+    .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
+    .debug_abbrev   0 : { *(.debug_abbrev) }
+    .debug_line     0 : { *(.debug_line) }
+    .debug_frame    0 : { *(.debug_frame) }
+    .debug_str      0 : { *(.debug_str) }
+    .debug_loc      0 : { *(.debug_loc) }
+    .debug_macinfo  0 : { *(.debug_macinfo) }
+    /* SGI/MIPS DWARF 2 extensions */
+    .debug_weaknames 0 : { *(.debug_weaknames) }
+    .debug_funcnames 0 : { *(.debug_funcnames) }
+    .debug_typenames 0 : { *(.debug_typenames) }
+    .debug_varnames  0 : { *(.debug_varnames) }
+}
+
+__bss_size = (__bss_end - __bss_start)>>3;
diff --git a/bsp/raspberry-pi/raspi4/rtconfig.h b/bsp/raspberry-pi/raspi4/rtconfig.h
new file mode 100644
index 0000000000..049e117559
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/rtconfig.h
@@ -0,0 +1,179 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Project Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 2048
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 2048
+#define RT_DEBUG
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart"
+#define RT_VER_NUM 0x40003
+#define ARCH_CPU_64BIT
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+#define RT_USING_DFS
+#define DFS_USING_WORKDIR
+#define DFS_FILESYSTEMS_MAX 2
+#define DFS_FILESYSTEM_TYPES_MAX 2
+#define DFS_FD_MAX 16
+#define RT_USING_DFS_DEVFS
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+#define RT_USING_POSIX
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+
+/* Privated Packages of RealThread */
+
+
+/* Network Utilities */
+
+#define BCM2711_SOC
+
+/* Hardware Drivers Config */
+
+/* BCM Peripheral Drivers */
+
+#define BSP_USING_UART
+#define RT_USING_UART0
+#define BSP_USING_GIC
+#define BSP_USING_GIC400
+#define BSP_USING_PIN
+#define BSP_USING_CORETIMER
+
+/* Board Peripheral Drivers */
+
+
+#endif
diff --git a/bsp/raspberry-pi/raspi4/rtconfig.py b/bsp/raspberry-pi/raspi4/rtconfig.py
new file mode 100644
index 0000000000..228ec0176a
--- /dev/null
+++ b/bsp/raspberry-pi/raspi4/rtconfig.py
@@ -0,0 +1,51 @@
+import os
+
+# toolchains options
+ARCH        ='aarch64'
+CPU         ='cortex-a57'
+CROSS_TOOL  ='gcc'
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = r'../../..'
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+
+PLATFORM    = 'gcc'
+EXEC_PATH   = r'/opt/gcc-arm-8.3-2019.03-x86_64-aarch64-elf/bin/'  
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    # PREFIX = 'arm-none-eabi-'
+    PREFIX = 'aarch64-elf-'
+    CC      = PREFIX + 'gcc'
+    CXX     = PREFIX + 'g++'
+    AS      = PREFIX + 'gcc'
+    AR      = PREFIX + 'ar'
+    LINK    = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE    = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY  = PREFIX + 'objcopy'
+
+    DEVICE = ' -march=armv8-a -mtune=cortex-a57'
+    CFLAGS = DEVICE + ' -Wall'
+    AFLAGS = ' -c' + ' -x assembler-with-cpp -D__ASSEMBLY__'
+    LFLAGS  = DEVICE + ' -nostartfiles -Wl,--gc-sections,-Map=rtthread.map,-cref,-u,system_vectors -T link.lds'
+    CPATH   = ''
+    LPATH   = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS
+
+DUMP_ACTION = OBJDUMP + ' -D -S $TARGET > rtt.asm\n'
+POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
diff --git a/libcpu/aarch64/SConscript b/libcpu/aarch64/SConscript
index 453afe4b3e..5fca2b473b 100644
--- a/libcpu/aarch64/SConscript
+++ b/libcpu/aarch64/SConscript
@@ -9,6 +9,9 @@ cwd   = GetCurrentDir()
 group = []
 list  = os.listdir(cwd)
 
+# add common code files
+group = group + SConscript(os.path.join('common', 'SConscript'))
+
 # cpu porting code files
 if rtconfig.CPU != 'common':
     group = group + SConscript(os.path.join(rtconfig.CPU, 'SConscript'))
diff --git a/libcpu/aarch64/common/SConscript b/libcpu/aarch64/common/SConscript
new file mode 100644
index 0000000000..72fb8e26c3
--- /dev/null
+++ b/libcpu/aarch64/common/SConscript
@@ -0,0 +1,24 @@
+# RT-Thread building script for component
+
+from building import *
+
+Import('rtconfig')
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c') + Glob('*.cpp') + Glob('*.S')
+CPPPATH = [cwd]
+
+group = DefineGroup('common', src, depend = [''], CPPPATH = CPPPATH)
+
+# build for sub-directory
+list = os.listdir(cwd)
+objs = []
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+group = group + objs
+
+
+Return('group')
diff --git a/libcpu/aarch64/cortex-a53/armv8.h b/libcpu/aarch64/common/armv8.h
similarity index 100%
rename from libcpu/aarch64/cortex-a53/armv8.h
rename to libcpu/aarch64/common/armv8.h
diff --git a/libcpu/aarch64/cortex-a53/cache.S b/libcpu/aarch64/common/cache.S
similarity index 100%
rename from libcpu/aarch64/cortex-a53/cache.S
rename to libcpu/aarch64/common/cache.S
diff --git a/libcpu/aarch64/cortex-a53/context_gcc.S b/libcpu/aarch64/common/context_gcc.S
similarity index 100%
rename from libcpu/aarch64/cortex-a53/context_gcc.S
rename to libcpu/aarch64/common/context_gcc.S
diff --git a/libcpu/aarch64/cortex-a53/cp15.h b/libcpu/aarch64/common/cp15.h
similarity index 100%
rename from libcpu/aarch64/cortex-a53/cp15.h
rename to libcpu/aarch64/common/cp15.h
diff --git a/libcpu/aarch64/cortex-a53/cpu.c b/libcpu/aarch64/common/cpu.c
similarity index 100%
rename from libcpu/aarch64/cortex-a53/cpu.c
rename to libcpu/aarch64/common/cpu.c
diff --git a/libcpu/aarch64/cortex-a53/cpu_gcc.S b/libcpu/aarch64/common/cpu_gcc.S
similarity index 100%
rename from libcpu/aarch64/cortex-a53/cpu_gcc.S
rename to libcpu/aarch64/common/cpu_gcc.S
diff --git a/libcpu/aarch64/common/gic/SConscript b/libcpu/aarch64/common/gic/SConscript
new file mode 100644
index 0000000000..b114ba7678
--- /dev/null
+++ b/libcpu/aarch64/common/gic/SConscript
@@ -0,0 +1,24 @@
+# RT-Thread building script for component
+
+from building import *
+
+cwd     = GetCurrentDir()
+CPPPATH = [cwd]
+
+gic400_group = Split('''
+gic_pl400.c
+''')
+
+gic500_group = Split('''
+gic_pl500.c
+''')
+
+src = ()
+if GetDepend('BSP_USING_GIC400'):
+	src = gic400_group
+if GetDepend('BSP_USING_GIC500'):
+	src = gic500_group
+
+group = DefineGroup('gic', src, depend = ['BSP_USING_GIC'], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/libcpu/aarch64/common/gic/gic_pl400.c b/libcpu/aarch64/common/gic/gic_pl400.c
new file mode 100644
index 0000000000..eb35c5b2a4
--- /dev/null
+++ b/libcpu/aarch64/common/gic/gic_pl400.c
@@ -0,0 +1,368 @@
+/*
+ * Copyright 2014, General Dynamics C4 Systems
+ *
+ * This software may be distributed and modified according to the terms of
+ * the GNU General Public License version 2. Note that NO WARRANTY is provided.
+ * See "LICENSE_GPLv2.txt" for details.
+ *
+ * @TAG(GD_GPL)
+ */
+
+#include "gic_pl400.h"
+#include "iomap.h"
+
+#define BIT(n) (1ul<<(n))
+#define MASK(n) (BIT(n)-1ul)
+
+/* Setters/getters helpers */
+#define IRQ_REG(IRQ) ((IRQ) / 32)
+#define IRQ_BIT(IRQ) BIT((IRQ) % 32)
+#define IRQ_MASK MASK(10)
+#define IS_IRQ_VALID(X) (((X)&IRQ_MASK) < SPECIAL_IRQ_START)
+
+#define CPU(X) (1<<(X))
+#define TARGET_CPU_ALLINT(CPU) ( \
+        ( ((CPU)&0xff)<<0  ) |\
+        ( ((CPU)&0xff)<<8  ) |\
+        ( ((CPU)&0xff)<<16 ) |\
+        ( ((CPU)&0xff)<<24 ) \
+    )
+#define TARGET_CPU0_ALLINT   TARGET_CPU_ALLINT(CPU(0))
+
+
+#define IRQ_SET_ALL 0xffffffff;
+
+/* Special IRQ's */
+#define SPECIAL_IRQ_START 1020
+#define IRQ_NONE          1023
+
+/* Memory map for GIC distributor */
+struct gic_dist_map {
+    uint32_t enable;                /* 0x000 */
+    uint32_t ic_type;               /* 0x004 */
+    uint32_t dist_ident;            /* 0x008 */
+    uint32_t res1[29];              /* [0x00C, 0x080) */
+
+    uint32_t group[32];          /* [0x080, 0x100) */
+
+    uint32_t enable_set[32];        /* [0x100, 0x180) */
+    uint32_t enable_clr[32];        /* [0x180, 0x200) */
+    uint32_t pending_set[32];       /* [0x200, 0x280) */
+    uint32_t pending_clr[32];       /* [0x280, 0x300) */
+    uint32_t active[32];            /* [0x300, 0x380) */
+    uint32_t active_clr[32];        /* [0x380, 0x400) */
+
+    uint32_t priority[255];         /* [0x400, 0x7FC) */
+    uint32_t res2;                  /* 0x7FC */
+
+    uint32_t targets[255];          /* [0x800, 0xBFC) */
+    uint32_t res3;                  /* 0xBFC */
+
+    uint32_t config[64];             /* [0xC00, 0xD00) */
+
+    uint32_t ppi_status;            /* [0xD00, 0xD04) */
+    uint32_t spi_status[15];        /* [0xD04, 0xD40) */
+    uint32_t res4[112];              /* [0xD40, 0xF00) */
+
+    uint32_t sgi_control;           /* 0xF00 */
+    uint32_t res5[3];               /* [0xF04, 0xF10) */
+    uint32_t sgi_pending_clr[4];    /* [0xF10, 0xF20) */
+    uint32_t sgi_pending_set[4];    /* [0xF20, 0xF30) */
+    uint32_t res10[40];             /* [0xF30, 0xFD0) */
+
+    uint32_t periph_id[8];         /* [0xFD0, 0xFF0) */
+    uint32_t component_id[4];       /* [0xFF0, 0xFFF] */
+};
+
+
+/* Memory map for GIC  cpu interface */
+struct gic_cpu_iface_map {
+    uint32_t icontrol;              /*  0x000         */
+    uint32_t pri_msk_c;             /*  0x004         */
+    uint32_t bp_c;                  /*  0x008         */
+    uint32_t int_ack;               /*  0x00C         */
+    uint32_t eoi;                   /*  0x010         */
+    uint32_t run_priority;          /*  0x014         */
+    uint32_t hi_pend;               /*  0x018         */
+    uint32_t ns_alias_bp_c;         /*  0x01C         */
+    uint32_t ns_alias_ack;          /*  0x020 GIC_PL400 only */
+    uint32_t ns_alias_eoi;          /*  0x024 GIC_PL400 only */
+    uint32_t ns_alias_hi_pend;      /*  0x028 GIC_PL400 only */
+
+    uint32_t res1[41];              /* [0x02C, 0x0D0) */
+    uint32_t active_priority[4];    /* [0x0D0, 0xC0] GIC_PL400 only */
+    uint32_t ns_active_priority[4]; /* [0xE0,0xF0] GIC_PL400 only */
+    uint32_t res4[3];               /* [0xF0, 0xFC] */
+
+    uint32_t cpu_if_ident;          /*  0x0FC         */
+    uint32_t deactive;              /* [0x1000] */
+};
+
+volatile struct gic_dist_map *gic_dist =
+    (volatile struct gic_dist_map*)(GIC_PL400_DISTRIBUTOR_PPTR);
+
+volatile struct gic_cpu_iface_map *gic_cpuiface =
+    (volatile struct gic_cpu_iface_map*)(GIC_PL400_CONTROLLER_PPTR);
+
+/* Helpers */
+static inline int
+is_irq_pending(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    return !!(gic_dist->pending_set[word] & BIT(bit));
+}
+
+static inline int
+is_irq_active(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    return !!(gic_dist->active[word] & BIT(bit));
+}
+
+static inline int
+is_irq_enabled(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    return !!(gic_dist->enable_set[word] & BIT(bit));
+}
+
+static inline int
+is_irq_edge_triggered(irq_t irq)
+{
+    int word = irq / 16;
+    int bit = ((irq & 0xf) * 2);
+    return !!(gic_dist->config[word] & BIT(bit + 1));
+}
+
+static inline int
+is_irq_1_N(irq_t irq)
+{
+    int word = irq / 16;
+    int bit = ((irq & 0xf) * 2);
+    return !!(gic_dist->config[word] & BIT(bit + 0));
+}
+
+static inline int
+is_irq_N_N(irq_t irq)
+{
+    return !(is_irq_1_N(irq));
+}
+
+static inline void
+dist_pending_clr(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    /* Using |= here is detrimental to your health */
+    gic_dist->pending_clr[word] = BIT(bit);
+}
+
+static inline void
+dist_pending_set(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    gic_dist->pending_set[word] = BIT(bit);
+}
+
+static inline void
+dist_enable_clr(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    /* Using |= here is detrimental to your health */
+    gic_dist->enable_clr[word] = BIT(bit);
+}
+
+static inline void
+dist_enable_set(irq_t irq)
+{
+    int word = irq / 32;
+    int bit = irq & 0x1f;
+    gic_dist->enable_set[word] = BIT(bit);
+}
+
+/**
+   DONT_TRANSLATE
+ */
+static void dist_init(void)
+{
+    int i;
+    int nirqs = 32 * ((gic_dist->ic_type & 0x1f) + 1);
+    gic_dist->enable = 0;
+
+#if 0
+    /* configure to group 0 for security */
+    for (i = 0; i < nirqs; i += 32) {
+        gic_dist->group[i / 32] = 0xffffffff;
+    }
+#endif
+
+    for (i = 0; i < nirqs; i += 32) {
+        /* disable */
+        gic_dist->enable_clr[i / 32] = IRQ_SET_ALL;
+        /* clear pending */
+        gic_dist->pending_clr[i / 32] = IRQ_SET_ALL;
+    }
+
+    /* reset interrupts priority */
+    for (i = 32; i < nirqs; i += 4) {
+        gic_dist->priority[i / 4] = 0x0;
+    }
+
+    /*
+     * reset int target to cpu 0
+     * (Should really query which processor we're running on and use that)
+     */
+    for (i = 0; i < nirqs; i += 4) {
+        gic_dist->targets[i / 4] = TARGET_CPU0_ALLINT;
+    }
+
+    /* level-triggered, 1-N */
+    for (i = 64; i < nirqs; i += 32) {
+        gic_dist->config[i / 32] = 0;
+        //gic_dist->config[i / 32] = 0x55555555;
+    }
+    /* enable the int controller */
+    gic_dist->enable = 1;
+}
+
+/**
+   DONT_TRANSLATE
+ */
+static void cpu_iface_init(void)
+{
+    uint32_t i;
+
+    /* For non-Exynos4, the registers are banked per CPU, need to clear them */
+    gic_dist->enable_clr[0] = IRQ_SET_ALL;
+    gic_dist->pending_clr[0] = IRQ_SET_ALL;
+    gic_dist->priority[0] = 0x00;
+    /* put everything in group 0 */
+
+    /* clear any software generated interrupts */
+    for (i = 0; i < 16; i += 4) {
+        gic_dist->sgi_pending_clr[i / 4] = IRQ_SET_ALL;
+    }
+
+    gic_cpuiface->icontrol = 0;
+    gic_cpuiface->pri_msk_c = 0x000000f0;
+    gic_cpuiface->bp_c = 0x00000003;
+
+    while (((i = gic_cpuiface->int_ack) & IRQ_MASK) != IRQ_NONE) {
+        gic_cpuiface->eoi = i;
+    }
+    gic_cpuiface->icontrol = 0x1;
+}
+
+/**
+   DONT_TRANSLATE
+ */
+void initIRQController(void)
+{
+    dist_init();
+    cpu_iface_init();
+}
+
+
+
+/*
+ * The only sane way to get an GIC IRQ number that can be properly
+ * ACKED later is through the int_ack register. Unfortunately, reading
+ * this register changes the interrupt state to pending so future
+ * reads will not return the same value For this reason, we have a
+ * global variable to store the IRQ number.
+ */
+static uint32_t active_irq = IRQ_NONE;
+
+/**
+   DONT_TRANSLATE
+ */
+interrupt_t
+getActiveIRQ(void)
+{
+    uint32_t irq;
+    if (!IS_IRQ_VALID(active_irq)) {
+        active_irq = gic_cpuiface->int_ack;
+    }
+
+    if (IS_IRQ_VALID(active_irq)) {
+        irq = active_irq & IRQ_MASK;
+    } else {
+        irq = 1023;
+    }
+
+    return irq;
+}
+
+/*
+ * GIC has 4 states: pending->active(+pending)->inactive
+ * seL4 expects two states: active->inactive.
+ * We ignore the active state in GIC to conform
+ */
+/**
+   DONT_TRANSLATE
+ */
+bool_t
+isIRQPending(void)
+{
+    return IS_IRQ_VALID(gic_cpuiface->hi_pend);
+}
+
+
+/**
+   DONT_TRANSLATE
+ */
+void
+maskInterrupt(bool_t disable, interrupt_t irq)
+{
+    if (disable) {
+        dist_enable_clr(irq);
+    } else {
+        dist_enable_set(irq);
+    }
+}
+
+/**
+   DONT_TRANSLATE
+ */
+void
+ackInterrupt(irq_t irq)
+{
+    if (!(IS_IRQ_VALID(active_irq) && (active_irq & IRQ_MASK) == irq)) {
+		return;
+	}
+    if (is_irq_edge_triggered(irq)) {
+        dist_pending_clr(irq);
+    }
+    gic_cpuiface->eoi = active_irq;
+    active_irq = IRQ_NONE;
+}
+
+void
+handleSpuriousIRQ(void)
+{
+}
+
+void rt_hw_interrupt_mask(int vector)
+{
+    maskInterrupt(1, vector);
+}
+
+void rt_hw_interrupt_umask(int vector)
+{
+    maskInterrupt(0, vector);
+}
+
+int rt_hw_interrupt_get_irq(void)
+{
+    return getActiveIRQ();
+}
+
+void rt_hw_interrupt_ack(int fiq_irq)
+{
+    return ackInterrupt(fiq_irq);
+}
diff --git a/libcpu/aarch64/common/gic/gic_pl400.h b/libcpu/aarch64/common/gic/gic_pl400.h
new file mode 100644
index 0000000000..a43583bd7c
--- /dev/null
+++ b/libcpu/aarch64/common/gic/gic_pl400.h
@@ -0,0 +1,35 @@
+
+#ifndef __ARCH_MACHINE_GIC_PL400_H
+#define __ARCH_MACHINE_GIC_PL400_H
+
+#include <stdint.h>
+
+typedef uint16_t interrupt_t;
+typedef uint16_t irq_t;
+typedef uint64_t  bool_t;
+
+/** MODIFIES: [*] */
+interrupt_t getActiveIRQ(void);
+/** MODIFIES: [*] */
+interrupt_t getPendingIRQ(void);
+/** MODIFIES: [*] */
+bool_t isIRQPending(void);
+/** MODIFIES: [*] */
+void maskInterrupt(bool_t disable, interrupt_t irq);
+/** MODIFIES: [*] */
+void ackInterrupt(irq_t irq);
+/** MODIFIES: [*] */
+static inline void setInterruptMode(irq_t irq, bool_t levelTrigger, bool_t polarityLow) { }
+
+/** MODIFIES: [*] */
+void initIRQController(void);
+
+void handleSpuriousIRQ(void);
+
+void rt_hw_interrupt_umask(int vector);
+
+int rt_hw_interrupt_get_irq(void);
+
+void rt_hw_interrupt_ack(int fiq_irq);
+#endif /* !__ARCH_MACHINE_GIC400_H */
+
diff --git a/libcpu/aarch64/cortex-a53/mmu.c b/libcpu/aarch64/common/mmu.c
similarity index 100%
rename from libcpu/aarch64/cortex-a53/mmu.c
rename to libcpu/aarch64/common/mmu.c
diff --git a/libcpu/aarch64/cortex-a53/mmu.h b/libcpu/aarch64/common/mmu.h
similarity index 100%
rename from libcpu/aarch64/cortex-a53/mmu.h
rename to libcpu/aarch64/common/mmu.h
diff --git a/libcpu/aarch64/cortex-a53/startup_gcc.S b/libcpu/aarch64/common/startup_gcc.S
similarity index 100%
rename from libcpu/aarch64/cortex-a53/startup_gcc.S
rename to libcpu/aarch64/common/startup_gcc.S
diff --git a/libcpu/aarch64/cortex-a53/vector_gcc.S b/libcpu/aarch64/common/vector_gcc.S
similarity index 100%
rename from libcpu/aarch64/cortex-a53/vector_gcc.S
rename to libcpu/aarch64/common/vector_gcc.S
diff --git a/libcpu/aarch64/cortex-a53/SConscript b/libcpu/aarch64/cortex-a53/SConscript
index 75e170a0cf..c6a4817802 100644
--- a/libcpu/aarch64/cortex-a53/SConscript
+++ b/libcpu/aarch64/cortex-a53/SConscript
@@ -1,16 +1,13 @@
+# RT-Thread building script for component
+
 from building import *
 
+Import('rtconfig')
+
 cwd     = GetCurrentDir()
-src     = Glob('*.c') + Glob('*.cpp')
-asm_src = Split('''
-context_gcc.S
-vector_gcc.S
-entry_point.S
-cpu_gcc.S
-cache.S
-''')
+src     = Glob('*.c') + Glob('*.cpp') + Glob('*.S')
 CPPPATH = [cwd]
 
-group = DefineGroup('cpu', src + asm_src, depend = [''], CPPPATH = CPPPATH)
+group = DefineGroup('common', src, depend = [''], CPPPATH = CPPPATH)
 
 Return('group')
diff --git a/libcpu/aarch64/cortex-a53/interrupt.h b/libcpu/aarch64/cortex-a53/interrupt.h
index 3533d3818c..8e741ed4e6 100644
--- a/libcpu/aarch64/cortex-a53/interrupt.h
+++ b/libcpu/aarch64/cortex-a53/interrupt.h
@@ -1,11 +1,11 @@
-
 /*
  * Copyright (c) 2006-2020, RT-Thread Development Team
  *
  * SPDX-License-Identifier: Apache-2.0
  *
  * Change Logs:
- * Date           Author       Notes
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
  */
 
 #ifndef __INTERRUPT_H__
@@ -19,8 +19,6 @@
 #define INT_IRQ     0x00
 #define INT_FIQ     0x01
 
-//void rt_hw_vector_init(void);
-
 void rt_hw_interrupt_init(void);
 void rt_hw_interrupt_mask(int vector);
 void rt_hw_interrupt_umask(int vector);
diff --git a/libcpu/aarch64/cortex-a57/SConscript b/libcpu/aarch64/cortex-a57/SConscript
new file mode 100644
index 0000000000..c6a4817802
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/SConscript
@@ -0,0 +1,13 @@
+# RT-Thread building script for component
+
+from building import *
+
+Import('rtconfig')
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c') + Glob('*.cpp') + Glob('*.S')
+CPPPATH = [cwd]
+
+group = DefineGroup('common', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/libcpu/aarch64/cortex-a57/entry_point.S b/libcpu/aarch64/cortex-a57/entry_point.S
new file mode 100644
index 0000000000..6d2c69226b
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/entry_point.S
@@ -0,0 +1,111 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Date           Author       Notes
+ * 2020-01-15     bigmagic    the first version
+ */
+
+.section ".text.entrypoint"
+
+.set EL1_stack,         __el1_stack
+
+.global _start
+
+// This symbol is set to 0x80000 in ld script. That is the address that raspi3's firmware
+// loads 'kernel8.img' file in.
+_start:
+    // read cpu id, stop slave cores
+    mrs     x1, mpidr_el1            // MPIDR_EL1: Multi-Processor Affinity Register
+    and     x1, x1, #3
+    cbz     x1, .L__cpu_0             // .L prefix is the local label in ELF 
+
+    // cpu id > 0, stop
+    // cpu id == 0 will also goto here after returned from entry() if possible
+.L__current_cpu_idle:
+    wfe
+    b       .L__current_cpu_idle
+
+.L__cpu_0:  // cpu id == 0
+
+    // set stack before our code
+
+	/* Define stack pointer for current exception level */
+	// ldr	x2, =EL1_stack
+	// mov	sp, x2
+
+    ldr     x1, =_start
+
+    // set up EL1
+    mrs     x0, CurrentEL           // CurrentEL Register. bit 2, 3. Others reserved
+    and     x0, x0, #12             // clear reserved bits
+
+    // running at EL3?
+    cmp     x0, #12                // 1100b. So, EL3
+    bne     .L__not_in_el3         // 11?  !EL3 -> 5:
+
+    // should never be executed, just for completeness. (EL3)
+    mov     x2, #0x5b1
+    msr     scr_el3, x2            // SCR_ELn  Secure Configuration Register
+    mov     x2, #0x3c9
+    msr     spsr_el3, x2           // SPSR_ELn. Saved Program Status Register. 1111001001
+    adr     x2, .L__not_in_el3   
+    msr     elr_el3, x2
+    eret                           // Exception Return: from EL3, continue from .L__not_in_el3
+
+    // running at EL2 or EL1
+.L__not_in_el3:    
+    cmp     x0, #4                 // 0x04  0100 EL1
+    beq     .L__in_el1             // EL1 -> 5:
+
+    // in EL2
+    msr     sp_el1, x1             // Set sp of EL1 to _start
+
+    // enable CNTP for EL1
+    mrs     x0, cnthctl_el2         // Counter-timer Hypervisor Control register
+    orr     x0, x0, #3
+    msr     cnthctl_el2, x0
+    msr     cntvoff_el2, xzr
+
+    // enable AArch64 in EL1
+    mov     x0, #(1 << 31)          // AArch64
+    orr     x0, x0, #(1 << 1)       // SWIO hardwired on Pi3
+    msr     hcr_el2, x0
+    mrs     x0, hcr_el2
+
+    // change execution level to EL1
+    mov     x2, #0x3c4
+    msr     spsr_el2, x2        // 1111000100
+    adr     x2, .L__in_el1
+    msr     elr_el2, x2
+    eret                        // exception return. from EL2. continue from .L__in_el1
+
+.L__in_el1:
+    mov     sp, x1             // in EL1. Set sp to _start
+
+    // Set CPACR_EL1 (Architecture Feature Access Control Register) to avoid trap from SIMD or float point instruction
+    mov     x1, #0x00300000       // Don't trap any SIMD/FP instructions in both EL0 and EL1
+    msr     cpacr_el1, x1
+
+    mrs x1, sctlr_el1
+    orr x1, x1, #(1 << 12)
+    bic x1, x1, #(3 << 3)
+    bic x1, x1, #(1 << 1)
+    msr sctlr_el1, x1
+
+    // clear bss
+    ldr     x1, =__bss_start
+    ldr     w2, =__bss_size
+
+.L__clean_bss_loop:
+    cbz     w2, .L__jump_to_entry
+    str     xzr, [x1], #8
+    sub     w2, w2, #1
+    cbnz    w2, .L__clean_bss_loop
+
+    // jump to C code, should not return
+.L__jump_to_entry:
+    bl      entry
+    // for failsafe, halt this core too
+    b       .L__current_cpu_idle
diff --git a/libcpu/aarch64/cortex-a57/interrupt.c b/libcpu/aarch64/cortex-a57/interrupt.c
new file mode 100644
index 0000000000..d770259d61
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/interrupt.c
@@ -0,0 +1,73 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+#include <gic_pl400.h>
+#include <board.h>
+#include <armv8.h>
+
+#define MAX_HANDLERS                256
+
+#ifdef RT_USING_SMP
+#define rt_interrupt_nest rt_cpu_self()->irq_nest
+#else
+extern volatile rt_uint8_t rt_interrupt_nest;
+#endif
+
+extern int system_vectors;
+
+/* exception and interrupt handler table */
+struct rt_irq_desc isr_table[MAX_HANDLERS];
+
+rt_ubase_t rt_interrupt_from_thread;
+rt_ubase_t rt_interrupt_to_thread;
+rt_ubase_t rt_thread_switch_interrupt_flag;
+
+void rt_hw_vector_init(void)
+{
+    rt_hw_set_current_vbar((rt_ubase_t)&system_vectors);  // cpu_gcc.S
+}
+
+/**
+ * This function will initialize hardware interrupt
+ */
+void rt_hw_interrupt_init(void)
+{
+    initIRQController();
+}
+
+/**
+ * This function will install a interrupt service routine to a interrupt.
+ * @param vector the interrupt number
+ * @param new_handler the interrupt service routine to be installed
+ * @param old_handler the old interrupt service routine
+ */
+rt_isr_handler_t rt_hw_interrupt_install(int vector, rt_isr_handler_t handler,
+        void *param, const char *name)
+{
+    rt_isr_handler_t old_handler = RT_NULL;
+
+    if (vector < MAX_HANDLERS)
+    {
+        old_handler = isr_table[vector].handler;
+
+        if (handler != RT_NULL)
+        {
+#ifdef RT_USING_INTERRUPT_INFO
+            rt_strncpy(isr_table[vector].name, name, RT_NAME_MAX);
+#endif /* RT_USING_INTERRUPT_INFO */
+            isr_table[vector].handler = handler;
+            isr_table[vector].param = param;
+        }
+    }
+
+    return old_handler;
+}
\ No newline at end of file
diff --git a/libcpu/aarch64/cortex-a57/interrupt.h b/libcpu/aarch64/cortex-a57/interrupt.h
new file mode 100644
index 0000000000..0d2d4867c7
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/interrupt.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author         Notes
+ * 2020-04-16     bigmagic       first version
+ */
+
+#ifndef __INTERRUPT_H__
+#define __INTERRUPT_H__
+
+#include <rthw.h>
+#include <board.h>
+
+#define INT_IRQ     0x00
+#define INT_FIQ     0x01
+
+void rt_hw_interrupt_init(void);
+void rt_hw_interrupt_mask(int vector);
+void rt_hw_interrupt_umask(int vector);
+
+rt_isr_handler_t rt_hw_interrupt_install(int vector, rt_isr_handler_t handler,
+        void *param, const char *name);
+
+#endif
diff --git a/libcpu/aarch64/cortex-a57/stack.c b/libcpu/aarch64/cortex-a57/stack.c
new file mode 100644
index 0000000000..68222c2c67
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/stack.c
@@ -0,0 +1,90 @@
+/*
+ * Copyright (c) 2006-2019, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2011-09-23     Bernard      the first version
+ * 2011-10-05     Bernard      add thumb mode
+ */
+#include <rtthread.h>
+#include <board.h>
+
+#include <armv8.h>
+
+#define INITIAL_SPSR_EL3 (PSTATE_EL3 | SP_EL0)
+#define INITIAL_SPSR_EL2 (PSTATE_EL2 | SP_EL0)
+#define INITIAL_SPSR_EL1 (PSTATE_EL1 | SP_EL0)
+
+/**
+ * This function will initialize thread stack
+ *
+ * @param tentry the entry of thread
+ * @param parameter the parameter of entry 
+ * @param stack_addr the beginning stack address
+ * @param texit the function will be called when thread exit
+ *
+ * @return stack address
+ */
+rt_uint8_t *rt_hw_stack_init(void *tentry, void *parameter,
+	rt_uint8_t *stack_addr, void *texit)
+{
+	rt_ubase_t *stk;
+	rt_ubase_t current_el;
+
+	stk 	 = (rt_ubase_t*)stack_addr;
+
+	*(--stk) = ( rt_ubase_t ) 11;			/* X1 */
+	*(--stk) = ( rt_ubase_t ) parameter; 	/* X0 */
+	*(--stk) = ( rt_ubase_t ) 33;			/* X3 */
+	*(--stk) = ( rt_ubase_t ) 22;			/* X2 */
+	*(--stk) = ( rt_ubase_t ) 55;			/* X5 */
+	*(--stk) = ( rt_ubase_t ) 44;			/* X4 */
+	*(--stk) = ( rt_ubase_t ) 77;			/* X7 */
+	*(--stk) = ( rt_ubase_t ) 66;			/* X6 */
+	*(--stk) = ( rt_ubase_t ) 99;			/* X9 */
+	*(--stk) = ( rt_ubase_t ) 88;			/* X8 */
+	*(--stk) = ( rt_ubase_t ) 11;			/* X11 */
+	*(--stk) = ( rt_ubase_t ) 10;			/* X10 */
+	*(--stk) = ( rt_ubase_t ) 13;			/* X13 */
+	*(--stk) = ( rt_ubase_t ) 12;			/* X12 */
+	*(--stk) = ( rt_ubase_t ) 15;			/* X15 */
+	*(--stk) = ( rt_ubase_t ) 14;			/* X14 */
+	*(--stk) = ( rt_ubase_t ) 17;			/* X17 */
+	*(--stk) = ( rt_ubase_t ) 16;			/* X16 */
+	*(--stk) = ( rt_ubase_t ) 19;			/* X19 */
+	*(--stk) = ( rt_ubase_t ) 18;			/* X18 */
+	*(--stk) = ( rt_ubase_t ) 21;			/* X21 */
+	*(--stk) = ( rt_ubase_t ) 20;			/* X20 */
+	*(--stk) = ( rt_ubase_t ) 23;			/* X23 */
+	*(--stk) = ( rt_ubase_t ) 22;			/* X22 */
+	*(--stk) = ( rt_ubase_t ) 25;			/* X25 */
+	*(--stk) = ( rt_ubase_t ) 24;			/* X24 */
+	*(--stk) = ( rt_ubase_t ) 27;			/* X27 */
+	*(--stk) = ( rt_ubase_t ) 26;			/* X26 */
+	*(--stk) = ( rt_ubase_t ) 29;			/* X29 */
+	*(--stk) = ( rt_ubase_t ) 28;			/* X28 */
+	*(--stk) = ( rt_ubase_t ) 0;			/* XZR - has no effect, used so there are an even number of registers. */
+	*(--stk) = ( rt_ubase_t ) texit;		/* X30 - procedure call link register. */
+
+	current_el = rt_hw_get_current_el();
+
+	if(current_el == 3)
+	{
+		*(--stk) = INITIAL_SPSR_EL3;
+	}
+	else if(current_el == 2)
+	{
+		*(--stk) = INITIAL_SPSR_EL2;
+	}
+	else
+	{
+		*(--stk) = INITIAL_SPSR_EL1;
+	}
+
+	*(--stk) = ( rt_ubase_t ) tentry; 		/* Exception return address. */
+
+	/* return task's current stack address */
+	return (rt_uint8_t *)stk;
+}
diff --git a/libcpu/aarch64/cortex-a57/trap.c b/libcpu/aarch64/cortex-a57/trap.c
new file mode 100644
index 0000000000..d93aa18fd6
--- /dev/null
+++ b/libcpu/aarch64/cortex-a57/trap.c
@@ -0,0 +1,98 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ * 
+ * Date           Author       Notes
+ * 2018-10-06     ZhaoXiaowei    the first version
+ */
+
+#include <rtthread.h>
+#include <rthw.h>
+
+#include "interrupt.h"
+#include "armv8.h"
+
+extern struct rt_thread *rt_current_thread;
+#ifdef RT_USING_FINSH
+extern long list_thread(void);
+#endif
+
+/**
+ * this function will show registers of CPU
+ *
+ * @param regs the registers point
+ */
+void rt_hw_show_register(struct rt_hw_exp_stack *regs)
+{
+    rt_kprintf("Execption:\n");
+    rt_kprintf("r00:0x%16.16lx r01:0x%16.16lx r02:0x%16.16lx r03:0x%16.16lx\n", regs->x0, regs->x1, regs->x2, regs->x3);
+    rt_kprintf("r04:0x%16.16lx r05:0x%16.16lx r06:0x%16.16lx r07:0x%16.16lx\n", regs->x4, regs->x5, regs->x6, regs->x7);
+	rt_kprintf("r08:0x%16.16lx r09:0x%16.16lx r10:0x%16.16lx r11:0x%16.16lx\n", regs->x8, regs->x9, regs->x10, regs->x11);
+	rt_kprintf("r12:0x%16.16lx r13:0x%16.16lx r14:0x%16.16lx r15:0x%16.16lx\n", regs->x12, regs->x13, regs->x14, regs->x15);
+	rt_kprintf("r16:0x%16.16lx r17:0x%16.16lx r18:0x%16.16lx r19:0x%16.16lx\n", regs->x16, regs->x17, regs->x18, regs->x19);
+	rt_kprintf("r20:0x%16.16lx r21:0x%16.16lx r22:0x%16.16lx r23:0x%16.16lx\n", regs->x20, regs->x21, regs->x22, regs->x23);
+    rt_kprintf("r24:0x%16.16lx r25:0x%16.16lx r26:0x%16.16lx r27:0x%16.16lx\n", regs->x24, regs->x25, regs->x26, regs->x27);
+	rt_kprintf("r28:0x%16.16lx r29:0x%16.16lx r30:0x%16.16lx\n", regs->x28, regs->x29, regs->x30);
+	rt_kprintf("spsr:0x%16.16lx\n", regs->spsr);
+	rt_kprintf("return pc:0x%16.16lx\n", regs->pc);
+}
+
+/**
+ * When comes across an instruction which it cannot handle,
+ * it takes the undefined instruction trap.
+ *
+ * @param regs system registers
+ *
+ * @note never invoke this function in application
+ */
+void rt_hw_trap_error(struct rt_hw_exp_stack *regs)
+{
+    rt_kprintf("error exception:\n");
+    rt_hw_show_register(regs);
+#ifdef RT_USING_FINSH
+    list_thread();
+#endif
+    rt_hw_cpu_shutdown();
+}
+
+#define GIC_ACK_INTID_MASK              0x000003ff
+
+int rt_hw_interrupt_get_irq(void);
+void rt_hw_interrupt_ack(int fiq_irq);
+
+void rt_hw_trap_irq(void)
+{
+    void *param;
+    int ir; 
+    rt_isr_handler_t isr_func;
+    extern struct rt_irq_desc isr_table[];
+
+    ir = rt_hw_interrupt_get_irq();
+    if (ir == 1023)
+    {
+        /* Spurious interrupt */
+        return;
+    }
+
+    /* get interrupt service routine */
+    isr_func = isr_table[ir].handler;
+#ifdef RT_USING_INTERRUPT_INFO
+    isr_table[ir].counter++;
+#endif
+    if (isr_func)
+    {
+        /* Interrupt for myself. */
+        param = isr_table[ir].param;
+        /* turn to interrupt service routine */
+        isr_func(ir, param);
+    }
+
+    /* end of interrupt */
+    rt_hw_interrupt_ack(ir);
+
+}
+
+void rt_hw_trap_fiq(void)
+{
+}

From a120c914bb003646010d1d385be36b5260284132 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Thu, 16 Apr 2020 16:42:07 +0800
Subject: [PATCH 35/83] add bsp/raspi4 readme

---
 bsp/raspberry-pi/raspi3-64/README.md          |  2 +-
 bsp/raspberry-pi/raspi4/Kconfig               |  2 +-
 bsp/raspberry-pi/raspi4/README.md             | 89 ++++++++-----------
 bsp/raspberry-pi/raspi4/rtconfig.py           |  2 +-
 .../{cortex-a57 => cortex-a72}/SConscript     |  0
 .../{cortex-a57 => cortex-a72}/entry_point.S  |  0
 .../{cortex-a57 => cortex-a72}/interrupt.c    |  0
 .../{cortex-a57 => cortex-a72}/interrupt.h    |  0
 .../{cortex-a57 => cortex-a72}/stack.c        |  0
 .../aarch64/{cortex-a57 => cortex-a72}/trap.c |  0
 10 files changed, 38 insertions(+), 57 deletions(-)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/SConscript (100%)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/entry_point.S (100%)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/interrupt.c (100%)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/interrupt.h (100%)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/stack.c (100%)
 rename libcpu/aarch64/{cortex-a57 => cortex-a72}/trap.c (100%)

diff --git a/bsp/raspberry-pi/raspi3-64/README.md b/bsp/raspberry-pi/raspi3-64/README.md
index 28e00f96c0..576b13ed0e 100644
--- a/bsp/raspberry-pi/raspi3-64/README.md
+++ b/bsp/raspberry-pi/raspi3-64/README.md
@@ -17,7 +17,7 @@
 
 Windows环境下推荐使用[env工具][1]进行编译。
 
-首先下载Linux上的gcc工具，版本为gcc-arm-8.3选择aarch64-elf就可以。
+首先下载windows上的aarch64的gcc交叉编译工具，版本为gcc-arm-8.3选择aarch64-elf就可以。
 
 将推荐将gcc解压到`\env\tools\gnu_gcc\arm_gcc`目录下。
 
diff --git a/bsp/raspberry-pi/raspi4/Kconfig b/bsp/raspberry-pi/raspi4/Kconfig
index e71ed3d54b..075a5d81aa 100644
--- a/bsp/raspberry-pi/raspi4/Kconfig
+++ b/bsp/raspberry-pi/raspi4/Kconfig
@@ -20,7 +20,7 @@ source "$PKGS_DIR/Kconfig"
 
 config BCM2711_SOC
     bool
-    select ARCH_ARM_CORTEX_A57
+    select ARCH_ARM_CORTEX_A72
     select RT_USING_COMPONENTS_INIT
     select RT_USING_USER_MAIN
     select ARCH_CPU_64BIT
diff --git a/bsp/raspberry-pi/raspi4/README.md b/bsp/raspberry-pi/raspi4/README.md
index 28e00f96c0..1e7411894e 100644
--- a/bsp/raspberry-pi/raspi4/README.md
+++ b/bsp/raspberry-pi/raspi4/README.md
@@ -1,86 +1,67 @@
-# Raspberry PI 3-64板级支持包说明
+# Raspberry PI 4板级支持包说明
 
 ## 1. 简介
 
-树莓派由注册于英国的慈善组织“Raspberry Pi 基金会”开发，莓派3有三个发行版本：
+树莓派4B的核心处理器为博通BCM2711（四核1.5GHz，Cortex A72架构，树莓派3是四核A53）。LPDDR4内存，由5V/3A USB-C供电或GPIO 5V。
 
-* B : 4核 Broadcom BCM2837 (ARMv8-A) 1.2GHz，双核VideoCore IV GPU，1GB内存，100 Base-T Ethernet
-* B+: 4核 Broadcom BCM2837B0 Cortex-A53 (ARMv8) 1.4GHz, 1GB LPDDR2 SDRAM， GigaE over USB 2.0
-* A+: 4核 Broadcom BCM2837B0 Cortex-A53 (ARMv8) 1.4GHz, 512MB LPDDR2 SDRAM
+外设支持上，引入了双频Wi-Fi，蓝牙5.0，千兆网卡，MIPI CSI相机接口，两个USB口，40个扩展帧。
 
-这份RT-Thread BSP是针对 Raspberry Pi 3 64位模式的一份移植，树莓派价格便宜, 使用者甚众，是研究和运行RT-Thread的可选平台之一。
+这份RT-Thread BSP是针对 Raspberry Pi 4的一份移植，树莓派价格便宜, 使用者甚众，是研究和运行RT-Thread的可选平台之一。
 
 
 ## 2. 编译说明
 
-### 2.1 Window上的环境搭建
-
-Windows环境下推荐使用[env工具][1]进行编译。
-
-首先下载Linux上的gcc工具，版本为gcc-arm-8.3选择aarch64-elf就可以。
-
-将推荐将gcc解压到`\env\tools\gnu_gcc\arm_gcc`目录下。
-
-接着修改`bsp\raspberry-pi\raspi3-64\rtconfig.py`
-
-修改路径：
-
-```
-EXEC_PATH = r'E:/env_released_1.1.2/env/tools/gnu_gcc/arm_gcc/gcc-arm-8.3-2019.03-i686-mingw32-aarch64-elf/bin'
-```
-
-然后在`bsp\raspberry-pi\raspi3-64\`下输入scons编译即可。
-
-### 2.2 Linux上的环境搭建
-
 Linux下推荐使用[gcc工具][2]。Linux版本下gcc版本可采用`gcc-arm-8.3-2019.03-x86_64-aarch64-elf`。
 
-直接进入`bsp\raspberry-pi\raspi3-64`，输入scons编译即可。
+将工具链解压到指定目录,并修改当前bsp下的`EXEC_PATH`为自定义gcc目录。
+
+```
+PLATFORM    = 'gcc'
+EXEC_PATH   = r'/opt/gcc-arm-8.3-2019.03-x86_64-aarch64-elf/bin/'  
+```
+
+直接进入`bsp\raspberry-pi\raspi4`，输入scons编译即可。
 
 
 ## 3. 执行
 
-### 3.1 下载[raspbian镜像][3]，生成可以运行的raspbian SD卡
+### 3.1 下载**Raspberry Pi Imager**，生成可以运行的raspbian SD卡
 
-Windows下，去[etcher.io][4]下载etcher,这是个可以烧写img的工具
+首先下载镜像
 
-解开下载的镜像文件, linux下使用如下的命令
-
-```
-unzip 2018-06-27-raspbian-stretch-lite.zip
-```
-
-准备一张空SD卡，linux环境下，插入电脑并执行
-
-```
-sudo dd if=2018-06-27-raspbian-stretch-lite.img of=/dev/xxx bs=32M conv=fsync
-```
-
-**注意: /dev/xxx 要换成真实环境中的SD卡所在设置，千万不要弄错。**
-
-Windows环境下，执行etcher选择解压后的2018-06-27-raspbian-stretch-lite.img文件和SD卡就可以开始烧写了。
-
-最后把kernel8.img放入SD boot分区，删除其它 kernel*.img。
+* [Raspberry Pi Imager for Ubuntu](https://downloads.raspberrypi.org/imager/imager_amd64.deb)
+* [Raspberry Pi Imager for Windows](https://downloads.raspberrypi.org/imager/imager.exe)
+* [Raspberry Pi Imager for macOS](https://downloads.raspberrypi.org/imager/imager.dmg)
 
 ### 3.2 准备好串口线
 
-目前版本是使用raspi3的 GPIO 14, GPIO 15来作路口输出，连线情况如下图所示(图片中的板子是pi2，GPIO引脚是一样的)：
+目前版本是使用raspi4的 GPIO 14, GPIO 15来作路口输出，连线情况如下图所示：
 
-![raspi2](figures/raspi_uart.png)
+![raspi2](../raspi3-32/figures/raspberrypi-console.png)
 
 串口参数： 115200 8N1 ，硬件和软件流控为关。
 
-按上面的方法做好SD卡后，插入树莓派，通电可以在串口上看到如下所示的输出信息：
+### 3.3 程序下载
+
+当编译生成了rtthread.bin文件后，我们可以将该文件放到sd卡上，并修改sd卡中的`config.txt`文件如下：
+
+```
+enable_uart=1
+arm_64bit=1
+kernel=rtthread.bin
+```
+
+按上面的方法做好SD卡后，插入树莓派4，通电可以在串口上看到如下所示的输出信息：
 
 ```text
- heap: 0x00020b20 - 0x00400000
+heap: 0x000c9350 - 0x040c9350
 
  \ | /
 - RT -     Thread Operating System
- / | \     3.1.0 build Aug 23 2019
- 2006 - 2019 Copyright by rt-thread team
-Hello RT-Thread!
-msh >
+ / | \     4.0.3 build Apr 16 2020
+ 2006 - 2020 Copyright by rt-thread team
+Hi, this is RT-Thread!!
+msh />
 ```
 
 ## 4. 支持情况
diff --git a/bsp/raspberry-pi/raspi4/rtconfig.py b/bsp/raspberry-pi/raspi4/rtconfig.py
index 228ec0176a..9265b016be 100644
--- a/bsp/raspberry-pi/raspi4/rtconfig.py
+++ b/bsp/raspberry-pi/raspi4/rtconfig.py
@@ -2,7 +2,7 @@ import os
 
 # toolchains options
 ARCH        ='aarch64'
-CPU         ='cortex-a57'
+CPU         ='cortex-a72'
 CROSS_TOOL  ='gcc'
 
 if os.getenv('RTT_ROOT'):
diff --git a/libcpu/aarch64/cortex-a57/SConscript b/libcpu/aarch64/cortex-a72/SConscript
similarity index 100%
rename from libcpu/aarch64/cortex-a57/SConscript
rename to libcpu/aarch64/cortex-a72/SConscript
diff --git a/libcpu/aarch64/cortex-a57/entry_point.S b/libcpu/aarch64/cortex-a72/entry_point.S
similarity index 100%
rename from libcpu/aarch64/cortex-a57/entry_point.S
rename to libcpu/aarch64/cortex-a72/entry_point.S
diff --git a/libcpu/aarch64/cortex-a57/interrupt.c b/libcpu/aarch64/cortex-a72/interrupt.c
similarity index 100%
rename from libcpu/aarch64/cortex-a57/interrupt.c
rename to libcpu/aarch64/cortex-a72/interrupt.c
diff --git a/libcpu/aarch64/cortex-a57/interrupt.h b/libcpu/aarch64/cortex-a72/interrupt.h
similarity index 100%
rename from libcpu/aarch64/cortex-a57/interrupt.h
rename to libcpu/aarch64/cortex-a72/interrupt.h
diff --git a/libcpu/aarch64/cortex-a57/stack.c b/libcpu/aarch64/cortex-a72/stack.c
similarity index 100%
rename from libcpu/aarch64/cortex-a57/stack.c
rename to libcpu/aarch64/cortex-a72/stack.c
diff --git a/libcpu/aarch64/cortex-a57/trap.c b/libcpu/aarch64/cortex-a72/trap.c
similarity index 100%
rename from libcpu/aarch64/cortex-a57/trap.c
rename to libcpu/aarch64/cortex-a72/trap.c

From 709e0d5799a57e9904d856fd94a935bd1deb153d Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Thu, 16 Apr 2020 18:48:27 +0800
Subject: [PATCH 36/83] add bsp/raspi4 gicv2

---
 bsp/raspberry-pi/raspi4/driver/board.c |   7 +-
 bsp/raspberry-pi/raspi4/driver/iomap.h |   1 +
 bsp/raspberry-pi/raspi4/rtconfig.py    |   2 +-
 libcpu/aarch64/common/gic/gic_pl400.c  | 578 ++++++++++---------------
 libcpu/aarch64/common/gic/gic_pl400.h  |  76 ++--
 libcpu/aarch64/cortex-a72/interrupt.c  |  50 ++-
 6 files changed, 340 insertions(+), 374 deletions(-)

diff --git a/bsp/raspberry-pi/raspi4/driver/board.c b/bsp/raspberry-pi/raspi4/driver/board.c
index 9716755b72..46d629a35d 100644
--- a/bsp/raspberry-pi/raspi4/driver/board.c
+++ b/bsp/raspberry-pi/raspi4/driver/board.c
@@ -75,10 +75,6 @@ void rt_hw_board_init(void)
     rt_hw_interrupt_init(); // in libcpu/interrupt.c. Set some data structures, no operation on device
     rt_hw_vector_init();    // in libcpu/interrupt.c. == rt_cpu_vector_set_base((rt_ubase_t)&system_vectors);
 
-    /* initialize timer for os tick */
-    rt_hw_timer_init();
-    rt_thread_idle_sethook(idle_wfi);
-
     /* initialize uart */
     rt_hw_uart_init();      // driver/drv_uart.c
 #ifdef RT_USING_CONSOLE
@@ -91,6 +87,9 @@ void rt_hw_board_init(void)
     rt_kprintf("heap: 0x%08x - 0x%08x\n", RT_HW_HEAP_BEGIN, RT_HW_HEAP_END);
     rt_system_heap_init(RT_HW_HEAP_BEGIN, RT_HW_HEAP_END);
 #endif
+        /* initialize timer for os tick */
+    rt_hw_timer_init();
+    rt_thread_idle_sethook(idle_wfi);
 
 #ifdef RT_USING_COMPONENTS_INIT
     rt_components_board_init();
diff --git a/bsp/raspberry-pi/raspi4/driver/iomap.h b/bsp/raspberry-pi/raspi4/driver/iomap.h
index 00fc2025d9..675cd147e3 100644
--- a/bsp/raspberry-pi/raspi4/driver/iomap.h
+++ b/bsp/raspberry-pi/raspi4/driver/iomap.h
@@ -1,6 +1,7 @@
 #ifndef __RASPI4_H__
 #define __RASPI4_H__
 
+#define ARM_GIC_NR_IRQS     512
 #define INTC_BASE   0xff800000
 #define GIC_V2_DISTRIBUTOR_BASE     (INTC_BASE + 0x00041000)
 #define GIC_V2_CPU_INTERFACE_BASE   (INTC_BASE + 0x00042000)
diff --git a/bsp/raspberry-pi/raspi4/rtconfig.py b/bsp/raspberry-pi/raspi4/rtconfig.py
index 9265b016be..a1dd168d3d 100644
--- a/bsp/raspberry-pi/raspi4/rtconfig.py
+++ b/bsp/raspberry-pi/raspi4/rtconfig.py
@@ -32,7 +32,7 @@ if PLATFORM == 'gcc':
     OBJDUMP = PREFIX + 'objdump'
     OBJCPY  = PREFIX + 'objcopy'
 
-    DEVICE = ' -march=armv8-a -mtune=cortex-a57'
+    DEVICE = ' -march=armv8-a -mtune=cortex-a72'
     CFLAGS = DEVICE + ' -Wall'
     AFLAGS = ' -c' + ' -x assembler-with-cpp -D__ASSEMBLY__'
     LFLAGS  = DEVICE + ' -nostartfiles -Wl,--gc-sections,-Map=rtthread.map,-cref,-u,system_vectors -T link.lds'
diff --git a/libcpu/aarch64/common/gic/gic_pl400.c b/libcpu/aarch64/common/gic/gic_pl400.c
index eb35c5b2a4..4d003a9dcd 100644
--- a/libcpu/aarch64/common/gic/gic_pl400.c
+++ b/libcpu/aarch64/common/gic/gic_pl400.c
@@ -1,368 +1,262 @@
 /*
- * Copyright 2014, General Dynamics C4 Systems
+ * Copyright (c) 2006-2018, RT-Thread Development Team
  *
- * This software may be distributed and modified according to the terms of
- * the GNU General Public License version 2. Note that NO WARRANTY is provided.
- * See "LICENSE_GPLv2.txt" for details.
+ * SPDX-License-Identifier: Apache-2.0
  *
- * @TAG(GD_GPL)
+ * Change Logs:
+ * Date           Author       Notes
+ * 2013-07-20     Bernard      first version
+ * 2014-04-03     Grissiom     many enhancements
+ * 2018-11-22     Jesven       add rt_hw_ipi_send()
+ *                             add rt_hw_ipi_handler_install()
  */
+#include <rtthread.h>
 
 #include "gic_pl400.h"
+#include "cp15.h"
 #include "iomap.h"
 
-#define BIT(n) (1ul<<(n))
-#define MASK(n) (BIT(n)-1ul)
+#define ARM_GIC_MAX_NR 1
+struct arm_gic
+{
+    rt_uint32_t offset;         /* the first interrupt index in the vector table */
 
-/* Setters/getters helpers */
-#define IRQ_REG(IRQ) ((IRQ) / 32)
-#define IRQ_BIT(IRQ) BIT((IRQ) % 32)
-#define IRQ_MASK MASK(10)
-#define IS_IRQ_VALID(X) (((X)&IRQ_MASK) < SPECIAL_IRQ_START)
-
-#define CPU(X) (1<<(X))
-#define TARGET_CPU_ALLINT(CPU) ( \
-        ( ((CPU)&0xff)<<0  ) |\
-        ( ((CPU)&0xff)<<8  ) |\
-        ( ((CPU)&0xff)<<16 ) |\
-        ( ((CPU)&0xff)<<24 ) \
-    )
-#define TARGET_CPU0_ALLINT   TARGET_CPU_ALLINT(CPU(0))
-
-
-#define IRQ_SET_ALL 0xffffffff;
-
-/* Special IRQ's */
-#define SPECIAL_IRQ_START 1020
-#define IRQ_NONE          1023
-
-/* Memory map for GIC distributor */
-struct gic_dist_map {
-    uint32_t enable;                /* 0x000 */
-    uint32_t ic_type;               /* 0x004 */
-    uint32_t dist_ident;            /* 0x008 */
-    uint32_t res1[29];              /* [0x00C, 0x080) */
-
-    uint32_t group[32];          /* [0x080, 0x100) */
-
-    uint32_t enable_set[32];        /* [0x100, 0x180) */
-    uint32_t enable_clr[32];        /* [0x180, 0x200) */
-    uint32_t pending_set[32];       /* [0x200, 0x280) */
-    uint32_t pending_clr[32];       /* [0x280, 0x300) */
-    uint32_t active[32];            /* [0x300, 0x380) */
-    uint32_t active_clr[32];        /* [0x380, 0x400) */
-
-    uint32_t priority[255];         /* [0x400, 0x7FC) */
-    uint32_t res2;                  /* 0x7FC */
-
-    uint32_t targets[255];          /* [0x800, 0xBFC) */
-    uint32_t res3;                  /* 0xBFC */
-
-    uint32_t config[64];             /* [0xC00, 0xD00) */
-
-    uint32_t ppi_status;            /* [0xD00, 0xD04) */
-    uint32_t spi_status[15];        /* [0xD04, 0xD40) */
-    uint32_t res4[112];              /* [0xD40, 0xF00) */
-
-    uint32_t sgi_control;           /* 0xF00 */
-    uint32_t res5[3];               /* [0xF04, 0xF10) */
-    uint32_t sgi_pending_clr[4];    /* [0xF10, 0xF20) */
-    uint32_t sgi_pending_set[4];    /* [0xF20, 0xF30) */
-    uint32_t res10[40];             /* [0xF30, 0xFD0) */
-
-    uint32_t periph_id[8];         /* [0xFD0, 0xFF0) */
-    uint32_t component_id[4];       /* [0xFF0, 0xFFF] */
+    rt_uint32_t dist_hw_base;   /* the base address of the gic distributor */
+    rt_uint32_t cpu_hw_base;    /* the base addrees of the gic cpu interface */
 };
 
+/* 'ARM_GIC_MAX_NR' is the number of cores */
+static struct arm_gic _gic_table[ARM_GIC_MAX_NR];
 
-/* Memory map for GIC  cpu interface */
-struct gic_cpu_iface_map {
-    uint32_t icontrol;              /*  0x000         */
-    uint32_t pri_msk_c;             /*  0x004         */
-    uint32_t bp_c;                  /*  0x008         */
-    uint32_t int_ack;               /*  0x00C         */
-    uint32_t eoi;                   /*  0x010         */
-    uint32_t run_priority;          /*  0x014         */
-    uint32_t hi_pend;               /*  0x018         */
-    uint32_t ns_alias_bp_c;         /*  0x01C         */
-    uint32_t ns_alias_ack;          /*  0x020 GIC_PL400 only */
-    uint32_t ns_alias_eoi;          /*  0x024 GIC_PL400 only */
-    uint32_t ns_alias_hi_pend;      /*  0x028 GIC_PL400 only */
+static unsigned int _gic_max_irq;
 
-    uint32_t res1[41];              /* [0x02C, 0x0D0) */
-    uint32_t active_priority[4];    /* [0x0D0, 0xC0] GIC_PL400 only */
-    uint32_t ns_active_priority[4]; /* [0xE0,0xF0] GIC_PL400 only */
-    uint32_t res4[3];               /* [0xF0, 0xFC] */
-
-    uint32_t cpu_if_ident;          /*  0x0FC         */
-    uint32_t deactive;              /* [0x1000] */
-};
-
-volatile struct gic_dist_map *gic_dist =
-    (volatile struct gic_dist_map*)(GIC_PL400_DISTRIBUTOR_PPTR);
-
-volatile struct gic_cpu_iface_map *gic_cpuiface =
-    (volatile struct gic_cpu_iface_map*)(GIC_PL400_CONTROLLER_PPTR);
-
-/* Helpers */
-static inline int
-is_irq_pending(irq_t irq)
+int arm_gic_get_active_irq(rt_uint32_t index)
 {
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    return !!(gic_dist->pending_set[word] & BIT(bit));
-}
+    int irq;
 
-static inline int
-is_irq_active(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    return !!(gic_dist->active[word] & BIT(bit));
-}
-
-static inline int
-is_irq_enabled(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    return !!(gic_dist->enable_set[word] & BIT(bit));
-}
-
-static inline int
-is_irq_edge_triggered(irq_t irq)
-{
-    int word = irq / 16;
-    int bit = ((irq & 0xf) * 2);
-    return !!(gic_dist->config[word] & BIT(bit + 1));
-}
-
-static inline int
-is_irq_1_N(irq_t irq)
-{
-    int word = irq / 16;
-    int bit = ((irq & 0xf) * 2);
-    return !!(gic_dist->config[word] & BIT(bit + 0));
-}
-
-static inline int
-is_irq_N_N(irq_t irq)
-{
-    return !(is_irq_1_N(irq));
-}
-
-static inline void
-dist_pending_clr(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    /* Using |= here is detrimental to your health */
-    gic_dist->pending_clr[word] = BIT(bit);
-}
-
-static inline void
-dist_pending_set(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    gic_dist->pending_set[word] = BIT(bit);
-}
-
-static inline void
-dist_enable_clr(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    /* Using |= here is detrimental to your health */
-    gic_dist->enable_clr[word] = BIT(bit);
-}
-
-static inline void
-dist_enable_set(irq_t irq)
-{
-    int word = irq / 32;
-    int bit = irq & 0x1f;
-    gic_dist->enable_set[word] = BIT(bit);
-}
-
-/**
-   DONT_TRANSLATE
- */
-static void dist_init(void)
-{
-    int i;
-    int nirqs = 32 * ((gic_dist->ic_type & 0x1f) + 1);
-    gic_dist->enable = 0;
-
-#if 0
-    /* configure to group 0 for security */
-    for (i = 0; i < nirqs; i += 32) {
-        gic_dist->group[i / 32] = 0xffffffff;
-    }
-#endif
-
-    for (i = 0; i < nirqs; i += 32) {
-        /* disable */
-        gic_dist->enable_clr[i / 32] = IRQ_SET_ALL;
-        /* clear pending */
-        gic_dist->pending_clr[i / 32] = IRQ_SET_ALL;
-    }
-
-    /* reset interrupts priority */
-    for (i = 32; i < nirqs; i += 4) {
-        gic_dist->priority[i / 4] = 0x0;
-    }
-
-    /*
-     * reset int target to cpu 0
-     * (Should really query which processor we're running on and use that)
-     */
-    for (i = 0; i < nirqs; i += 4) {
-        gic_dist->targets[i / 4] = TARGET_CPU0_ALLINT;
-    }
-
-    /* level-triggered, 1-N */
-    for (i = 64; i < nirqs; i += 32) {
-        gic_dist->config[i / 32] = 0;
-        //gic_dist->config[i / 32] = 0x55555555;
-    }
-    /* enable the int controller */
-    gic_dist->enable = 1;
-}
-
-/**
-   DONT_TRANSLATE
- */
-static void cpu_iface_init(void)
-{
-    uint32_t i;
-
-    /* For non-Exynos4, the registers are banked per CPU, need to clear them */
-    gic_dist->enable_clr[0] = IRQ_SET_ALL;
-    gic_dist->pending_clr[0] = IRQ_SET_ALL;
-    gic_dist->priority[0] = 0x00;
-    /* put everything in group 0 */
-
-    /* clear any software generated interrupts */
-    for (i = 0; i < 16; i += 4) {
-        gic_dist->sgi_pending_clr[i / 4] = IRQ_SET_ALL;
-    }
-
-    gic_cpuiface->icontrol = 0;
-    gic_cpuiface->pri_msk_c = 0x000000f0;
-    gic_cpuiface->bp_c = 0x00000003;
-
-    while (((i = gic_cpuiface->int_ack) & IRQ_MASK) != IRQ_NONE) {
-        gic_cpuiface->eoi = i;
-    }
-    gic_cpuiface->icontrol = 0x1;
-}
-
-/**
-   DONT_TRANSLATE
- */
-void initIRQController(void)
-{
-    dist_init();
-    cpu_iface_init();
-}
-
-
-
-/*
- * The only sane way to get an GIC IRQ number that can be properly
- * ACKED later is through the int_ack register. Unfortunately, reading
- * this register changes the interrupt state to pending so future
- * reads will not return the same value For this reason, we have a
- * global variable to store the IRQ number.
- */
-static uint32_t active_irq = IRQ_NONE;
-
-/**
-   DONT_TRANSLATE
- */
-interrupt_t
-getActiveIRQ(void)
-{
-    uint32_t irq;
-    if (!IS_IRQ_VALID(active_irq)) {
-        active_irq = gic_cpuiface->int_ack;
-    }
-
-    if (IS_IRQ_VALID(active_irq)) {
-        irq = active_irq & IRQ_MASK;
-    } else {
-        irq = 1023;
-    }
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
 
+    irq = GIC_CPU_INTACK(_gic_table[index].cpu_hw_base);
+    irq += _gic_table[index].offset;
     return irq;
 }
 
-/*
- * GIC has 4 states: pending->active(+pending)->inactive
- * seL4 expects two states: active->inactive.
- * We ignore the active state in GIC to conform
- */
-/**
-   DONT_TRANSLATE
- */
-bool_t
-isIRQPending(void)
+void arm_gic_ack(rt_uint32_t index, int irq)
 {
-    return IS_IRQ_VALID(gic_cpuiface->hi_pend);
+    rt_uint32_t mask = 1 << (irq % 32);
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    GIC_DIST_ENABLE_CLEAR(_gic_table[index].dist_hw_base, irq) = mask;
+    GIC_CPU_EOI(_gic_table[index].cpu_hw_base) = irq;
+    GIC_DIST_ENABLE_SET(_gic_table[index].dist_hw_base, irq) = mask;
 }
 
-
-/**
-   DONT_TRANSLATE
- */
-void
-maskInterrupt(bool_t disable, interrupt_t irq)
+void arm_gic_mask(rt_uint32_t index, int irq)
 {
-    if (disable) {
-        dist_enable_clr(irq);
-    } else {
-        dist_enable_set(irq);
+    rt_uint32_t mask = 1 << (irq % 32);
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    GIC_DIST_ENABLE_CLEAR(_gic_table[index].dist_hw_base, irq) = mask;
+}
+
+void arm_gic_clear_pending(rt_uint32_t index, int irq)
+{
+    rt_uint32_t mask = 1 << (irq % 32);
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    GIC_DIST_PENDING_CLEAR(_gic_table[index].dist_hw_base, irq) = mask;
+}
+
+void arm_gic_clear_active(rt_uint32_t index, int irq)
+{
+    rt_uint32_t mask = 1 << (irq % 32);
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    GIC_DIST_ACTIVE_CLEAR(_gic_table[index].dist_hw_base, irq) = mask;
+}
+
+/* Set up the cpu mask for the specific interrupt */
+void arm_gic_set_cpu(rt_uint32_t index, int irq, unsigned int cpumask)
+{
+    rt_uint32_t old_tgt;
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    old_tgt = GIC_DIST_TARGET(_gic_table[index].dist_hw_base, irq);
+
+    old_tgt &= ~(0x0FFUL << ((irq % 4)*8));
+    old_tgt |=   cpumask << ((irq % 4)*8);
+
+    GIC_DIST_TARGET(_gic_table[index].dist_hw_base, irq) = old_tgt;
+}
+
+void arm_gic_umask(rt_uint32_t index, int irq)
+{
+    rt_uint32_t mask = 1 << (irq % 32);
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    irq = irq - _gic_table[index].offset;
+    RT_ASSERT(irq >= 0);
+
+    GIC_DIST_ENABLE_SET(_gic_table[index].dist_hw_base, irq) = mask;
+}
+
+void arm_gic_dump_type(rt_uint32_t index)
+{
+    unsigned int gic_type;
+
+    gic_type = GIC_DIST_TYPE(_gic_table[index].dist_hw_base);
+    rt_kprintf("GICv%d on %p, max IRQs: %d, %s security extension(%08x)\n",
+               (GIC_DIST_ICPIDR2(_gic_table[index].dist_hw_base) >> 4) & 0xf,
+               _gic_table[index].dist_hw_base,
+               _gic_max_irq,
+               gic_type & (1 << 10) ? "has" : "no",
+               gic_type);
+}
+
+void arm_gic_dump(rt_uint32_t index)
+{
+    unsigned int i, k;
+
+    k = GIC_CPU_HIGHPRI(_gic_table[index].cpu_hw_base);
+    rt_kprintf("--- high pending priority: %d(%08x)\n", k, k);
+    rt_kprintf("--- hw mask ---\n");
+    for (i = 0; i < _gic_max_irq / 32; i++)
+    {
+        rt_kprintf("0x%08x, ",
+                   GIC_DIST_ENABLE_SET(_gic_table[index].dist_hw_base,
+                                       i * 32));
+    }
+    rt_kprintf("\n--- hw pending ---\n");
+    for (i = 0; i < _gic_max_irq / 32; i++)
+    {
+        rt_kprintf("0x%08x, ",
+                   GIC_DIST_PENDING_SET(_gic_table[index].dist_hw_base,
+                                        i * 32));
+    }
+    rt_kprintf("\n--- hw active ---\n");
+    for (i = 0; i < _gic_max_irq / 32; i++)
+    {
+        rt_kprintf("0x%08x, ",
+                   GIC_DIST_ACTIVE_SET(_gic_table[index].dist_hw_base,
+                                       i * 32));
+    }
+    rt_kprintf("\n");
+}
+#ifdef RT_USING_FINSH
+#include <finsh.h>
+FINSH_FUNCTION_EXPORT_ALIAS(arm_gic_dump, gic, show gic status);
+#endif
+
+int arm_gic_dist_init(rt_uint32_t index, rt_uint32_t dist_base, int irq_start)
+{
+    unsigned int gic_type, i;
+    rt_uint32_t cpumask = 1 << 0;
+
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    _gic_table[index].dist_hw_base = dist_base;
+    _gic_table[index].offset = irq_start;
+
+    /* Find out how many interrupts are supported. */
+    gic_type = GIC_DIST_TYPE(dist_base);
+    _gic_max_irq = ((gic_type & 0x1f) + 1) * 32;
+
+    /*
+     * The GIC only supports up to 1020 interrupt sources.
+     * Limit this to either the architected maximum, or the
+     * platform maximum.
+     */
+    if (_gic_max_irq > 1020)
+        _gic_max_irq = 1020;
+    if (_gic_max_irq > ARM_GIC_NR_IRQS) /* the platform maximum interrupts */
+        _gic_max_irq = ARM_GIC_NR_IRQS;
+
+    cpumask |= cpumask << 8;
+    cpumask |= cpumask << 16;
+    cpumask |= cpumask << 24;
+
+    GIC_DIST_CTRL(dist_base) = 0x0;
+
+    /* Set all global interrupts to be level triggered, active low. */
+    for (i = 32; i < _gic_max_irq; i += 16)
+        GIC_DIST_CONFIG(dist_base, i) = 0x0;
+
+    /* Set all global interrupts to this CPU only. */
+    for (i = 32; i < _gic_max_irq; i += 4)
+        GIC_DIST_TARGET(dist_base, i) = cpumask;
+
+    /* Set priority on all interrupts. */
+    for (i = 0; i < _gic_max_irq; i += 4)
+        GIC_DIST_PRI(dist_base, i) = 0xa0a0a0a0;
+
+    /* Disable all interrupts. */
+    for (i = 0; i < _gic_max_irq; i += 32)
+        GIC_DIST_ENABLE_CLEAR(dist_base, i) = 0xffffffff;
+
+#if 0
+    /* All interrupts defaults to IGROUP1(IRQ). */
+    for (i = 0; i < _gic_max_irq; i += 32)
+        GIC_DIST_IGROUP(dist_base, i) = 0xffffffff;
+#endif
+    for (i = 0; i < _gic_max_irq; i += 32)
+        GIC_DIST_IGROUP(dist_base, i) = 0;
+
+    /* Enable group0 and group1 interrupt forwarding. */
+    GIC_DIST_CTRL(dist_base) = 0x01;
+
+    return 0;
+}
+
+int arm_gic_cpu_init(rt_uint32_t index, rt_uint32_t cpu_base)
+{
+    RT_ASSERT(index < ARM_GIC_MAX_NR);
+
+    _gic_table[index].cpu_hw_base = cpu_base;
+
+    GIC_CPU_PRIMASK(cpu_base) = 0xf0;
+    GIC_CPU_BINPOINT(cpu_base) = 0x7;
+    /* Enable CPU interrupt */
+    GIC_CPU_CTRL(cpu_base) = 0x01;
+
+    return 0;
+}
+
+void arm_gic_set_group(rt_uint32_t index, int vector, int group)
+{
+    /* As for GICv2, there are only group0 and group1. */
+    RT_ASSERT(group <= 1);
+    RT_ASSERT(vector < _gic_max_irq);
+
+    if (group == 0)
+    {
+        GIC_DIST_IGROUP(_gic_table[index].dist_hw_base,
+                        vector) &= ~(1 << (vector % 32));
+    }
+    else if (group == 1)
+    {
+        GIC_DIST_IGROUP(_gic_table[index].dist_hw_base,
+                        vector) |=  (1 << (vector % 32));
     }
 }
 
-/**
-   DONT_TRANSLATE
- */
-void
-ackInterrupt(irq_t irq)
-{
-    if (!(IS_IRQ_VALID(active_irq) && (active_irq & IRQ_MASK) == irq)) {
-		return;
-	}
-    if (is_irq_edge_triggered(irq)) {
-        dist_pending_clr(irq);
-    }
-    gic_cpuiface->eoi = active_irq;
-    active_irq = IRQ_NONE;
-}
-
-void
-handleSpuriousIRQ(void)
-{
-}
-
-void rt_hw_interrupt_mask(int vector)
-{
-    maskInterrupt(1, vector);
-}
-
-void rt_hw_interrupt_umask(int vector)
-{
-    maskInterrupt(0, vector);
-}
-
-int rt_hw_interrupt_get_irq(void)
-{
-    return getActiveIRQ();
-}
-
-void rt_hw_interrupt_ack(int fiq_irq)
-{
-    return ackInterrupt(fiq_irq);
-}
diff --git a/libcpu/aarch64/common/gic/gic_pl400.h b/libcpu/aarch64/common/gic/gic_pl400.h
index a43583bd7c..fa20846ea2 100644
--- a/libcpu/aarch64/common/gic/gic_pl400.h
+++ b/libcpu/aarch64/common/gic/gic_pl400.h
@@ -1,35 +1,61 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2013-07-20     Bernard      first version
+ */
 
-#ifndef __ARCH_MACHINE_GIC_PL400_H
-#define __ARCH_MACHINE_GIC_PL400_H
+#ifndef __GIC_PL400_H__
+#define __GIC_PL400_H__
 
-#include <stdint.h>
+#include <rthw.h>
+#include <board.h>
 
-typedef uint16_t interrupt_t;
-typedef uint16_t irq_t;
-typedef uint64_t  bool_t;
+#define __REG32(x) (*((volatile unsigned int*)((rt_uint64_t)x)))
 
-/** MODIFIES: [*] */
-interrupt_t getActiveIRQ(void);
-/** MODIFIES: [*] */
-interrupt_t getPendingIRQ(void);
-/** MODIFIES: [*] */
-bool_t isIRQPending(void);
-/** MODIFIES: [*] */
-void maskInterrupt(bool_t disable, interrupt_t irq);
-/** MODIFIES: [*] */
-void ackInterrupt(irq_t irq);
-/** MODIFIES: [*] */
-static inline void setInterruptMode(irq_t irq, bool_t levelTrigger, bool_t polarityLow) { }
+#define GIC_CPU_CTRL(hw_base)               __REG32((hw_base) + 0x00)
+#define GIC_CPU_PRIMASK(hw_base)            __REG32((hw_base) + 0x04)
+#define GIC_CPU_BINPOINT(hw_base)           __REG32((hw_base) + 0x08)
+#define GIC_CPU_INTACK(hw_base)             __REG32((hw_base) + 0x0c)
+#define GIC_CPU_EOI(hw_base)                __REG32((hw_base) + 0x10)
+#define GIC_CPU_RUNNINGPRI(hw_base)         __REG32((hw_base) + 0x14)
+#define GIC_CPU_HIGHPRI(hw_base)            __REG32((hw_base) + 0x18)
 
-/** MODIFIES: [*] */
-void initIRQController(void);
+#define GIC_DIST_CTRL(hw_base)              __REG32((hw_base) + 0x000)
+#define GIC_DIST_TYPE(hw_base)              __REG32((hw_base) + 0x004)
+#define GIC_DIST_IGROUP(hw_base, n)         __REG32((hw_base) + 0x080 + ((n)/32) * 4)
+#define GIC_DIST_ENABLE_SET(hw_base, n)     __REG32((hw_base) + 0x100 + ((n)/32) * 4)
+#define GIC_DIST_ENABLE_CLEAR(hw_base, n)   __REG32((hw_base) + 0x180 + ((n)/32) * 4)
+#define GIC_DIST_PENDING_SET(hw_base, n)    __REG32((hw_base) + 0x200 + ((n)/32) * 4)
+#define GIC_DIST_PENDING_CLEAR(hw_base, n)  __REG32((hw_base) + 0x280 + ((n)/32) * 4)
+#define GIC_DIST_ACTIVE_SET(hw_base, n)     __REG32((hw_base) + 0x300 + ((n)/32) * 4)
+#define GIC_DIST_ACTIVE_CLEAR(hw_base, n)   __REG32((hw_base) + 0x380 + ((n)/32) * 4)
+#define GIC_DIST_PRI(hw_base, n)            __REG32((hw_base) + 0x400 +  ((n)/4) * 4)
+#define GIC_DIST_TARGET(hw_base, n)         __REG32((hw_base) + 0x800 +  ((n)/4) * 4)
+#define GIC_DIST_CONFIG(hw_base, n)         __REG32((hw_base) + 0xc00 + ((n)/16) * 4)
+#define GIC_DIST_SOFTINT(hw_base)           __REG32((hw_base) + 0xf00)
+#define GIC_DIST_CPENDSGI(hw_base, n)       __REG32((hw_base) + 0xf10 + ((n)/4) * 4)
+#define GIC_DIST_ICPIDR2(hw_base)           __REG32((hw_base) + 0xfe8)
 
-void handleSpuriousIRQ(void);
+int arm_gic_dist_init(rt_uint32_t index, rt_uint32_t dist_base, int irq_start);
+int arm_gic_cpu_init(rt_uint32_t index, rt_uint32_t cpu_base);
 
-void rt_hw_interrupt_umask(int vector);
+void arm_gic_mask(rt_uint32_t index, int irq);
+void arm_gic_umask(rt_uint32_t index, int irq);
+void arm_gic_set_cpu(rt_uint32_t index, int irq, unsigned int cpumask);
+void arm_gic_set_group(rt_uint32_t index, int vector, int group);
 
-int rt_hw_interrupt_get_irq(void);
+int arm_gic_get_active_irq(rt_uint32_t index);
+void arm_gic_ack(rt_uint32_t index, int irq);
 
-void rt_hw_interrupt_ack(int fiq_irq);
-#endif /* !__ARCH_MACHINE_GIC400_H */
+void arm_gic_clear_active(rt_uint32_t index, int irq);
+void arm_gic_clear_pending(rt_uint32_t index, int irq);
+
+void arm_gic_dump_type(rt_uint32_t index);
+void arm_gic_dump(rt_uint32_t index);
+
+#endif
 
diff --git a/libcpu/aarch64/cortex-a72/interrupt.c b/libcpu/aarch64/cortex-a72/interrupt.c
index d770259d61..6fec968dc2 100644
--- a/libcpu/aarch64/cortex-a72/interrupt.c
+++ b/libcpu/aarch64/cortex-a72/interrupt.c
@@ -13,8 +13,10 @@
 #include <gic_pl400.h>
 #include <board.h>
 #include <armv8.h>
+#include "iomap.h"
 
 #define MAX_HANDLERS                256
+#define GIC_ACK_INTID_MASK          0x000003ff
 
 #ifdef RT_USING_SMP
 #define rt_interrupt_nest rt_cpu_self()->irq_nest
@@ -41,7 +43,15 @@ void rt_hw_vector_init(void)
  */
 void rt_hw_interrupt_init(void)
 {
-    initIRQController();
+
+    rt_uint32_t gic_cpu_base = 0;
+    rt_uint32_t gic_dist_base = 0;
+
+    /* initialize ARM GIC */
+    gic_dist_base = GIC_PL400_DISTRIBUTOR_PPTR;
+    gic_cpu_base = GIC_PL400_CONTROLLER_PPTR;
+    arm_gic_dist_init(0, gic_dist_base, 0);
+    arm_gic_cpu_init(0, gic_cpu_base);
 }
 
 /**
@@ -70,4 +80,40 @@ rt_isr_handler_t rt_hw_interrupt_install(int vector, rt_isr_handler_t handler,
     }
 
     return old_handler;
-}
\ No newline at end of file
+}
+
+/**
+ * This function will mask a interrupt.
+ * @param vector the interrupt number
+ */
+void rt_hw_interrupt_mask(int vector)
+{
+    arm_gic_mask(0, vector);
+}
+
+/**
+ * This function will un-mask a interrupt.
+ * @param vector the interrupt number
+ */
+void rt_hw_interrupt_umask(int vector)
+{
+    arm_gic_umask(0, vector);
+}
+
+/**
+ * This function returns the active interrupt number.
+ * @param none
+ */
+int rt_hw_interrupt_get_irq(void)
+{
+    return arm_gic_get_active_irq(0) & GIC_ACK_INTID_MASK;
+}
+
+/**
+ * This function acknowledges the interrupt.
+ * @param vector the interrupt number
+ */
+void rt_hw_interrupt_ack(int vector)
+{
+    arm_gic_ack(0, vector);
+}

From 8a965bce46293b5e8dacaba58dd65976f988c3a7 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Fri, 17 Apr 2020 17:09:57 +0800
Subject: [PATCH 37/83] Update kernel.h

thead -> thread
---
 documentation/doxygen/kernel.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/documentation/doxygen/kernel.h b/documentation/doxygen/kernel.h
index b54144780b..527ce835f0 100644
--- a/documentation/doxygen/kernel.h
+++ b/documentation/doxygen/kernel.h
@@ -87,7 +87,7 @@
  *   priority would get the resource.
  *
  * RT-Thread operating systems supports event/fast event, mail box and message queue.
- * - The event mechanism is used to awake a thead by setting one or more corresponding
+ * - The event mechanism is used to awake a thread by setting one or more corresponding
  * bit of a binary number when an event ocurs.
  * - The fast event supports event thread queue. Once a one bit event occurs, the corresponding
  * blocked thread can be found out timing accurately, then will be waked up.

From 8e57dcb723071b37e09a06decddc16569ae79a77 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Fri, 17 Apr 2020 18:39:04 +0800
Subject: [PATCH 38/83] Update tcpsendpacket.c

---
 examples/network/tcpsendpacket.c | 37 +++++++++++++++++++-------------
 1 file changed, 22 insertions(+), 15 deletions(-)

diff --git a/examples/network/tcpsendpacket.c b/examples/network/tcpsendpacket.c
index 75134c19a2..462de6000d 100644
--- a/examples/network/tcpsendpacket.c
+++ b/examples/network/tcpsendpacket.c
@@ -1,7 +1,7 @@
 #include <rtthread.h>
 
-#include <netdb.h>   /* Ϊ�˽�������������Ҫ����netdb.hͷ�ļ� */
-#include <sys/socket.h> /* ʹ��BSD socket����Ҫ����socket.hͷ�ļ� */
+#include <netdb.h>   /* 为了解析主机名，需要包含netdb.h头文件 */
+#include <sys/socket.h> /* 使用BSD socket，需要包含socket.h头文件 */
 
 void tcp_senddata(const char *url, int port, int length)
 {
@@ -10,45 +10,52 @@ void tcp_senddata(const char *url, int port, int length)
     struct sockaddr_in server_addr;
     rt_uint8_t *buffer_ptr;
 
-    /* ͨ��������ڲ���url���host��ַ��������������������������� */
+    /* 通过函数入口参数url获得host地址（如果是域名，会做域名解析） */
     host = gethostbyname(url);
-    /* ����һ��socket��������SOCKET_STREAM��TCP���� */
+    /* 创建一个socket，类型是SOCKET_STREAM，TCP类型 */
     if ((sock = socket(AF_INET, SOCK_STREAM, IPPROTO_TCP)) == -1)
     {
-        /* ����socketʧ�� */
+        /* 创建socket失败 */
         rt_kprintf("Socket error\n");
         return;
     }
 
-    /* �����ڴ� */
+    /* 申请内存 */
     buffer_ptr = rt_malloc(length);
-    /* ���췢������ */
+    if(RT_NULL == buffer_ptr)
+    {
+        /* 申请内存失败 */
+        rt_kprintf("Not enough memory\n");
+        return;        
+    }
+    
+    /* 构造发送数据 */
     for (index = 0; index < length; index ++)
         buffer_ptr[index] = index & 0xff;
 
     timeout = 100;
-    /* ���÷��ͳ�ʱʱ��100ms */
+    /* 设置发送超时时间100ms */
     setsockopt(sock, SOL_SOCKET, SO_SNDTIMEO, &timeout, sizeof(timeout));
-    /* ��ʼ��Ԥ���ӵķ���˵�ַ */
+    /* 初始化预连接的服务端地址 */
     server_addr.sin_family = AF_INET;
     server_addr.sin_port = htons(port);
     server_addr.sin_addr = *((struct in_addr *)host->h_addr);
     rt_memset(&(server_addr.sin_zero), 0, sizeof(server_addr.sin_zero));
 
-    /* ���ӵ������ */
+    /* 连接到服务端 */
     err = connect(sock, (struct sockaddr *)&server_addr, sizeof(struct sockaddr));
     rt_kprintf("TCP thread connect error code: %d\n", err);
 
     while (1)
     {
-        /* �������ݵ�sock���� */
+        /* 发送数据到sock连接 */
         result = send(sock, buffer_ptr, length, MSG_DONTWAIT);
-        if (result < 0) //���ݷ��ʹ�����
+        if (result < 0) //数据发送错误处理
         {
             rt_kprintf("TCP thread send error: %d\n", result);
             closesocket(sock);
 
-            /* �ر����ӣ����´������� */
+            /* 关闭连接，重新创建连接 */
             rt_thread_delay(10);
 
             if ((sock = socket(AF_INET, SOCK_STREAM, IPPROTO_TCP)) == -1)
@@ -59,7 +66,7 @@ void tcp_senddata(const char *url, int port, int length)
         }
         else if (result == 0)
         {
-            /* ��ӡsend��������ֵΪ0�ľ�����Ϣ */
+            /* 打印send函数返回值为0的警告信息 */
             rt_kprintf("\n Send warning,send function return 0.\r\n");
         }
     }
@@ -67,7 +74,7 @@ void tcp_senddata(const char *url, int port, int length)
 
 #ifdef RT_USING_FINSH
 #include <finsh.h>
-/* ���tcpclient������finsh shell�� */
+/* 输出tcpclient函数到finsh shell中 */
 FINSH_FUNCTION_EXPORT(tcp_senddata, send a packet through tcp connection);
 #endif
 

From 993835b5ed834e1ab49e637bcac22019b9bc461b Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Fri, 17 Apr 2020 18:44:15 +0800
Subject: [PATCH 39/83] Update tcpsendpacket.c

---
 examples/network/tcpsendpacket.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/network/tcpsendpacket.c b/examples/network/tcpsendpacket.c
index 462de6000d..47bb562506 100644
--- a/examples/network/tcpsendpacket.c
+++ b/examples/network/tcpsendpacket.c
@@ -25,7 +25,7 @@ void tcp_senddata(const char *url, int port, int length)
     if(RT_NULL == buffer_ptr)
     {
         /* 申请内存失败 */
-        rt_kprintf("Not enough memory\n");
+        rt_kprintf("No memory\n");
         return;        
     }
     

From 90f41ef8a2a9e7f71343be12d2f73122e17b1fc2 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Fri, 17 Apr 2020 19:12:18 +0800
Subject: [PATCH 40/83] Update start_gcc.S

---
 libcpu/arm/s3c24x0/start_gcc.S | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/libcpu/arm/s3c24x0/start_gcc.S b/libcpu/arm/s3c24x0/start_gcc.S
index 4adc458094..cc2b2f6310 100644
--- a/libcpu/arm/s3c24x0/start_gcc.S
+++ b/libcpu/arm/s3c24x0/start_gcc.S
@@ -191,7 +191,7 @@ reset:
 copy_loop:
 	ldmia	r0!, {r3-r10}			/* copy from source address [r0]    */
 	stmia	r1!, {r3-r10}			/* copy to   target address [r1]    */
-	cmp		r0, r2					/* until source end addreee [r2]    */
+	cmp		r0, r2			/* until source end address [r2]    */
 	ble		copy_loop
 
 	/* setup stack */

From 5e507448ee71499aa1fbaa1f273372318f569331 Mon Sep 17 00:00:00 2001
From: David Lin <linpeng1577@gmail.com>
Date: Fri, 17 Apr 2020 19:18:52 +0800
Subject: [PATCH 41/83] Update start_gcc.S

---
 libcpu/arm/s3c44b0/start_gcc.S | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/libcpu/arm/s3c44b0/start_gcc.S b/libcpu/arm/s3c44b0/start_gcc.S
index 65b3d422dd..4c448a344f 100644
--- a/libcpu/arm/s3c44b0/start_gcc.S
+++ b/libcpu/arm/s3c44b0/start_gcc.S
@@ -107,7 +107,7 @@ reset:
 copy_loop:
 	ldmia	r0!, {r3-r10}	/* copy from source address [r0]    */
 	stmia	r1!, {r3-r10}	/* copy to   target address [r1]    */
-	cmp	r0, r2				/* until source end addreee [r2]    */
+	cmp	r0, r2		/* until source end address [r2]    */
 	ble	copy_loop
 #endif
 	

From ee4cabe69f90cd2bde042d7d8d114e420b09319f Mon Sep 17 00:00:00 2001
From: Huaqi Fang <578567190@qq.com>
Date: Fri, 17 Apr 2020 21:07:29 +0800
Subject: [PATCH 42/83] [BSP][Nuclei] Add Nuclei RISC-V Processor support

* Nuclei RISC-V Processor support is added both RV32 and RV64
* Nuclei RVSTAR BSP is added, UART driver is added
* MSH works well in RVSTAR board

---------------------------

Squashed commit of the following:

commit b7368bc2ed725c42f9adc297d0e9cf3ed706a520
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 17 14:38:54 2020 +0800

    [BSP][Nuclei] Pretty source code

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 2c42a997f7b5d8aa53bdaf19ccb30596091a112d
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 16 15:51:03 2020 +0800

    [libcpu] Remove ARCH_NUCLEI in libcpu kconfig

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 915ad4c076ff3d7cebda896537605e7f7939b7af
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 16 15:50:00 2020 +0800

    [BSP][Nuclei] Remove ARCH_NUCLEI in bsp KConfig

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit fe43869c79675a25669447d57ea5d77385e07ca5
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 15 12:43:20 2020 +0800

    [BSP][NUCLEI] Simply application main.c

    Remove previous complicated application of gd32vf103_rvstar

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 8fd31727bc7ff51c83a3c47840cff1bfb100c0ba
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 15 12:38:04 2020 +0800

    [BSP][NUCLEI] Format application and board source code

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit b432308b20cdf24dfcc1398511d1d83bce6a9df2
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 15 11:58:28 2020 +0800

    [BSP][Nuclei] Format source code of drivers of gd32vf103

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 7366173d749d8a51ed8d48eca09007d27aee8ad8
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 15 11:54:02 2020 +0800

    [LIBCPU][NUCLEI] Optimize nuclei cpu portable code

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 8c2cd4745b7279a6721946d119441bbf7fd1a9c2
Author: Huaqi Fang <578567190@qq.com>
Date:   Tue Apr 14 15:45:42 2020 +0800

    nuclei: Update README.md

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit fa8a2f24ea5e4dbce714ffda16c1ce558e5b5ddb
Author: Huaqi Fang <578567190@qq.com>
Date:   Tue Apr 14 14:06:54 2020 +0800

    nuclei: Add gpio driver not tested

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 1be40bc50be43dfcdd105291bd24355498f9fef3
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 9 14:55:22 2020 +0800

    Nuclei: Update README.md

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 4c8beb204b7ee3e38c04e1f23a1f7e4ce48aa196
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 9 10:20:25 2020 +0800

    Nuclei: Change idle stack size from 256 to 396 bytes

    If changed to 396 bytes, then debug optimization level changed
    from O2 to O0, and the application can run successfully without
    stack overflow issue of tidle0 task
    warning: tidle0 stack is close to end of stack address.

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit da2bcf5c56ef32b611405a8e591ecd3f1e598b11
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 9 10:11:40 2020 +0800

    nuclei: Remove unused kconfig

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 0b932c677a7934d60e70da141744790aec202ef6
Author: Huaqi Fang <578567190@qq.com>
Date:   Thu Apr 9 09:32:22 2020 +0800

    nuclei: optimize drivers support

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 0431f6f01f6efab2900de552abede83639415431
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 8 19:28:02 2020 +0800

    tools: Update mkdist.py for nuclei bsp

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 0e1f502edfddff93a4a66c041be68560ef4828eb
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 8 18:46:58 2020 +0800

    nuclei: optimize rvstar support directory

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 1131f6e6483d8f2fbafe07f4e598fc8f802ee85d
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 8 18:37:24 2020 +0800

    nuclei: update kconfig

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit ad81c1d3bf9d80d2b561c94e903e7ce4ca2c68c6
Author: Huaqi Fang <578567190@qq.com>
Date:   Wed Apr 8 15:43:00 2020 +0800

    nuclei: Rename board name

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit d780138a1abf5da5097cc89e6a428ebeae06f284
Author: Huaqi Fang <578567190@qq.com>
Date:   Tue Apr 7 09:36:19 2020 +0800

    libcpu: Add Nuclei arch option in KConfig

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 60320d34b1d88315efe1b566fd6bc75c69851f06
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 3 16:51:01 2020 +0800

    nuclei: Update nuclei sdk of rt-thread support

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit a042b806efe0ea3bc9dba80ebc7696e5941ba35f
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 3 11:34:09 2020 +0800

    nuclei: modify application for not print anything

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 2a9603adcb584b29886a2b93ded2473f4e8bffb1
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 3 11:31:01 2020 +0800

    nuclei: Add .gitignore for nuclei bsp

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 34aaf6aebae75c3ee9d38cc17e6bdb826ed9e357
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 3 11:28:06 2020 +0800

    nuclei_sdk: update link script of rvstar to contain rt-thread needed sections

            /* section information for finsh shell */
            . = ALIGN(4);
            __fsymtab_start = .;
            KEEP(*(FSymTab))
            __fsymtab_end = .;

            . = ALIGN(4);
            __vsymtab_start = .;
            KEEP(*(VSymTab))
            __vsymtab_end = .;

            /* section information for initial. */
            . = ALIGN(4);
            __rt_init_start = .;
            KEEP(*(SORT(.rti_fn*)))
            __rt_init_end = .;

    The above code placed in rodata section

    Signed-off-by: Huaqi Fang <578567190@qq.com>

commit 3451466e9d8da3c3c8a631be69f3c7a5e6220c21
Author: Huaqi Fang <578567190@qq.com>
Date:   Fri Apr 3 10:04:42 2020 +0800

    bsp: Add initial commit of nuclei rvstar board bsp

    Signed-off-by: Huaqi Fang <578567190@qq.com>

Signed-off-by: Huaqi Fang <578567190@qq.com>
---
 bsp/nuclei/.gitignore                         |  26 +
 bsp/nuclei/gd32vf103_rvstar/.config           | 453 +++++++++++++++
 bsp/nuclei/gd32vf103_rvstar/Kconfig           |  28 +
 bsp/nuclei/gd32vf103_rvstar/README.md         | 209 +++++++
 bsp/nuclei/gd32vf103_rvstar/SConscript        |  17 +
 bsp/nuclei/gd32vf103_rvstar/SConstruct        |  85 +++
 .../gd32vf103_rvstar/applications/SConscript  |  11 +
 .../gd32vf103_rvstar/applications/main.c      |  19 +
 bsp/nuclei/gd32vf103_rvstar/board/Kconfig     |  47 ++
 bsp/nuclei/gd32vf103_rvstar/board/SConscript  |  11 +
 bsp/nuclei/gd32vf103_rvstar/board/board.c     |  67 +++
 bsp/nuclei/gd32vf103_rvstar/board/board.h     |  21 +
 bsp/nuclei/gd32vf103_rvstar/rtconfig.h        | 181 ++++++
 bsp/nuclei/gd32vf103_rvstar/rtconfig.py       |  58 ++
 .../gd32vf103/HAL_Drivers/SConscript          |  21 +
 .../gd32vf103/HAL_Drivers/drv_config.h        |  26 +
 .../gd32vf103/HAL_Drivers/drv_gpio.c          | 520 ++++++++++++++++++
 .../gd32vf103/HAL_Drivers/drv_gpio.h          |  51 ++
 .../gd32vf103/HAL_Drivers/drv_usart.c         | 347 ++++++++++++
 .../gd32vf103/HAL_Drivers/drv_usart.h         |  36 ++
 libcpu/risc-v/SConscript                      |   3 +-
 libcpu/risc-v/nuclei/SConscript               |  14 +
 libcpu/risc-v/nuclei/context_gcc.S            | 188 +++++++
 libcpu/risc-v/nuclei/cpuport.c                | 259 +++++++++
 libcpu/risc-v/nuclei/cpuport.h                |  40 ++
 libcpu/risc-v/nuclei/interrupt_gcc.S          | 218 ++++++++
 tools/mkdist.py                               |   7 +
 27 files changed, 2962 insertions(+), 1 deletion(-)
 create mode 100644 bsp/nuclei/.gitignore
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/.config
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/Kconfig
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/README.md
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/SConscript
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/SConstruct
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/applications/SConscript
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/applications/main.c
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/board/Kconfig
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/board/SConscript
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/board/board.c
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/board/board.h
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/rtconfig.h
 create mode 100644 bsp/nuclei/gd32vf103_rvstar/rtconfig.py
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/SConscript
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_config.h
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.c
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.h
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.c
 create mode 100644 bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.h
 create mode 100644 libcpu/risc-v/nuclei/SConscript
 create mode 100644 libcpu/risc-v/nuclei/context_gcc.S
 create mode 100644 libcpu/risc-v/nuclei/cpuport.c
 create mode 100644 libcpu/risc-v/nuclei/cpuport.h
 create mode 100644 libcpu/risc-v/nuclei/interrupt_gcc.S

diff --git a/bsp/nuclei/.gitignore b/bsp/nuclei/.gitignore
new file mode 100644
index 0000000000..975dcc6995
--- /dev/null
+++ b/bsp/nuclei/.gitignore
@@ -0,0 +1,26 @@
+*.i
+*.o
+*.d
+*.elf
+*.diss
+*.map
+*.bin
+*.log
+.vscode
+
+*.dump
+*.verilog
+
+*.swp
+*.swo
+
+prebuilt_tools/
+setup_config.sh
+setup_config.bat
+
+tags
+TAGS
+TAG
+CTAGS
+Makefile.local
+Makefile.global
diff --git a/bsp/nuclei/gd32vf103_rvstar/.config b/bsp/nuclei/gd32vf103_rvstar/.config
new file mode 100644
index 0000000000..c68135acc4
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/.config
@@ -0,0 +1,453 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=100
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=396
+CONFIG_RT_USING_TIMER_SOFT=y
+CONFIG_RT_TIMER_THREAD_PRIO=4
+CONFIG_RT_TIMER_THREAD_STACK_SIZE=512
+CONFIG_RT_DEBUG=y
+CONFIG_RT_DEBUG_COLOR=y
+CONFIG_RT_DEBUG_INIT_CONFIG=y
+CONFIG_RT_DEBUG_INIT=1
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=128
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart4"
+CONFIG_RT_VER_NUM=0x40003
+# CONFIG_RT_USING_CPU_FFS is not set
+CONFIG_ARCH_RISCV=y
+CONFIG_ARCH_RISCV32=y
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+# CONFIG_FINSH_USING_MSH_ONLY is not set
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+CONFIG_RT_USING_DFS=y
+CONFIG_DFS_USING_WORKDIR=y
+CONFIG_DFS_FILESYSTEMS_MAX=2
+CONFIG_DFS_FILESYSTEM_TYPES_MAX=2
+CONFIG_DFS_FD_MAX=16
+# CONFIG_RT_USING_DFS_MNTTABLE is not set
+# CONFIG_RT_USING_DFS_ELMFAT is not set
+CONFIG_RT_USING_DFS_DEVFS=y
+# CONFIG_RT_USING_DFS_ROMFS is not set
+# CONFIG_RT_USING_DFS_RAMFS is not set
+# CONFIG_RT_USING_DFS_UFFS is not set
+# CONFIG_RT_USING_DFS_JFFS2 is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_PM is not set
+# CONFIG_RT_USING_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+# CONFIG_RT_USING_WDT is not set
+# CONFIG_RT_USING_AUDIO is not set
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+CONFIG_RT_USING_POSIX=y
+# CONFIG_RT_USING_POSIX_MMAP is not set
+# CONFIG_RT_USING_POSIX_TERMIOS is not set
+# CONFIG_RT_USING_POSIX_AIO is not set
+# CONFIG_RT_USING_MODULE is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_NRF5X_SDK is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MULTI_RTIMER is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_EASYBLINK is not set
+# CONFIG_PKG_USING_PMS_SERIES is not set
+CONFIG_PKG_USING_NUCLEI_SDK=y
+CONFIG_PKG_NUCLEI_SDK_PATH="/packages/peripherals/nuclei_sdk"
+# CONFIG_PKG_USING_NUCLEI_SDK_V023 is not set
+CONFIG_PKG_USING_NUCLEI_SDK_LATEST_VERSION=y
+CONFIG_PKG_NUCLEI_SDK_VER="latest"
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_GD32VF103V=y
+
+#
+# Onboard Peripheral Drivers
+#
+CONFIG_BSP_USING_UART_CONSOLE=y
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_UART=y
+# CONFIG_BSP_USING_UART0 is not set
+# CONFIG_BSP_USING_UART1 is not set
+# CONFIG_BSP_USING_UART2 is not set
+# CONFIG_BSP_USING_UART3 is not set
+CONFIG_BSP_USING_UART4=y
+
+#
+# Board extended module Drivers
+#
+CONFIG_SOC_GD32VF103=y
diff --git a/bsp/nuclei/gd32vf103_rvstar/Kconfig b/bsp/nuclei/gd32vf103_rvstar/Kconfig
new file mode 100644
index 0000000000..fb1ab0ffd5
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/Kconfig
@@ -0,0 +1,28 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+ 
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "board/Kconfig"
+
+config SOC_GD32VF103
+    bool
+    select ARCH_RISCV32
+    select PKG_USING_NUCLEI_SDK
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    default y
diff --git a/bsp/nuclei/gd32vf103_rvstar/README.md b/bsp/nuclei/gd32vf103_rvstar/README.md
new file mode 100644
index 0000000000..f9575aa2ee
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/README.md
@@ -0,0 +1,209 @@
+# 芯来科技RVSTAR开发板 #
+
+## 简介
+
+**RVSTAR开发板** 是由芯来科技公司推出的基于采用芯来科技RISC-V架构处理器芯片的GD32VF103的开发板。
+
+更多关于 **RVSTAR开发板** 开发板的详细资料请参见 [RVSTAR开发板快速入门](https://www.rvmcu.com/quickstart-quickstart-index-u-RV_STAR.html)
+
+### 板载资源
+
+| 硬件 | 描述 |
+| ---  | --- |
+| 内核 | Nuclei N205 |
+| 架构 | 32-bit RV32IMAC |
+| 主频 | 108 MHz |
+
+## 工具安装
+
+### 安装工具链
+
+请根据[安装Nuclei RISC-V GCC Toolchain和OpenOCD](https://doc.nucleisys.com/nuclei_sdk/quickstart.html#setup-tools-and-environment) 来安装依赖的工具。
+
+### 添加环境变量
+
+将Nuclei RISC-V GCC Toolchain和OpenOCD的环境变量进行设置。
+
+#### Windows
+
+假设工具安装在 **D:\Software\Nuclei**目录下, 则可以修改系统环境变量**PATH**,
+将**D:\Software\Nuclei\gcc\bin;D:\Software\Nuclei\openocd\bin;**增加到**PATH**中。
+
+或者在ENV工具命令行中运行
+
+~~~cmd
+set PATH=D:\Software\Nuclei\gcc\bin;D:\Software\Nuclei\openocd\bin;%PATH%
+~~~
+
+#### Linux
+
+假设工具安装在 **~/Software/Nuclei**目录下, 通过在Linux的``.bashrc``增加如下一行代码
+来添加环境变量。
+
+~~~bash
+export PATH=~/Software/Nuclei/gcc/bin:~/Software/Nuclei/openocd/bin:$PATH
+~~~
+
+或者在ENV工具命令行中运行
+
+~~~bash
+export PATH=~/Software/Nuclei/gcc/bin:~/Software/Nuclei/openocd/bin:$PATH
+~~~
+
+**注意**: 对应的RISC-V GCC和OPENOCD的路径请替换成自己安装的路径。
+
+## 烧写及执行
+
+### [驱动设置](https://doc.nucleisys.com/nuclei_board_labs/hw/hw.html#on-board-debugger-driver)
+
+### 编译程序
+
+下载好[RT-Thread](https://github.com/RT-Thread/rt-thread)的代码和[ENV工具](https://www.rt-thread.org/document/site/tutorial/env-video/)以后。
+
+按照ENV工具的教程, 在**rt-thread\bsp\nuclei\gd32vf103_rvstar**目录打开ENV工具命令行。
+
+**注意**: 请确保Nuclei GCC和Nuclei OpenOCD的路径设置正确无误。
+
+1. 运行 ``pkgs --update``来下载最新的依赖的**Nuclei SDK**开发包
+2. **可选**: 运行 ``menuconfig``来进行内核配置
+3. 运行 ``scons -c``清理之前的编译结果
+4. 运行 ``scons``来进行代码的编译
+
+### 下载程序
+
+在保证程序能够正常编译后, 在相同ENV终端执行``scons --run upload``进行代码的下载。
+
+正常下载的输出如下:
+
+~~~
+scons: Reading SConscript files ...
+Supported downloaded modes for board gd32vf103v_rvstar are flashxip, chosen downloaded mode is flashxip
+Upload application rtthread.elf using openocd and gdb
+riscv-nuclei-elf-gdb rtthread.elf -ex "set remotetimeout 240"                     -ex "target remote | openocd --pipe -f D:/workspace/Sourcecode/rt-thread/bsp/nuclei/gd32vf103_rvstar/packages/nuclei_sdk-latest/SoC/gd32vf103/Board/gd32vf103v_rvstar/openocd_gd32vf103.cfg"                     --batch -ex "monitor halt" -ex "monitor flash protect 0 0 last off" -ex "load"                     -ex "monitor resume" -ex "monitor shutdown" -ex "quit"
+D:\Software\Nuclei\gcc\bin\riscv-nuclei-elf-gdb.exe: warning: Couldn't determine a path for the index cache directory.
+
+Nuclei OpenOCD, 64-bit Open On-Chip Debugger 0.10.0+dev-00014-g0eae03214 (2019-12-12-07:43)
+Licensed under GNU GPL v2
+For bug reports, read
+        http://openocd.org/doc/doxygen/bugs.html
+rt_thread_idle_entry (parameter=0x0) at D:\workspace\Sourcecode\rt-thread\src\idle.c:251
+251                 if (idle_hook_list[i] != RT_NULL)
+cleared protection for sectors 0 through 127 on flash bank 0
+
+Loading section .init, size 0x264 lma 0x8000000
+Loading section .text, size 0x140de lma 0x8000280
+Loading section .rodata, size 0x37c0 lma 0x8014360
+Loading section .data, size 0x404 lma 0x8017b20
+Start address 0x800015c, load size 98054
+Transfer rate: 8 KB/sec, 10894 bytes/write.
+shutdown command invoked
+A debugging session is active.
+
+        Inferior 1 [Remote target] will be detached.
+
+Quit anyway? (y or n) [answered Y; input not from terminal]
+Remote communication error.  Target disconnected.: Success.
+~~~
+
+下载程序之后, 连接串口(115200-N-8-1), 可以看到 RT-Thread 的输出信息：
+
+```
+initialize rti_board_start:0 done
+
+ \ | /
+- RT -     Thread Operating System
+ / | \     4.0.3 build Apr  9 2020
+ 2006 - 2020 Copyright by rt-thread team
+do components initialization.
+initialize rti_board_end:0 done
+initialize dfs_init:0 done
+initialize libc_system_init:0 done
+initialize finsh_system_init:0 done
+msh />
+```
+
+在串口终端(我这里使用的是TeraTerm)输入``ps``即可查看当前线程工作情况:
+
+~~~
+msh />ps
+thread   pri  status      sp     stack size max used left tick  error
+-------- ---  ------- ---------- ----------  ------  ---------- ---
+thread01  19  suspend 0x00000158 0x0000018c    87%   0x00000005 000
+thread00  19  suspend 0x00000158 0x0000018c    87%   0x00000005 000
+tshell    20  running 0x00000258 0x00001000    18%   0x00000004 000
+tidle0    31  ready   0x000000a8 0x0000018c    59%   0x0000000e 000
+timer      4  suspend 0x000000f8 0x00000200    49%   0x00000009 000
+main      10  suspend 0x00000168 0x00000800    36%   0x00000006 000
+msh />
+~~~
+
+### 调试程序
+
+在保证程序编译成功后, 在相同ENV终端执行``scons --run debug``进行代码在命令行下进行GDB调试。
+
+正常的调试输出如下：
+
+~~~
+scons: Reading SConscript files ...
+Supported downloaded modes for board gd32vf103v_rvstar are flashxip, chosen downloaded mode is flashxip
+Debug application rtthread.elf using openocd and gdb
+riscv-nuclei-elf-gdb rtthread.elf -ex "set remotetimeout 240"                     -ex "target remote | openocd --pipe -f D:/workspace/Sourcecode/rt-thread/bsp/nuclei/gd32vf103_rvstar/packages/nuclei_sdk-latest/SoC/gd32vf103/Board/gd32vf103v_rvstar/openocd_gd32vf103.cfg"
+D:\Software\Nuclei\gcc\bin\riscv-nuclei-elf-gdb.exe: warning: Couldn't determine a path for the index cache directory.
+GNU gdb (GDB) 8.3.0.20190516-git
+Copyright (C) 2019 Free Software Foundation, Inc.
+License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
+This is free software: you are free to change and redistribute it.
+There is NO WARRANTY, to the extent permitted by law.
+Type "show copying" and "show warranty" for details.
+This GDB was configured as "--host=i686-w64-mingw32 --target=riscv-nuclei-elf".
+Type "show configuration" for configuration details.
+For bug reporting instructions, please see:
+<http://www.gnu.org/software/gdb/bugs/>.
+Find the GDB manual and other documentation resources online at:
+    <http://www.gnu.org/software/gdb/documentation/>.
+
+For help, type "help".
+Type "apropos word" to search for commands related to "word"...
+Reading symbols from rtthread.elf...
+Remote debugging using | openocd --pipe -f D:/workspace/Sourcecode/rt-thread/bsp/nuclei/gd32vf103_rvstar/packages/nuclei_sdk-latest/SoC/gd32vf103/Board/gd32vf103v_rvstar/openocd_gd32vf103.cfg Nuclei OpenOCD, 64-bit Open On-Chip Debugger 0.10.0+dev-00014-g0eae03214 (2019-12-12-07:43)
+Licensed under GNU GPL v2
+For bug reports, read
+        http://openocd.org/doc/doxygen/bugs.html
+rt_thread_idle_entry (parameter=0x0) at D:\workspace\Sourcecode\rt-thread\src\idle.c:249
+249             for (i = 0; i < RT_IDLE_HOOK_LIST_SIZE; i++)
+(gdb)
+(gdb) b main.c:35
+Breakpoint 1 at 0x8000290: file applications\main.c, line 35.
+(gdb) c
+Continuing.
+Note: automatically using hardware breakpoints for read-only addresses.
+
+Breakpoint 1, thread_entry (parameter=0x0) at applications\main.c:35
+35              rt_thread_mdelay(500);
+(gdb)
+~~~
+
+调试例子参见如下文档:
+
+* https://doc.nucleisys.com/nuclei_sdk/quickstart.html#debug-application
+
+为了更方便的进行调试, 也可以下载**Nuclei Studio**集成开发环境, 创建一个Debug Configuration, 选择编译好的
+ELF文件, 然后配置OPENOCD和GDB即可, OPENOCD配置文件路径为**bsp\nuclei\gd32vf103_rvstar\packages\nuclei_sdk-latest\SoC\gd32vf103\Board\gd32vf103v_rvstar\openocd_gd32vf103.cfg**
+
+
+## 驱动支持情况
+
+| 驱动 | 支持情况  |  备注  |
+| ------ | ----  | :------:  |
+| UART | 支持 | RV-STAR板载串口是UART4 |
+
+**注:**
+
+- 适配RT-Thread的驱动框架的代码在 [../libraries/gd32vf103/HAL_Drivers](../libraries/gd32vf103/HAL_Drivers)目录下。
+- 如果有开发者想适配更多的驱动, 请在对应目录下增加驱动适配支持。
+
+## 联系人信息
+
+维护人：
+- [fanghuaqi](https://github.com/fanghuaqi)
+
diff --git a/bsp/nuclei/gd32vf103_rvstar/SConscript b/bsp/nuclei/gd32vf103_rvstar/SConscript
new file mode 100644
index 0000000000..014c428d0a
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/SConscript
@@ -0,0 +1,17 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+ASFLAGS = ' -I' + cwd
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/nuclei/gd32vf103_rvstar/SConstruct b/bsp/nuclei/gd32vf103_rvstar/SConstruct
new file mode 100644
index 0000000000..7adcd69070
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/SConstruct
@@ -0,0 +1,85 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+from building import *
+
+TARGET = 'rtthread.' + rtconfig.TARGET_EXT
+
+AddOption('--run',
+        dest = 'run',
+        type='string',
+        nargs=1,
+        action = 'store',
+        default = "",
+        help = 'Upload or debug application using openocd')
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+env['ASCOM'] = env['ASPPCOM']
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+
+GDB = rtconfig.GDB
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT)
+
+bsp_library_type = rtconfig.NUCLEI_SDK_SOC
+rtconfig.BSP_LIBRARY_TYPE = bsp_library_type
+
+openocd_cfg = rtconfig.NUCLEI_SDK_OPENOCD_CFG.replace('\\', '/')
+
+# include hal drivers
+hal_sconscript = os.path.join(libraries_path_prefix, bsp_library_type, 'HAL_Drivers', 'SConscript')
+
+if os.path.isfile(hal_sconscript):
+    objs.extend(SConscript(hal_sconscript))
+
+# make a building
+DoBuilding(TARGET, objs)
+
+# Run upload or debug if --run=upload or --upload=debug
+run_target = GetOption('run')
+SUPPORT_RUN_TARGETS = ["upload", "debug"]
+if run_target in SUPPORT_RUN_TARGETS:
+    if os.path.isfile(TARGET):
+        if run_target == "upload":
+            upload_cmd = '{} {} -ex "set remotetimeout 240" \
+                    -ex "target remote | openocd --pipe -f {}" \
+                    --batch -ex "monitor halt" -ex "monitor flash protect 0 0 last off" -ex "load" \
+                    -ex "monitor resume" -ex "monitor shutdown" -ex "quit"'.format(GDB, TARGET, openocd_cfg)
+            print("Upload application {} using openocd and gdb".format(TARGET))
+            print(upload_cmd)
+            os.system(upload_cmd)
+        elif run_target == "debug":
+            debug_cmd = '{} {} -ex "set remotetimeout 240" \
+                    -ex "target remote | openocd --pipe -f {}"'.format(GDB, TARGET, openocd_cfg)
+            print("Debug application {} using openocd and gdb".format(TARGET))
+            print(debug_cmd)
+            os.system(debug_cmd)
+    else:
+        print(TARGET + ' not exist, please run scons first!!')
+    exit(0)
diff --git a/bsp/nuclei/gd32vf103_rvstar/applications/SConscript b/bsp/nuclei/gd32vf103_rvstar/applications/SConscript
new file mode 100644
index 0000000000..ef1c39fd83
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/applications/SConscript
@@ -0,0 +1,11 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+src = Glob('*.c')
+CPPPATH = [cwd, ]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/nuclei/gd32vf103_rvstar/applications/main.c b/bsp/nuclei/gd32vf103_rvstar/applications/main.c
new file mode 100644
index 0000000000..7da5f0da45
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/applications/main.c
@@ -0,0 +1,19 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-15     hqfang       first version
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+
+int main(int argc, char *argv[])
+{
+    return RT_EOK;
+}
+
+/******************** end of file *******************/
\ No newline at end of file
diff --git a/bsp/nuclei/gd32vf103_rvstar/board/Kconfig b/bsp/nuclei/gd32vf103_rvstar/board/Kconfig
new file mode 100644
index 0000000000..5165ac7629
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/board/Kconfig
@@ -0,0 +1,47 @@
+menu "Hardware Drivers Config"
+
+config SOC_GD32VF103V
+    bool
+    select SOC_SERIES_GD32VF103V
+    default y
+
+menu "Onboard Peripheral Drivers"
+
+    config BSP_USING_UART_CONSOLE
+        bool "Enable UART CONSOLE"
+        select BSP_USING_UART
+        select BSP_USING_UART4
+        default y
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+        if BSP_USING_UART
+            config BSP_USING_UART0
+                bool "Enable UART0"
+                default n
+            config BSP_USING_UART1
+                bool "Enable UART1"
+                default n
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default n
+            config BSP_USING_UART3
+                bool "Enable UART3"
+                default n
+            config BSP_USING_UART4
+                bool "Enable UART4"
+                default n
+        endif
+
+endmenu
+
+menu "Board extended module Drivers"
+
+endmenu
+
+endmenu
diff --git a/bsp/nuclei/gd32vf103_rvstar/board/SConscript b/bsp/nuclei/gd32vf103_rvstar/board/SConscript
new file mode 100644
index 0000000000..148c99f42c
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/board/SConscript
@@ -0,0 +1,11 @@
+# RT-Thread building script for component
+
+from building import *
+
+cwd = GetCurrentDir()
+src = Glob('*.c')
+CPPPATH = [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/nuclei/gd32vf103_rvstar/board/board.c b/bsp/nuclei/gd32vf103_rvstar/board/board.c
new file mode 100644
index 0000000000..7dad875006
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/board/board.c
@@ -0,0 +1,67 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-02     hqfang       first version
+ *
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include "board.h"
+#include "cpuport.h"
+
+#ifdef RT_USING_SERIAL
+    #include <drv_usart.h>
+#endif
+
+/** _end symbol defined in linker script of Nuclei SDK */
+extern void *_end;
+
+/** _heap_end symbol defined in linker script of Nuclei SDK */
+extern void *_heap_end;
+#define HEAP_BEGIN  &_end
+#define HEAP_END    &_heap_end
+
+/*
+ * - Implemented and defined in Nuclei SDK system_<Device>.c file
+ * - Required macro NUCLEI_BANNER set to 0
+ */
+extern void _init(void);
+
+/**
+ * @brief Setup hardware board for rt-thread
+ *
+ */
+void rt_hw_board_init(void)
+{
+    /* OS Tick Configuration */
+    rt_hw_ticksetup();
+
+#ifdef RT_USING_HEAP
+    rt_system_heap_init((void *) HEAP_BEGIN, (void *) HEAP_END);
+#endif
+
+    _init(); // __libc_init_array is not used in RT-Thread
+
+    /* USART driver initialization is open by default */
+#ifdef RT_USING_SERIAL
+    rt_hw_usart_init();
+#endif
+
+    /* Set the shell console output device */
+#ifdef RT_USING_CONSOLE
+    rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
+#endif
+
+    /* Board underlying hardware initialization */
+#ifdef RT_USING_COMPONENTS_INIT
+    rt_components_board_init();
+#endif
+}
+
+/******************** end of file *******************/
+
diff --git a/bsp/nuclei/gd32vf103_rvstar/board/board.h b/bsp/nuclei/gd32vf103_rvstar/board/board.h
new file mode 100644
index 0000000000..4e571e3ee2
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/board/board.h
@@ -0,0 +1,21 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author          Notes
+ * 2020-04-02     hqfang          first version
+ *
+ */
+
+#ifndef __BOARD__
+#define __BOARD__
+
+#include "nuclei_sdk_hal.h"
+
+void rt_hw_board_init(void);
+
+#endif /* __BOARD__ */
+
+/******************** end of file *******************/
diff --git a/bsp/nuclei/gd32vf103_rvstar/rtconfig.h b/bsp/nuclei/gd32vf103_rvstar/rtconfig.h
new file mode 100644
index 0000000000..2498e39e9d
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/rtconfig.h
@@ -0,0 +1,181 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 100
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 396
+#define RT_USING_TIMER_SOFT
+#define RT_TIMER_THREAD_PRIO 4
+#define RT_TIMER_THREAD_STACK_SIZE 512
+#define RT_DEBUG
+#define RT_DEBUG_COLOR
+#define RT_DEBUG_INIT_CONFIG
+#define RT_DEBUG_INIT 1
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 128
+#define RT_CONSOLE_DEVICE_NAME "uart4"
+#define RT_VER_NUM 0x40003
+#define ARCH_RISCV
+#define ARCH_RISCV32
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+#define RT_USING_DFS
+#define DFS_USING_WORKDIR
+#define DFS_FILESYSTEMS_MAX 2
+#define DFS_FILESYSTEM_TYPES_MAX 2
+#define DFS_FD_MAX 16
+#define RT_USING_DFS_DEVFS
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
+#define RT_USING_PIN
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+#define RT_USING_POSIX
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* Network interface device */
+
+
+/* light weight TCP/IP stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+#define PKG_USING_NUCLEI_SDK
+#define PKG_USING_NUCLEI_SDK_LATEST_VERSION
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+
+/* Hardware Drivers Config */
+
+#define SOC_GD32VF103V
+
+/* Onboard Peripheral Drivers */
+
+#define BSP_USING_UART_CONSOLE
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_UART
+#define BSP_USING_UART4
+
+/* Board extended module Drivers */
+
+#define SOC_GD32VF103
+
+#endif
diff --git a/bsp/nuclei/gd32vf103_rvstar/rtconfig.py b/bsp/nuclei/gd32vf103_rvstar/rtconfig.py
new file mode 100644
index 0000000000..8136b392f8
--- /dev/null
+++ b/bsp/nuclei/gd32vf103_rvstar/rtconfig.py
@@ -0,0 +1,58 @@
+import os
+
+# toolchains options
+ARCH='risc-v'
+CPU='nuclei'
+CROSS_TOOL='gcc'
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+
+if CROSS_TOOL == 'gcc':
+    PLATFORM  = 'gcc'
+    EXEC_PATH = 'D:/Software/Nuclei/gcc/bin'
+else:
+    print("CROSS_TOOL = {} not yet supported" % CROSS_TOOL)
+
+# if os.getenv('RTT_EXEC_PATH'):
+#     EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+# Fixed configurations below
+NUCLEI_SDK_SOC = "gd32vf103"
+NUCLEI_SDK_BOARD = "gd32vf103v_rvstar"
+NUCLEI_SDK_DOWNLOAD = "flashxip"
+NUCLEI_SDK_CORE = "n205"
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX  = 'riscv-nuclei-elf-'
+    CC      = PREFIX + 'gcc'
+    CXX     = PREFIX + 'g++'
+    AS      = PREFIX + 'gcc'
+    AR      = PREFIX + 'ar'
+    LINK    = PREFIX + 'gcc'
+    GDB     = PREFIX + 'gdb'
+    TARGET_EXT = 'elf'
+    SIZE    = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY  = PREFIX + 'objcopy'
+
+    CFLAGS  = ' -ffunction-sections -fdata-sections -fno-common '
+    AFLAGS  = CFLAGS
+    LFLAGS  = ' --specs=nano.specs --specs=nosys.specs -nostartfiles -Wl,--gc-sections '
+    LFLAGS += ' -Wl,-cref,-Map=rtthread.map'
+    LFLAGS  += ' -u _isatty -u _write -u _sbrk -u _read -u _close -u _fstat -u _lseek '
+    CPATH   = ''
+    LPATH   = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -ggdb'
+        AFLAGS += ' -ggdb'
+    else:
+        CFLAGS += ' -O2 -Os'
+
+    CXXFLAGS = CFLAGS
+
+DUMP_ACTION = OBJDUMP + ' -D -S $TARGET > rtt.asm\n'
+POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/SConscript b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/SConscript
new file mode 100644
index 0000000000..4761127102
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/SConscript
@@ -0,0 +1,21 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+
+# add the general drivers.
+src = Split("""
+""")
+
+if GetDepend(['RT_USING_PIN']):
+    src += ['drv_gpio.c']
+
+if GetDepend(['RT_USING_SERIAL']):
+    src += ['drv_usart.c']
+
+path =  [cwd]
+
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path)
+
+Return('group')
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_config.h b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_config.h
new file mode 100644
index 0000000000..bb24afa19e
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_config.h
@@ -0,0 +1,26 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author            Notes
+ * 2020-04-08     hqfang            first version
+ */
+
+#ifndef __DRV_CONFIG_H__
+#define __DRV_CONFIG_H__
+
+#include <board.h>
+#include <rtthread.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.c b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.c
new file mode 100644
index 0000000000..75ab81f18e
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.c
@@ -0,0 +1,520 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author            Notes
+ * 2020-04-09     hqfang            first version
+ */
+
+#include "drv_gpio.h"
+
+#ifdef RT_USING_PIN
+
+static const struct pin_index pins[] =
+{
+
+    __GD32_PIN(0, A, 0),
+    __GD32_PIN(1, A, 1),
+    __GD32_PIN(2, A, 2),
+    __GD32_PIN(3, A, 3),
+    __GD32_PIN(4, A, 4),
+    __GD32_PIN(5, A, 5),
+    __GD32_PIN(6, A, 6),
+    __GD32_PIN(7, A, 7),
+    __GD32_PIN(8, A, 8),
+    __GD32_PIN(9, A, 9),
+    __GD32_PIN(10, A, 10),
+    __GD32_PIN(11, A, 11),
+    __GD32_PIN(12, A, 12),
+    __GD32_PIN(13, A, 13),
+    __GD32_PIN(14, A, 14),
+    __GD32_PIN(15, A, 15),
+
+    __GD32_PIN(16, B, 0),
+    __GD32_PIN(17, B, 1),
+    __GD32_PIN(18, B, 2),
+    __GD32_PIN(19, B, 3),
+    __GD32_PIN(20, B, 4),
+    __GD32_PIN(21, B, 5),
+    __GD32_PIN(22, B, 6),
+    __GD32_PIN(23, B, 7),
+    __GD32_PIN(24, B, 8),
+    __GD32_PIN(25, B, 9),
+    __GD32_PIN(26, B, 10),
+    __GD32_PIN(27, B, 11),
+    __GD32_PIN(28, B, 12),
+    __GD32_PIN(29, B, 13),
+    __GD32_PIN(30, B, 14),
+    __GD32_PIN(31, B, 15),
+
+    __GD32_PIN(32, C, 0),
+    __GD32_PIN(33, C, 1),
+    __GD32_PIN(34, C, 2),
+    __GD32_PIN(35, C, 3),
+    __GD32_PIN(36, C, 4),
+    __GD32_PIN(37, C, 5),
+    __GD32_PIN(38, C, 6),
+    __GD32_PIN(39, C, 7),
+    __GD32_PIN(40, C, 8),
+    __GD32_PIN(41, C, 9),
+    __GD32_PIN(42, C, 10),
+    __GD32_PIN(43, C, 11),
+    __GD32_PIN(44, C, 12),
+    __GD32_PIN(45, C, 13),
+    __GD32_PIN(46, C, 14),
+    __GD32_PIN(47, C, 15),
+
+    __GD32_PIN(48, D, 0),
+    __GD32_PIN(49, D, 1),
+    __GD32_PIN(50, D, 2),
+    __GD32_PIN(51, D, 3),
+    __GD32_PIN(52, D, 4),
+    __GD32_PIN(53, D, 5),
+    __GD32_PIN(54, D, 6),
+    __GD32_PIN(55, D, 7),
+    __GD32_PIN(56, D, 8),
+    __GD32_PIN(57, D, 9),
+    __GD32_PIN(58, D, 10),
+    __GD32_PIN(59, D, 11),
+    __GD32_PIN(60, D, 12),
+    __GD32_PIN(61, D, 13),
+    __GD32_PIN(62, D, 14),
+    __GD32_PIN(63, D, 15),
+
+    __GD32_PIN(64, E, 0),
+    __GD32_PIN(65, E, 1),
+    __GD32_PIN(66, E, 2),
+    __GD32_PIN(67, E, 3),
+    __GD32_PIN(68, E, 4),
+    __GD32_PIN(69, E, 5),
+    __GD32_PIN(70, E, 6),
+    __GD32_PIN(71, E, 7),
+    __GD32_PIN(72, E, 8),
+    __GD32_PIN(73, E, 9),
+    __GD32_PIN(74, E, 10),
+    __GD32_PIN(75, E, 11),
+    __GD32_PIN(76, E, 12),
+    __GD32_PIN(77, E, 13),
+    __GD32_PIN(78, E, 14),
+    __GD32_PIN(79, E, 15),
+};
+
+static const struct pin_irq_map pin_irq_map[] =
+{
+    {GPIO_PIN_0, EXTI0_IRQn},
+    {GPIO_PIN_1, EXTI1_IRQn},
+    {GPIO_PIN_2, EXTI2_IRQn},
+    {GPIO_PIN_3, EXTI3_IRQn},
+    {GPIO_PIN_4, EXTI4_IRQn},
+    {GPIO_PIN_5, EXTI5_9_IRQn},
+    {GPIO_PIN_6, EXTI5_9_IRQn},
+    {GPIO_PIN_7, EXTI5_9_IRQn},
+    {GPIO_PIN_8, EXTI5_9_IRQn},
+    {GPIO_PIN_9, EXTI5_9_IRQn},
+    {GPIO_PIN_10, EXTI10_15_IRQn},
+    {GPIO_PIN_11, EXTI10_15_IRQn},
+    {GPIO_PIN_12, EXTI10_15_IRQn},
+    {GPIO_PIN_13, EXTI10_15_IRQn},
+    {GPIO_PIN_14, EXTI10_15_IRQn},
+    {GPIO_PIN_15, EXTI10_15_IRQn},
+};
+
+static struct rt_pin_irq_hdr pin_irq_hdr_tab[] =
+{
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+    {-1, 0, RT_NULL, RT_NULL},
+};
+static uint32_t pin_irq_enable_mask = 0;
+
+#define ITEM_NUM(items) sizeof(items) / sizeof(items[0])
+static const struct pin_index *get_pin(uint8_t pin)
+{
+    const struct pin_index *index;
+
+    if (pin < ITEM_NUM(pins))
+    {
+        index = &pins[pin];
+        if (index->index == -1)
+            index = RT_NULL;
+    }
+    else
+    {
+        index = RT_NULL;
+    }
+
+    return index;
+};
+
+static void gd32_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
+{
+    const struct pin_index *index;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return;
+    }
+
+    gpio_bit_write(index->gpio, index->pin, (bit_status)value);
+}
+
+static int gd32_pin_read(rt_device_t dev, rt_base_t pin)
+{
+    int value;
+    const struct pin_index *index;
+
+    value = PIN_LOW;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return value;
+    }
+
+    value = gpio_input_bit_get(index->gpio, index->pin);
+
+    return value;
+}
+
+static void gd32_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
+{
+    const struct pin_index *index;
+    rt_uint32_t pin_mode;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return;
+    }
+
+    pin_mode = GPIO_MODE_OUT_PP;
+
+    switch (mode)
+    {
+    case PIN_MODE_OUTPUT:
+        /* output setting */
+        pin_mode = GPIO_MODE_OUT_PP;
+        break;
+    case PIN_MODE_OUTPUT_OD:
+        /* output setting: od. */
+        pin_mode = GPIO_MODE_OUT_OD;
+        break;
+    case PIN_MODE_INPUT:
+        /* input setting: not pull. */
+        pin_mode = GPIO_MODE_IN_FLOATING;
+        break;
+    case PIN_MODE_INPUT_PULLUP:
+        /* input setting: pull up. */
+        pin_mode = GPIO_MODE_IPU;
+        break;
+    case PIN_MODE_INPUT_PULLDOWN:
+        /* input setting: pull down. */
+        pin_mode = GPIO_MODE_IPD;
+        break;
+    default:
+        break;
+    }
+
+    gpio_init(index->gpio, pin_mode, GPIO_OSPEED_50MHZ, index->pin);
+}
+
+rt_inline rt_int32_t bit2bitno(rt_uint32_t bit)
+{
+    int i;
+    for (i = 0; i < 32; i++)
+    {
+        if ((0x01 << i) == bit)
+        {
+            return i;
+        }
+    }
+    return -1;
+}
+
+rt_inline const struct pin_irq_map *get_pin_irq_map(uint32_t pinbit)
+{
+    rt_int32_t mapindex = bit2bitno(pinbit);
+    if (mapindex < 0 || mapindex >= ITEM_NUM(pin_irq_map))
+    {
+        return RT_NULL;
+    }
+    return &pin_irq_map[mapindex];
+};
+
+static rt_err_t gd32_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
+                                    rt_uint32_t mode, void (*hdr)(void *args), void *args)
+{
+    const struct pin_index *index;
+    rt_base_t level;
+    rt_int32_t irqindex = -1;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return RT_ENOSYS;
+    }
+    irqindex = bit2bitno(index->pin);
+    if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
+    {
+        return RT_ENOSYS;
+    }
+
+    level = rt_hw_interrupt_disable();
+    if (pin_irq_hdr_tab[irqindex].pin == pin &&
+            pin_irq_hdr_tab[irqindex].hdr == hdr &&
+            pin_irq_hdr_tab[irqindex].mode == mode &&
+            pin_irq_hdr_tab[irqindex].args == args)
+    {
+        rt_hw_interrupt_enable(level);
+        return RT_EOK;
+    }
+    if (pin_irq_hdr_tab[irqindex].pin != -1)
+    {
+        rt_hw_interrupt_enable(level);
+        return RT_EBUSY;
+    }
+    pin_irq_hdr_tab[irqindex].pin = pin;
+    pin_irq_hdr_tab[irqindex].hdr = hdr;
+    pin_irq_hdr_tab[irqindex].mode = mode;
+    pin_irq_hdr_tab[irqindex].args = args;
+    rt_hw_interrupt_enable(level);
+
+    return RT_EOK;
+}
+
+static rt_err_t gd32_pin_dettach_irq(struct rt_device *device, rt_int32_t pin)
+{
+    const struct pin_index *index;
+    rt_base_t level;
+    rt_int32_t irqindex = -1;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return RT_ENOSYS;
+    }
+    irqindex = bit2bitno(index->pin);
+    if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
+    {
+        return RT_ENOSYS;
+    }
+
+    level = rt_hw_interrupt_disable();
+    if (pin_irq_hdr_tab[irqindex].pin == -1)
+    {
+        rt_hw_interrupt_enable(level);
+        return RT_EOK;
+    }
+    pin_irq_hdr_tab[irqindex].pin = -1;
+    pin_irq_hdr_tab[irqindex].hdr = RT_NULL;
+    pin_irq_hdr_tab[irqindex].mode = 0;
+    pin_irq_hdr_tab[irqindex].args = RT_NULL;
+    rt_hw_interrupt_enable(level);
+
+    return RT_EOK;
+}
+
+static rt_err_t gd32_pin_irq_enable(struct rt_device *device, rt_base_t pin,
+                                    rt_uint32_t enabled)
+{
+    const struct pin_index *index;
+    const struct pin_irq_map *irqmap;
+    rt_base_t level;
+    rt_int32_t irqindex = -1;
+    exti_trig_type_enum trigger_mode;
+
+    index = get_pin(pin);
+    if (index == RT_NULL)
+    {
+        return RT_ENOSYS;
+    }
+
+    if (enabled == PIN_IRQ_ENABLE)
+    {
+        irqindex = bit2bitno(index->pin);
+        if (irqindex < 0 || irqindex >= ITEM_NUM(pin_irq_map))
+        {
+            return RT_ENOSYS;
+        }
+
+        level = rt_hw_interrupt_disable();
+
+        if (pin_irq_hdr_tab[irqindex].pin == -1)
+        {
+            rt_hw_interrupt_enable(level);
+            return RT_ENOSYS;
+        }
+
+        irqmap = &pin_irq_map[irqindex];
+
+        switch (pin_irq_hdr_tab[irqindex].mode)
+        {
+        case PIN_IRQ_MODE_RISING:
+            trigger_mode = EXTI_TRIG_RISING;
+            break;
+        case PIN_IRQ_MODE_FALLING:
+            trigger_mode = EXTI_TRIG_FALLING;
+            break;
+        case PIN_IRQ_MODE_RISING_FALLING:
+            trigger_mode = EXTI_TRIG_BOTH;
+            break;
+        default:
+            rt_hw_interrupt_enable(level);
+            return RT_EINVAL;
+        }
+        /* connect EXTI line to  GPIO pin */
+        gpio_exti_source_select(index->gpio, index->pin);
+
+        /* configure EXTI line */
+        exti_init((exti_line_enum)(index->pin), EXTI_INTERRUPT, trigger_mode);
+        exti_interrupt_flag_clear((exti_line_enum)(index->pin));
+
+        /* enable and set interrupt priority */
+        ECLIC_SetShvIRQ(irqmap->irqno, ECLIC_NON_VECTOR_INTERRUPT);
+        ECLIC_SetLevelIRQ(irqmap->irqno, 1);
+        ECLIC_EnableIRQ(irqmap->irqno);
+        pin_irq_enable_mask |= irqmap->pinbit;
+
+        rt_hw_interrupt_enable(level);
+    }
+    else if (enabled == PIN_IRQ_DISABLE)
+    {
+        irqmap = get_pin_irq_map(index->pin);
+        if (irqmap == RT_NULL)
+        {
+            return RT_EINVAL;
+        }
+        if ((irqmap->pinbit >= GPIO_PIN_5) && (irqmap->pinbit <= GPIO_PIN_9))
+        {
+            if (!(pin_irq_enable_mask & (GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9)))
+            {
+                ECLIC_DisableIRQ(irqmap->irqno);
+            }
+        }
+        else if ((irqmap->pinbit >= GPIO_PIN_10) && (irqmap->pinbit <= GPIO_PIN_15))
+        {
+            if (!(pin_irq_enable_mask & (GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15)))
+            {
+                ECLIC_DisableIRQ(irqmap->irqno);
+            }
+        }
+        else
+        {
+            ECLIC_DisableIRQ(irqmap->irqno);
+        }
+    }
+    else
+    {
+        return -RT_ENOSYS;
+    }
+
+    return RT_EOK;
+}
+const static struct rt_pin_ops _gd32_pin_ops =
+{
+    gd32_pin_mode,
+    gd32_pin_write,
+    gd32_pin_read,
+    gd32_pin_attach_irq,
+    gd32_pin_dettach_irq,
+    gd32_pin_irq_enable,
+};
+
+rt_inline void pin_irq_hdr(int irqno)
+{
+    if (pin_irq_hdr_tab[irqno].hdr)
+    {
+        pin_irq_hdr_tab[irqno].hdr(pin_irq_hdr_tab[irqno].args);
+    }
+}
+
+void GD32_GPIO_EXTI_IRQHandler(rt_int8_t exti_line)
+{
+    if (RESET != exti_interrupt_flag_get((exti_line_enum)(1 << exti_line)))
+    {
+        pin_irq_hdr(exti_line);
+        exti_interrupt_flag_clear((exti_line_enum)(1 << exti_line));
+    }
+}
+
+void EXTI0_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(0);
+    rt_interrupt_leave();
+}
+void EXTI1_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(1);
+    rt_interrupt_leave();
+}
+void EXTI2_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(2);
+    rt_interrupt_leave();
+}
+void EXTI3_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(3);
+    rt_interrupt_leave();
+}
+void EXTI4_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(4);
+    rt_interrupt_leave();
+}
+void EXTI5_9_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(5);
+    GD32_GPIO_EXTI_IRQHandler(6);
+    GD32_GPIO_EXTI_IRQHandler(7);
+    GD32_GPIO_EXTI_IRQHandler(8);
+    GD32_GPIO_EXTI_IRQHandler(9);
+    rt_interrupt_leave();
+}
+void EXTI10_15_IRQHandler(void)
+{
+    rt_interrupt_enter();
+    GD32_GPIO_EXTI_IRQHandler(10);
+    GD32_GPIO_EXTI_IRQHandler(11);
+    GD32_GPIO_EXTI_IRQHandler(12);
+    GD32_GPIO_EXTI_IRQHandler(13);
+    GD32_GPIO_EXTI_IRQHandler(14);
+    GD32_GPIO_EXTI_IRQHandler(15);
+    rt_interrupt_leave();
+}
+
+int rt_hw_pin_init(void)
+{
+    rcu_periph_clock_enable(RCU_GPIOA);
+    rcu_periph_clock_enable(RCU_GPIOB);
+    rcu_periph_clock_enable(RCU_GPIOC);
+    rcu_periph_clock_enable(RCU_GPIOD);
+    rcu_periph_clock_enable(RCU_GPIOE);
+    rcu_periph_clock_enable(RCU_AF);
+    return rt_device_pin_register("pin", &_gd32_pin_ops, RT_NULL);
+}
+INIT_BOARD_EXPORT(rt_hw_pin_init);
+
+#endif /* RT_USING_PIN */
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.h b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.h
new file mode 100644
index 0000000000..93d24a8317
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_gpio.h
@@ -0,0 +1,51 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author            Notes
+ * 2018-11-06     balanceTWK        first version
+ * 2020-04-15     hqfang            Modify for gd32vf103
+ */
+
+#ifndef __DRV_GPIO_H__
+#define __DRV_GPIO_H__
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <rthw.h>
+#include <drv_config.h>
+
+#define __GD32_PORT(port)  GPIO##port
+
+#define GET_PIN(PORTx,PIN) (rt_base_t)((16 * ( ((rt_base_t)__GD32_PORT(PORTx) - (rt_base_t)GPIOA)/(0x0400UL) )) + PIN)
+
+#define __GD32_PIN(index, gpio, gpio_index)                                \
+    {                                                                      \
+        index, GPIO##gpio, GPIO_PIN_##gpio_index                           \
+    }
+
+#define __GD32_PIN_RESERVE                                                 \
+    {                                                                      \
+        -1, 0, 0                                                           \
+    }
+
+/* GD32 GPIO driver */
+struct pin_index
+{
+    int index;
+    uint32_t gpio;
+    uint32_t pin;
+};
+
+struct pin_irq_map
+{
+    rt_uint16_t pinbit;
+    IRQn_Type irqno;
+};
+
+int rt_hw_pin_init(void);
+
+#endif /* __DRV_GPIO_H__ */
+
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.c b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.c
new file mode 100644
index 0000000000..00fac33b3e
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.c
@@ -0,0 +1,347 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2019-07-23     tyustli      first version
+ * 2020-04-02     hqfang       modified for Nuclei
+ */
+
+#include <drv_usart.h>
+
+#ifdef RT_USING_SERIAL
+
+#if !defined(BSP_USING_UART0) && !defined(BSP_USING_UART1) && !defined(BSP_USING_UART2) \
+    && !defined(BSP_USING_UART3) && !defined(BSP_USING_UART4)
+    #error "Please define at least one BSP_USING_UARTx"
+    /* this driver can be disabled at menuconfig -> RT-Thread Components -> Device Drivers */
+#endif
+
+enum
+{
+#ifdef BSP_USING_UART0
+    GDUART0_INDEX,
+#endif
+#ifdef BSP_USING_UART1
+    GDUART1_INDEX,
+#endif
+#ifdef BSP_USING_UART2
+    GDUART2_INDEX,
+#endif
+#ifdef BSP_USING_UART3
+    GDUART3_INDEX,
+#endif
+#ifdef BSP_USING_UART4
+    GDUART4_INDEX,
+#endif
+};
+
+static struct gd32_uart_config uart_config[] =
+{
+#ifdef BSP_USING_UART0
+    {
+        "uart0",
+        USART0,
+        USART0_IRQn,
+    },
+#endif
+#ifdef BSP_USING_UART1
+    {
+        "uart1",
+        USART1,
+        USART1_IRQn,
+    },
+#endif
+#ifdef BSP_USING_UART2
+    {
+        "uart2",
+        USART2,
+        USART2_IRQn,
+    },
+#endif
+#ifdef BSP_USING_UART3
+    {
+        "uart3",
+        USART3,
+        USART3_IRQn,
+    },
+#endif
+#ifdef BSP_USING_UART4
+    {
+        "uart4",
+        UART4,
+        UART4_IRQn,
+    },
+#endif
+};
+
+static struct gd32_uart uart_obj[sizeof(uart_config) / sizeof(uart_config[0])] = {0};
+
+static rt_err_t gd32_configure(struct rt_serial_device *serial,
+                               struct serial_configure *cfg)
+{
+    struct gd32_uart *usart_obj;
+    struct gd32_uart_config *usart;
+    RT_ASSERT(serial != RT_NULL);
+    RT_ASSERT(cfg != RT_NULL);
+
+    usart_obj = (struct gd32_uart *) serial->parent.user_data;
+    usart = usart_obj->config;
+    RT_ASSERT(usart != RT_NULL);
+
+    usart_deinit(usart->uart_base);
+    usart_baudrate_set(usart->uart_base, cfg->baud_rate);
+
+    switch (cfg->data_bits)
+    {
+    case DATA_BITS_8:
+        usart_word_length_set(usart->uart_base, USART_WL_8BIT);
+        break;
+
+    case DATA_BITS_9:
+        usart_word_length_set(usart->uart_base, USART_WL_9BIT);
+        break;
+    default:
+        usart_word_length_set(usart->uart_base, USART_WL_8BIT);
+        break;
+    }
+
+    switch (cfg->stop_bits)
+    {
+    case STOP_BITS_1:
+        usart_stop_bit_set(usart->uart_base, USART_STB_1BIT);
+        break;
+    case STOP_BITS_2:
+        usart_stop_bit_set(usart->uart_base, USART_STB_2BIT);
+        break;
+    default:
+        usart_stop_bit_set(usart->uart_base, USART_STB_1BIT);
+        break;
+    }
+
+    switch (cfg->parity)
+    {
+    case PARITY_NONE:
+        usart_parity_config(usart->uart_base, USART_PM_NONE);
+        break;
+    case PARITY_ODD:
+        usart_parity_config(usart->uart_base, USART_PM_ODD);
+        break;
+    case PARITY_EVEN:
+        usart_parity_config(usart->uart_base, USART_PM_EVEN);
+        break;
+    default:
+        usart_parity_config(usart->uart_base, USART_PM_NONE);
+        break;
+    }
+    usart_hardware_flow_rts_config(usart->uart_base, USART_RTS_DISABLE);
+    usart_hardware_flow_cts_config(usart->uart_base, USART_RTS_DISABLE);
+    usart_receive_config(usart->uart_base, USART_RECEIVE_ENABLE);
+    usart_transmit_config(usart->uart_base, USART_TRANSMIT_ENABLE);
+    usart_enable(usart->uart_base);
+
+    return RT_EOK;
+}
+
+static rt_err_t gd32_control(struct rt_serial_device *serial, int cmd,
+                             void *arg)
+{
+    struct gd32_uart *usart_obj;
+    struct gd32_uart_config *usart;
+
+    RT_ASSERT(serial != RT_NULL);
+    usart_obj = (struct gd32_uart *) serial->parent.user_data;
+    usart = usart_obj->config;
+    RT_ASSERT(usart != RT_NULL);
+
+    switch (cmd)
+    {
+    case RT_DEVICE_CTRL_CLR_INT:
+        ECLIC_DisableIRQ(usart->irqn);
+        usart_interrupt_disable(usart->uart_base, USART_INT_RBNE);
+        break;
+    case RT_DEVICE_CTRL_SET_INT:
+        ECLIC_EnableIRQ(usart->irqn);
+        /* enable USART0 receive interrupt */
+        usart_interrupt_enable(usart->uart_base, USART_INT_RBNE);
+        break;
+    }
+
+    return RT_EOK;
+}
+
+static int gd32_putc(struct rt_serial_device *serial, char ch)
+{
+    struct gd32_uart *usart_obj;
+    struct gd32_uart_config *usart;
+
+    RT_ASSERT(serial != RT_NULL);
+    usart_obj = (struct gd32_uart *) serial->parent.user_data;
+    usart = usart_obj->config;
+    RT_ASSERT(usart != RT_NULL);
+
+    usart_data_transmit(usart->uart_base, (uint8_t) ch);
+    while (usart_flag_get(usart->uart_base, USART_FLAG_TBE) == RESET);
+
+    return 1;
+}
+
+static int gd32_getc(struct rt_serial_device *serial)
+{
+    int ch;
+    struct gd32_uart *usart_obj;
+    struct gd32_uart_config *usart;
+
+    RT_ASSERT(serial != RT_NULL);
+    usart_obj = (struct gd32_uart *) serial->parent.user_data;
+    usart = usart_obj->config;
+    RT_ASSERT(usart != RT_NULL);
+
+    ch = -1;
+    if (RESET != usart_flag_get(usart->uart_base, USART_FLAG_RBNE))
+    {
+        ch = usart_data_receive(usart->uart_base) & 0xff;
+    }
+
+    return ch;
+}
+
+static const struct rt_uart_ops gd32_uart_ops = { gd32_configure, gd32_control,
+           gd32_putc, gd32_getc,
+           RT_NULL
+};
+
+static void usart_isr(struct rt_serial_device *serial)
+{
+    struct gd32_uart *usart_obj;
+    struct gd32_uart_config *usart;
+
+    RT_ASSERT(serial != RT_NULL);
+    usart_obj = (struct gd32_uart *) serial->parent.user_data;
+    usart = usart_obj->config;
+    RT_ASSERT(usart != RT_NULL);
+
+    if ((usart_interrupt_flag_get(usart->uart_base, USART_INT_FLAG_RBNE)
+            != RESET)
+            && (RESET != usart_flag_get(usart->uart_base, USART_FLAG_RBNE)))
+    {
+        rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
+        usart_interrupt_flag_clear(usart->uart_base, USART_INT_FLAG_RBNE);
+        usart_flag_clear(usart->uart_base, USART_FLAG_RBNE);
+    }
+    else
+    {
+        if (usart_flag_get(usart->uart_base, USART_FLAG_CTSF) != RESET)
+        {
+            usart_flag_clear(usart->uart_base, USART_FLAG_CTSF);
+        }
+
+        if (usart_flag_get(usart->uart_base, USART_FLAG_LBDF) != RESET)
+        {
+            usart_flag_clear(usart->uart_base, USART_FLAG_LBDF);
+        }
+
+        if (usart_flag_get(usart->uart_base, USART_FLAG_TC) != RESET)
+        {
+            usart_flag_clear(usart->uart_base, USART_FLAG_TC);
+        }
+    }
+}
+
+#ifdef BSP_USING_UART0
+
+void USART0_IRQHandler(void)
+{
+    rt_interrupt_enter();
+
+    usart_isr(&uart_obj[GDUART0_INDEX].serial);
+
+    rt_interrupt_leave();
+}
+
+#endif
+
+#ifdef BSP_USING_UART1
+
+void USART1_IRQHandler(void)
+{
+    rt_interrupt_enter();
+
+    usart_isr(&uart_obj[GDUART1_INDEX].serial);
+
+    rt_interrupt_leave();
+}
+
+#endif
+
+#ifdef BSP_USING_UART2
+
+void USART2_IRQHandler(void)
+{
+    rt_interrupt_enter();
+
+    usart_isr(&uart_obj[GDUART2_INDEX].serial);
+
+    rt_interrupt_leave();
+}
+
+#endif
+
+#ifdef BSP_USING_UART3
+
+void UART3_IRQHandler(void)
+{
+    rt_interrupt_enter();
+
+    usart_isr(&uart_obj[GDUART3_INDEX].serial);
+
+    rt_interrupt_leave();
+}
+
+#endif
+
+#ifdef BSP_USING_UART4
+
+void UART4_IRQHandler(void)
+{
+    rt_interrupt_enter();
+
+    usart_isr(&uart_obj[GDUART4_INDEX].serial);
+
+    rt_interrupt_leave();
+}
+
+#endif
+
+int rt_hw_usart_init(void)
+{
+    rt_size_t obj_num;
+    int index;
+
+    obj_num = sizeof(uart_obj) / sizeof(struct gd32_uart);
+    struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
+    rt_err_t result = 0;
+
+    for (index = 0; index < obj_num; index++)
+    {
+        /* init UART object */
+        uart_obj[index].config = &uart_config[index];
+        uart_obj[index].serial.ops = &gd32_uart_ops;
+        uart_obj[index].serial.config = config;
+
+        /* register UART device */
+        result = rt_hw_serial_register(&uart_obj[index].serial,
+                                       uart_obj[index].config->name,
+                                       RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX
+                                       | RT_DEVICE_FLAG_INT_TX, &uart_obj[index]);
+        RT_ASSERT(result == RT_EOK);
+    }
+
+    return result;
+}
+
+#endif /* RT_USING_SERIAL */
+
+/******************** end of file *******************/
diff --git a/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.h b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.h
new file mode 100644
index 0000000000..176720c4a2
--- /dev/null
+++ b/bsp/nuclei/libraries/gd32vf103/HAL_Drivers/drv_usart.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-15     hqfang       first version
+ */
+#ifndef __DRV_UART_H__
+#define __DRV_UART_H__
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <drv_config.h>
+
+/* gd32 config class */
+struct gd32_uart_config
+{
+    const char *name;
+    uint32_t uart_base;
+    IRQn_Type irqn;
+};
+
+/* gd32 uart dirver class */
+struct gd32_uart
+{
+    struct gd32_uart_config *config;
+    struct rt_serial_device serial;
+};
+
+int rt_hw_usart_init(void);
+
+#endif /* __DRV_USART_H__ */
+
+/******************* end of file *******************/
diff --git a/libcpu/risc-v/SConscript b/libcpu/risc-v/SConscript
index 640e46a4fb..024cc5ba44 100644
--- a/libcpu/risc-v/SConscript
+++ b/libcpu/risc-v/SConscript
@@ -10,7 +10,8 @@ group = []
 list  = os.listdir(cwd)
 
 # add common code files
-group = group + SConscript(os.path.join('common', 'SConscript'))
+if rtconfig.CPU != "nuclei":
+    group = group + SConscript(os.path.join('common', 'SConscript'))
 
 # cpu porting code files
 group = group + SConscript(os.path.join(rtconfig.CPU, 'SConscript'))
diff --git a/libcpu/risc-v/nuclei/SConscript b/libcpu/risc-v/nuclei/SConscript
new file mode 100644
index 0000000000..b0ae20ba02
--- /dev/null
+++ b/libcpu/risc-v/nuclei/SConscript
@@ -0,0 +1,14 @@
+# RT-Thread building script for component
+
+from building import *
+
+Import('rtconfig')
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c') + Glob('*.cpp') + Glob('*_gcc.S')
+CPPPATH = [cwd]
+ASFLAGS = ''
+
+group = DefineGroup('cpu', src, depend = [''], CPPPATH = CPPPATH, ASFLAGS = ASFLAGS)
+
+Return('group')
diff --git a/libcpu/risc-v/nuclei/context_gcc.S b/libcpu/risc-v/nuclei/context_gcc.S
new file mode 100644
index 0000000000..fda453940d
--- /dev/null
+++ b/libcpu/risc-v/nuclei/context_gcc.S
@@ -0,0 +1,188 @@
+/*
+ * Copyright (c) 2019-Present Nuclei Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020/03/26     Huaqi        First Nuclei RISC-V porting implementation
+ */
+
+#include "riscv_encoding.h"
+
+#ifndef __riscv_32e
+#define RT_SAVED_REGNUM         30
+#else
+#define RT_SAVED_REGNUM         14
+#endif
+
+#define RT_CONTEXT_SIZE         (RT_SAVED_REGNUM * REGBYTES)
+
+    .extern rt_interrupt_from_thread
+    .extern rt_interrupt_to_thread
+
+
+.section    .text
+
+
+/*
+ * void rt_hw_context_switch_to(rt_ubase_t to);
+ * a0 --> to_thread
+ */
+    .globl rt_hw_context_switch_to
+
+/* Start the first task.  This also clears the bit that indicates the FPU is
+	in use in case the FPU was used before the scheduler was started - which
+	would otherwise result in the unnecessary leaving of space in the stack
+	for lazy saving of FPU registers. */
+.align 3
+rt_hw_context_switch_to:
+    /* Setup Interrupt Stack using
+       The stack that was used by main()
+       before the scheduler is started is
+       no longer required after the scheduler is started.
+       Interrupt stack pointer is stored in CSR_MSCRATCH */
+    la t0, _sp
+    csrw CSR_MSCRATCH, t0
+    LOAD sp, 0x0(a0)                /* Read sp from first TCB member(a0) */
+
+    /* Pop PC from stack and set MEPC */
+    LOAD t0,  0  * REGBYTES(sp)
+    csrw CSR_MEPC, t0
+    /* Pop mstatus from stack and set it */
+    LOAD t0,  (RT_SAVED_REGNUM - 1)  * REGBYTES(sp)
+    csrw CSR_MSTATUS, t0
+    /* Interrupt still disable here */
+    /* Restore Registers from Stack */
+    LOAD x1,  1  * REGBYTES(sp)    /* RA */
+    LOAD x5,  2  * REGBYTES(sp)
+    LOAD x6,  3  * REGBYTES(sp)
+    LOAD x7,  4  * REGBYTES(sp)
+    LOAD x8,  5  * REGBYTES(sp)
+    LOAD x9,  6  * REGBYTES(sp)
+    LOAD x10, 7  * REGBYTES(sp)
+    LOAD x11, 8  * REGBYTES(sp)
+    LOAD x12, 9  * REGBYTES(sp)
+    LOAD x13, 10 * REGBYTES(sp)
+    LOAD x14, 11 * REGBYTES(sp)
+    LOAD x15, 12 * REGBYTES(sp)
+#ifndef __riscv_32e
+    LOAD x16, 13 * REGBYTES(sp)
+    LOAD x17, 14 * REGBYTES(sp)
+    LOAD x18, 15 * REGBYTES(sp)
+    LOAD x19, 16 * REGBYTES(sp)
+    LOAD x20, 17 * REGBYTES(sp)
+    LOAD x21, 18 * REGBYTES(sp)
+    LOAD x22, 19 * REGBYTES(sp)
+    LOAD x23, 20 * REGBYTES(sp)
+    LOAD x24, 21 * REGBYTES(sp)
+    LOAD x25, 22 * REGBYTES(sp)
+    LOAD x26, 23 * REGBYTES(sp)
+    LOAD x27, 24 * REGBYTES(sp)
+    LOAD x28, 25 * REGBYTES(sp)
+    LOAD x29, 26 * REGBYTES(sp)
+    LOAD x30, 27 * REGBYTES(sp)
+    LOAD x31, 28 * REGBYTES(sp)
+#endif
+
+    addi sp, sp, RT_CONTEXT_SIZE
+
+    mret
+
+.align 2
+.global eclic_msip_handler
+eclic_msip_handler:
+    addi sp, sp, -RT_CONTEXT_SIZE
+    STORE x1,  1  * REGBYTES(sp)    /* RA */
+    STORE x5,  2  * REGBYTES(sp)
+    STORE x6,  3  * REGBYTES(sp)
+    STORE x7,  4  * REGBYTES(sp)
+    STORE x8,  5  * REGBYTES(sp)
+    STORE x9,  6  * REGBYTES(sp)
+    STORE x10, 7  * REGBYTES(sp)
+    STORE x11, 8  * REGBYTES(sp)
+    STORE x12, 9  * REGBYTES(sp)
+    STORE x13, 10 * REGBYTES(sp)
+    STORE x14, 11 * REGBYTES(sp)
+    STORE x15, 12 * REGBYTES(sp)
+#ifndef __riscv_32e
+    STORE x16, 13 * REGBYTES(sp)
+    STORE x17, 14 * REGBYTES(sp)
+    STORE x18, 15 * REGBYTES(sp)
+    STORE x19, 16 * REGBYTES(sp)
+    STORE x20, 17 * REGBYTES(sp)
+    STORE x21, 18 * REGBYTES(sp)
+    STORE x22, 19 * REGBYTES(sp)
+    STORE x23, 20 * REGBYTES(sp)
+    STORE x24, 21 * REGBYTES(sp)
+    STORE x25, 22 * REGBYTES(sp)
+    STORE x26, 23 * REGBYTES(sp)
+    STORE x27, 24 * REGBYTES(sp)
+    STORE x28, 25 * REGBYTES(sp)
+    STORE x29, 26 * REGBYTES(sp)
+    STORE x30, 27 * REGBYTES(sp)
+    STORE x31, 28 * REGBYTES(sp)
+#endif
+    /* Push mstatus to stack */
+    csrr t0, CSR_MSTATUS
+    STORE t0,  (RT_SAVED_REGNUM - 1)  * REGBYTES(sp)
+
+    /* Push additional registers */
+
+    /* Store sp to task stack */
+    LOAD t0, rt_interrupt_from_thread
+    STORE sp, 0(t0)
+
+    csrr t0, CSR_MEPC
+    STORE t0, 0(sp)
+
+    jal rt_hw_taskswitch
+
+    /* Switch task context */
+    LOAD t0, rt_interrupt_to_thread
+    LOAD sp, 0x0(t0)
+
+    /* Pop PC from stack and set MEPC */
+    LOAD t0,  0  * REGBYTES(sp)
+    csrw CSR_MEPC, t0
+
+    /* Pop additional registers */
+
+    /* Pop mstatus from stack and set it */
+    LOAD t0,  (RT_SAVED_REGNUM - 1)  * REGBYTES(sp)
+    csrw CSR_MSTATUS, t0
+    /* Interrupt still disable here */
+    /* Restore Registers from Stack */
+    LOAD x1,  1  * REGBYTES(sp)    /* RA */
+    LOAD x5,  2  * REGBYTES(sp)
+    LOAD x6,  3  * REGBYTES(sp)
+    LOAD x7,  4  * REGBYTES(sp)
+    LOAD x8,  5  * REGBYTES(sp)
+    LOAD x9,  6  * REGBYTES(sp)
+    LOAD x10, 7  * REGBYTES(sp)
+    LOAD x11, 8  * REGBYTES(sp)
+    LOAD x12, 9  * REGBYTES(sp)
+    LOAD x13, 10 * REGBYTES(sp)
+    LOAD x14, 11 * REGBYTES(sp)
+    LOAD x15, 12 * REGBYTES(sp)
+#ifndef __riscv_32e
+    LOAD x16, 13 * REGBYTES(sp)
+    LOAD x17, 14 * REGBYTES(sp)
+    LOAD x18, 15 * REGBYTES(sp)
+    LOAD x19, 16 * REGBYTES(sp)
+    LOAD x20, 17 * REGBYTES(sp)
+    LOAD x21, 18 * REGBYTES(sp)
+    LOAD x22, 19 * REGBYTES(sp)
+    LOAD x23, 20 * REGBYTES(sp)
+    LOAD x24, 21 * REGBYTES(sp)
+    LOAD x25, 22 * REGBYTES(sp)
+    LOAD x26, 23 * REGBYTES(sp)
+    LOAD x27, 24 * REGBYTES(sp)
+    LOAD x28, 25 * REGBYTES(sp)
+    LOAD x29, 26 * REGBYTES(sp)
+    LOAD x30, 27 * REGBYTES(sp)
+    LOAD x31, 28 * REGBYTES(sp)
+#endif
+
+    addi sp, sp, RT_CONTEXT_SIZE
+    mret
diff --git a/libcpu/risc-v/nuclei/cpuport.c b/libcpu/risc-v/nuclei/cpuport.c
new file mode 100644
index 0000000000..fad9afdf4c
--- /dev/null
+++ b/libcpu/risc-v/nuclei/cpuport.c
@@ -0,0 +1,259 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ * Copyright (c) 2019-Present Nuclei Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020/03/26     Huaqi        Nuclei RISC-V Core porting code.
+ */
+
+#include <rthw.h>
+#include <rtthread.h>
+#include <sys/types.h>
+#include <unistd.h>
+
+#include "cpuport.h"
+
+#define SYSTICK_TICK_CONST                      (SOC_TIMER_FREQ / RT_TICK_PER_SECOND)
+
+/* Interrupt level for kernel systimer interrupt and software timer interrupt */
+#define RT_KERNEL_INTERRUPT_LEVEL               1
+
+/* Initial CSR MSTATUS value when thread created */
+#define RT_INITIAL_MSTATUS                      (MSTATUS_MPP | MSTATUS_MPIE | MSTATUS_FS_INITIAL)
+
+/**
+ * @brief from thread used interrupt context switch
+ * 
+ */
+volatile rt_ubase_t  rt_interrupt_from_thread = 0;
+/**
+ * @brief to thread used interrupt context switch
+ * 
+ */
+volatile rt_ubase_t  rt_interrupt_to_thread   = 0;
+/**
+ * @brief flag to indicate context switch in interrupt or not
+ * 
+ */
+volatile rt_ubase_t rt_thread_switch_interrupt_flag = 0;
+
+/**
+ * @brief thread stack frame of saved context
+ * 
+ */
+struct rt_hw_stack_frame
+{
+    rt_ubase_t epc;        /*!< epc - epc    - program counter                     */
+    rt_ubase_t ra;         /*!< x1  - ra     - return address for jumps            */
+    rt_ubase_t t0;         /*!< x5  - t0     - temporary register 0                */
+    rt_ubase_t t1;         /*!< x6  - t1     - temporary register 1                */
+    rt_ubase_t t2;         /*!< x7  - t2     - temporary register 2                */
+    rt_ubase_t s0_fp;      /*!< x8  - s0/fp  - saved register 0 or frame pointer   */
+    rt_ubase_t s1;         /*!< x9  - s1     - saved register 1                    */
+    rt_ubase_t a0;         /*!< x10 - a0     - return value or function argument 0 */
+    rt_ubase_t a1;         /*!< x11 - a1     - return value or function argument 1 */
+    rt_ubase_t a2;         /*!< x12 - a2     - function argument 2                 */
+    rt_ubase_t a3;         /*!< x13 - a3     - function argument 3                 */
+    rt_ubase_t a4;         /*!< x14 - a4     - function argument 4                 */
+    rt_ubase_t a5;         /*!< x15 - a5     - function argument 5                 */
+#ifndef __riscv_32e
+    rt_ubase_t a6;         /*!< x16 - a6     - function argument 6                 */
+    rt_ubase_t a7;         /*!< x17 - s7     - function argument 7                 */
+    rt_ubase_t s2;         /*!< x18 - s2     - saved register 2                    */
+    rt_ubase_t s3;         /*!< x19 - s3     - saved register 3                    */
+    rt_ubase_t s4;         /*!< x20 - s4     - saved register 4                    */
+    rt_ubase_t s5;         /*!< x21 - s5     - saved register 5                    */
+    rt_ubase_t s6;         /*!< x22 - s6     - saved register 6                    */
+    rt_ubase_t s7;         /*!< x23 - s7     - saved register 7                    */
+    rt_ubase_t s8;         /*!< x24 - s8     - saved register 8                    */
+    rt_ubase_t s9;         /*!< x25 - s9     - saved register 9                    */
+    rt_ubase_t s10;        /*!< x26 - s10    - saved register 10                   */
+    rt_ubase_t s11;        /*!< x27 - s11    - saved register 11                   */
+    rt_ubase_t t3;         /*!< x28 - t3     - temporary register 3                */
+    rt_ubase_t t4;         /*!< x29 - t4     - temporary register 4                */
+    rt_ubase_t t5;         /*!< x30 - t5     - temporary register 5                */
+    rt_ubase_t t6;         /*!< x31 - t6     - temporary register 6                */
+#endif
+    rt_ubase_t mstatus;    /*!<              - machine status register             */
+};
+
+/**
+ * This function will initialize thread stack
+ *
+ * @param tentry the entry of thread
+ * @param parameter the parameter of entry
+ * @param stack_addr the beginning stack address
+ * @param texit the function will be called when thread exit
+ *
+ * @return stack address
+ */
+rt_uint8_t *rt_hw_stack_init(void       *tentry,
+                             void       *parameter,
+                             rt_uint8_t *stack_addr,
+                             void       *texit)
+{
+    struct rt_hw_stack_frame *frame;
+    rt_uint8_t         *stk;
+    int                i;
+
+    stk  = stack_addr + sizeof(rt_ubase_t);
+    stk  = (rt_uint8_t *)RT_ALIGN_DOWN((rt_ubase_t)stk, REGBYTES);
+    stk -= sizeof(struct rt_hw_stack_frame);
+
+    frame = (struct rt_hw_stack_frame *)stk;
+
+    for (i = 0; i < sizeof(struct rt_hw_stack_frame) / sizeof(rt_ubase_t); i++)
+    {
+        ((rt_ubase_t *)frame)[i] = 0xdeadbeef;
+    }
+
+    frame->ra      = (rt_ubase_t)texit;
+    frame->a0      = (rt_ubase_t)parameter;
+    frame->epc     = (rt_ubase_t)tentry;
+
+    frame->mstatus = RT_INITIAL_MSTATUS;
+
+    return stk;
+}
+
+/**
+ * @brief Do rt-thread context switch in interrupt context
+ * 
+ * @param from thread sp of from thread
+ * @param to thread sp of to thread
+ */
+void rt_hw_context_switch_interrupt(rt_ubase_t from, rt_ubase_t to)
+{
+    if (rt_thread_switch_interrupt_flag == 0)
+        rt_interrupt_from_thread = from;
+
+    rt_interrupt_to_thread = to;
+    rt_thread_switch_interrupt_flag = 1;
+    RT_YIELD();
+}
+
+/**
+ * @brief Do rt-thread context switch in task context
+ * 
+ * @param from thread sp of from thread
+ * @param to thread sp of to thread
+ */
+void rt_hw_context_switch(rt_ubase_t from, rt_ubase_t to)
+{
+    rt_interrupt_from_thread = from;
+    rt_interrupt_to_thread = to;
+    RT_YIELD();
+}
+
+/**
+ * @brief shutdown CPU
+ * 
+ */
+void rt_hw_cpu_shutdown()
+{
+    rt_uint32_t level;
+    rt_kprintf("shutdown...\n");
+
+    level = rt_hw_interrupt_disable();
+    while (level)
+    {
+        RT_ASSERT(0);
+    }
+}
+
+/**
+ * @brief Do extra task switch code
+ * 
+ * @details
+ * 
+ * - Clear software timer interrupt request flag
+ * - clear rt_thread_switch_interrupt_flag to 0
+ */
+void rt_hw_taskswitch(void)
+{
+    /* Clear Software IRQ, A MUST */
+    SysTimer_ClearSWIRQ();
+    rt_thread_switch_interrupt_flag = 0;
+}
+
+/**
+ * @brief Setup systimer and software timer interrupt
+ * 
+ * @details 
+ * 
+ * - Set Systimer interrupt as NON-VECTOR interrupt with lowest interrupt level
+ * - Set software timer interrupt as VECTOR interrupt with lowest interrupt level
+ * - Enable these two interrupts
+ */
+void rt_hw_ticksetup(void)
+{
+    uint64_t ticks = SYSTICK_TICK_CONST;
+
+    /* Make SWI and SysTick the lowest priority interrupts. */
+    /* Stop and clear the SysTimer. SysTimer as Non-Vector Interrupt */
+    SysTick_Config(ticks);
+    ECLIC_DisableIRQ(SysTimer_IRQn);
+    ECLIC_SetLevelIRQ(SysTimer_IRQn, RT_KERNEL_INTERRUPT_LEVEL);
+    ECLIC_SetShvIRQ(SysTimer_IRQn, ECLIC_NON_VECTOR_INTERRUPT);
+    ECLIC_EnableIRQ(SysTimer_IRQn);
+
+    /* Set SWI interrupt level to lowest level/priority, SysTimerSW as Vector Interrupt */
+    ECLIC_SetShvIRQ(SysTimerSW_IRQn, ECLIC_VECTOR_INTERRUPT);
+    ECLIC_SetLevelIRQ(SysTimerSW_IRQn, RT_KERNEL_INTERRUPT_LEVEL);
+    ECLIC_EnableIRQ(SysTimerSW_IRQn);
+}
+
+/**
+ * systimer interrupt handler eclic_mtip_handler
+ * is hard coded in startup_<Device>.S
+ * We define SysTick_Handler as eclic_mtip_handler
+ * for easy understanding
+ */
+#define SysTick_Handler     eclic_mtip_handler
+
+/**
+ * @brief This is the timer interrupt service routine.
+ * 
+ */
+void SysTick_Handler(void)
+{
+    /* Reload systimer */
+    SysTick_Reload(SYSTICK_TICK_CONST);
+
+    /* enter interrupt */
+    rt_interrupt_enter();
+
+    /* tick increase */
+    rt_tick_increase();
+
+    /* leave interrupt */
+    rt_interrupt_leave();
+}
+
+/**
+ * @brief Disable cpu interrupt
+ * 
+ * @details
+ * 
+ * - Disable cpu interrupt by clear MIE bit in MSTATUS
+ * - Return the previous value in MSTATUS before clear MIE bit
+ * 
+ * @return the previous value in MSTATUS before clear MIE bit 
+ */
+rt_base_t rt_hw_interrupt_disable(void)
+{
+    return __RV_CSR_READ_CLEAR(CSR_MSTATUS, MSTATUS_MIE);
+}
+
+/**
+ * @brief Restore previous saved interrupt status
+ * 
+ * @param level previous saved MSTATUS value
+ */
+void rt_hw_interrupt_enable(rt_base_t level)
+{
+    __RV_CSR_WRITE(CSR_MSTATUS, level);
+}
diff --git a/libcpu/risc-v/nuclei/cpuport.h b/libcpu/risc-v/nuclei/cpuport.h
new file mode 100644
index 0000000000..3736f0078a
--- /dev/null
+++ b/libcpu/risc-v/nuclei/cpuport.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ * Copyright (c) 2019-Present Nuclei Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020/03/26     hqfang       Nuclei RISC-V Core porting code.
+ */
+
+#ifndef __CPUPORT_H__
+#define __CPUPORT_H__
+
+#include <rtconfig.h>
+#include <nuclei_sdk_soc.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Scheduler utilities. */
+#define RT_YIELD()                                                              \
+{                                                                               \
+    /* Set a software interrupt(SWI) request to request a context switch. */    \
+    SysTimer_SetSWIRQ();                                                        \
+    /* Barriers are normally not required but do ensure the code is completely  \
+    within the specified behaviour for the architecture. */                     \
+    __RWMB();                                                                   \
+    __FENCE_I();                                                                \
+}
+
+extern void rt_hw_ticksetup(void);
+extern void rt_hw_taskswitch(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/libcpu/risc-v/nuclei/interrupt_gcc.S b/libcpu/risc-v/nuclei/interrupt_gcc.S
new file mode 100644
index 0000000000..02a3e3e760
--- /dev/null
+++ b/libcpu/risc-v/nuclei/interrupt_gcc.S
@@ -0,0 +1,218 @@
+/*
+ * Copyright (c) 2019-Present Nuclei Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020/03/26     hqfang       First Nuclei RISC-V porting implementation
+ */
+
+#include "riscv_encoding.h"
+
+.section    .text.entry
+.align 8
+
+/**
+ * \brief  Global interrupt disabled
+ * \details
+ *  This function disable global interrupt.
+ * \remarks
+ *  - All the interrupt requests will be ignored by CPU.
+ */
+.macro DISABLE_MIE
+    csrc CSR_MSTATUS, MSTATUS_MIE
+.endm
+
+/**
+ * \brief  Macro for context save
+ * \details
+ * This macro save ABI defined caller saved registers in the stack.
+ * \remarks
+ * - This Macro could use to save context when you enter to interrupt
+ * or exception
+*/
+/* Save caller registers */
+.macro SAVE_CONTEXT
+    csrrw sp, CSR_MSCRATCHCSWL, sp
+    /* Allocate stack space for context saving */
+#ifndef __riscv_32e
+    addi sp, sp, -20*REGBYTES
+#else
+    addi sp, sp, -14*REGBYTES
+#endif /* __riscv_32e */
+
+    STORE x1, 0*REGBYTES(sp)
+    STORE x4, 1*REGBYTES(sp)
+    STORE x5, 2*REGBYTES(sp)
+    STORE x6, 3*REGBYTES(sp)
+    STORE x7, 4*REGBYTES(sp)
+    STORE x10, 5*REGBYTES(sp)
+    STORE x11, 6*REGBYTES(sp)
+    STORE x12, 7*REGBYTES(sp)
+    STORE x13, 8*REGBYTES(sp)
+    STORE x14, 9*REGBYTES(sp)
+    STORE x15, 10*REGBYTES(sp)
+#ifndef __riscv_32e
+    STORE x16, 14*REGBYTES(sp)
+    STORE x17, 15*REGBYTES(sp)
+    STORE x28, 16*REGBYTES(sp)
+    STORE x29, 17*REGBYTES(sp)
+    STORE x30, 18*REGBYTES(sp)
+    STORE x31, 19*REGBYTES(sp)
+#endif /* __riscv_32e */
+.endm
+
+/**
+ * \brief  Macro for restore caller registers
+ * \details
+ * This macro restore ABI defined caller saved registers from stack.
+ * \remarks
+ * - You could use this macro to restore context before you want return
+ * from interrupt or exeception
+ */
+/* Restore caller registers */
+.macro RESTORE_CONTEXT
+    LOAD x1, 0*REGBYTES(sp)
+    LOAD x4, 1*REGBYTES(sp)
+    LOAD x5, 2*REGBYTES(sp)
+    LOAD x6, 3*REGBYTES(sp)
+    LOAD x7, 4*REGBYTES(sp)
+    LOAD x10, 5*REGBYTES(sp)
+    LOAD x11, 6*REGBYTES(sp)
+    LOAD x12, 7*REGBYTES(sp)
+    LOAD x13, 8*REGBYTES(sp)
+    LOAD x14, 9*REGBYTES(sp)
+    LOAD x15, 10*REGBYTES(sp)
+#ifndef __riscv_32e
+    LOAD x16, 14*REGBYTES(sp)
+    LOAD x17, 15*REGBYTES(sp)
+    LOAD x28, 16*REGBYTES(sp)
+    LOAD x29, 17*REGBYTES(sp)
+    LOAD x30, 18*REGBYTES(sp)
+    LOAD x31, 19*REGBYTES(sp)
+
+    /* De-allocate the stack space */
+    addi sp, sp, 20*REGBYTES
+#else
+    /* De-allocate the stack space */
+    addi sp, sp, 14*REGBYTES
+#endif /* __riscv_32e */
+    csrrw sp, CSR_MSCRATCHCSWL, sp
+.endm
+
+/**
+ * \brief  Macro for save necessary CSRs to stack
+ * \details
+ * This macro store MCAUSE, MEPC, MSUBM to stack.
+ */
+.macro SAVE_CSR_CONTEXT
+    /* Store CSR mcause to stack using pushmcause */
+    csrrwi  x0, CSR_PUSHMCAUSE, 11
+    /* Store CSR mepc to stack using pushmepc */
+    csrrwi  x0, CSR_PUSHMEPC, 12
+    /* Store CSR msub to stack using pushmsub */
+    csrrwi  x0, CSR_PUSHMSUBM, 13
+.endm
+
+/**
+ * \brief  Macro for restore necessary CSRs from stack
+ * \details
+ * This macro restore MSUBM, MEPC, MCAUSE from stack.
+ */
+.macro RESTORE_CSR_CONTEXT
+    LOAD x5,  13*REGBYTES(sp)
+    csrw CSR_MSUBM, x5
+    LOAD x5,  12*REGBYTES(sp)
+    csrw CSR_MEPC, x5
+    LOAD x5,  11*REGBYTES(sp)
+    csrw CSR_MCAUSE, x5
+.endm
+
+/**
+ * \brief  Exception/NMI Entry
+ * \details
+ * This function provide common entry functions for exception/nmi.
+ * \remarks
+ * This function provide a default exception/nmi entry.
+ * ABI defined caller save register and some CSR registers
+ * to be saved before enter interrupt handler and be restored before return.
+ */
+.section .text.trap
+/* In CLIC mode, the exeception entry must be 64bytes aligned */
+.align 6
+.global exc_entry
+exc_entry:
+    /* Save the caller saving registers (context) */
+    SAVE_CONTEXT
+    /* Save the necessary CSR registers */
+    SAVE_CSR_CONTEXT
+
+    /*
+     * Set the exception handler function arguments
+     * argument 1: mcause value
+     * argument 2: current stack point(SP) value
+     */
+    csrr a0, mcause
+    mv a1, sp
+    /*
+     * TODO: Call the exception handler function
+     * By default, the function template is provided in
+     * system_Device.c, you can adjust it as you want
+     */
+    call core_exception_handler
+
+    /* Restore the necessary CSR registers */
+    RESTORE_CSR_CONTEXT
+    /* Restore the caller saving registers (context) */
+    RESTORE_CONTEXT
+
+    /* Return to regular code */
+    mret
+
+/**
+ * \brief  Non-Vector Interrupt Entry
+ * \details
+ * This function provide common entry functions for handling
+ * non-vector interrupts
+ * \remarks
+ * This function provide a default non-vector interrupt entry.
+ * ABI defined caller save register and some CSR registers need
+ * to be saved before enter interrupt handler and be restored before return.
+ */
+.section      .text.irq
+/* In CLIC mode, the interrupt entry must be 4bytes aligned */
+.align 2
+.global irq_entry
+/* This label will be set to MTVT2 register */
+irq_entry:
+    /* Save the caller saving registers (context) */
+    SAVE_CONTEXT
+    /* Save the necessary CSR registers */
+    SAVE_CSR_CONTEXT
+
+    /* This special CSR read/write operation, which is actually
+     * claim the CLIC to find its pending highest ID, if the ID
+     * is not 0, then automatically enable the mstatus.MIE, and
+     * jump to its vector-entry-label, and update the link register
+     */
+    csrrw ra, CSR_JALMNXTI, ra
+
+    /* Critical section with interrupts disabled */
+    DISABLE_MIE
+
+    /* Restore the necessary CSR registers */
+    RESTORE_CSR_CONTEXT
+    /* Restore the caller saving registers (context) */
+    RESTORE_CONTEXT
+
+    /* Return to regular code */
+    mret
+
+/* Default Handler for Exceptions / Interrupts */
+.global default_intexc_handler
+Undef_Handler:
+default_intexc_handler:
+1:
+	j 1b
+
diff --git a/tools/mkdist.py b/tools/mkdist.py
index 7e4b9a8bbe..ec527d87e1 100644
--- a/tools/mkdist.py
+++ b/tools/mkdist.py
@@ -345,6 +345,13 @@ def MkDist(program, BSP_ROOT, RTT_ROOT, Env, rttide = None):
         bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
         shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
 
+    # copy nuclei bsp libiary files
+    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'nuclei':
+        print("=> copy nuclei bsp library")
+        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'libraries')
+        library_dir  = os.path.join(dist_dir, 'libraries')
+        bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
+
     # do bsp special dist handle
     if 'dist_handle' in Env:
         print("=> start dist handle")

From 3b2fa472096d41287ee8cb542e8c1d119a5a8b76 Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Fri, 17 Apr 2020 22:14:37 +0800
Subject: [PATCH 43/83] [BSP] add Libraries when scons --dist

---
 bsp/at32/at32f403a-start/rtconfig.py |  6 +++---
 tools/mkdist.py                      | 26 ++++++++++++++++++++++----
 2 files changed, 25 insertions(+), 7 deletions(-)

diff --git a/bsp/at32/at32f403a-start/rtconfig.py b/bsp/at32/at32f403a-start/rtconfig.py
index 1d63cabb96..4800f9a871 100644
--- a/bsp/at32/at32f403a-start/rtconfig.py
+++ b/bsp/at32/at32f403a-start/rtconfig.py
@@ -57,7 +57,7 @@ if PLATFORM == 'gcc':
     else:
         CFLAGS += ' -O2'
 
-    CXXFLAGS = CFLAGS 
+    CXXFLAGS = CFLAGS
 
     POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
 
@@ -88,7 +88,7 @@ elif PLATFORM == 'armcc':
     else:
         CFLAGS += ' -O2'
 
-    CXXFLAGS = CFLAGS 
+    CXXFLAGS = CFLAGS
     CFLAGS += ' -std=c99'
 
     POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
@@ -136,7 +136,7 @@ elif PLATFORM == 'iar':
 
     LFLAGS = ' --config "board/linker_scripts/link.icf"'
     LFLAGS += ' --entry __iar_program_start'
-    
+
     CXXFLAGS = CFLAGS
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
diff --git a/tools/mkdist.py b/tools/mkdist.py
index 7e4b9a8bbe..e71d767446 100644
--- a/tools/mkdist.py
+++ b/tools/mkdist.py
@@ -122,7 +122,7 @@ def bsp_update_kconfig(dist_dir):
                 line = line[0:position] + 'default "rt-thread"\n'
                 found = 0
             f.write(line)
-            
+
 def bsp_update_kconfig_library(dist_dir):
     # change RTT_ROOT in Kconfig
     if not os.path.isfile(os.path.join(dist_dir, 'Kconfig')):
@@ -141,7 +141,7 @@ def bsp_update_kconfig_library(dist_dir):
                 found = 0
             f.write(line)
 
-    # change board/kconfig path 
+    # change board/kconfig path
     if not os.path.isfile(os.path.join(dist_dir, 'board/Kconfig')):
         return
 
@@ -214,12 +214,21 @@ def MkDist_Strip(program, BSP_ROOT, RTT_ROOT, Env):
         bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
         shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
 
+    # copy at32 bsp libiary files
+    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'at32':
+        print("=> copy at32 bsp library")
+        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
+        library_dir  = os.path.join(dist_dir, 'Libraries')
+        bsp_copy_files(os.path.join(library_path, 'rt_drivers'), os.path.join(library_dir, 'rt_drivers'))
+        bsp_copy_files(os.path.join(library_path, 'AT32_Std_Driver'), os.path.join(library_dir, 'AT32_Std_Driver'))
+        shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
+
     # do bsp special dist handle
-    if 'dist_handle' in Env:       
+    if 'dist_handle' in Env:
         print("=> start dist handle")
         dist_handle = Env['dist_handle']
         dist_handle(BSP_ROOT)
-        
+
     # get all source files from program
     for item in program:
         walk_children(item)
@@ -345,6 +354,15 @@ def MkDist(program, BSP_ROOT, RTT_ROOT, Env, rttide = None):
         bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
         shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
 
+    # copy at32 bsp libiary files
+    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'at32':
+        print("=> copy at32 bsp library")
+        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
+        library_dir  = os.path.join(dist_dir, 'Libraries')
+        bsp_copy_files(os.path.join(library_path, 'rt_drivers'), os.path.join(library_dir, 'rt_drivers'))
+        bsp_copy_files(os.path.join(library_path, 'AT32_Std_Driver'), os.path.join(library_dir, 'AT32_Std_Driver'))
+        shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
+
     # do bsp special dist handle
     if 'dist_handle' in Env:
         print("=> start dist handle")

From 098eccc05729b06f8e4af060d702308f6596b9c8 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Fri, 17 Apr 2020 22:16:34 +0800
Subject: [PATCH 44/83] add raspi3-64 readme note

---
 bsp/raspberry-pi/raspi3-64/README.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/bsp/raspberry-pi/raspi3-64/README.md b/bsp/raspberry-pi/raspi3-64/README.md
index 576b13ed0e..a8558d809e 100644
--- a/bsp/raspberry-pi/raspi3-64/README.md
+++ b/bsp/raspberry-pi/raspi3-64/README.md
@@ -31,6 +31,16 @@ EXEC_PATH = r'E:/env_released_1.1.2/env/tools/gnu_gcc/arm_gcc/gcc-arm-8.3-2019.0
 
 然后在`bsp\raspberry-pi\raspi3-64\`下输入scons编译即可。
 
+**window环境搭建注意**
+
+下载完成`gcc-arm-8.3-2019.03-i686-mingw32-aarch64-elf.tar.xz`交叉编译工具链后，最好采用7-zip解压工具进行两次解压。
+确保解压目录下的`/bin/aarch64-elf-ld.exe`文件的size不为0。
+否则编译会出现如下错误:
+
+```
+collect2.exe:fatal error:CreateProcess:No such file or directory
+```
+
 ### 2.2 Linux上的环境搭建
 
 Linux下推荐使用[gcc工具][2]。Linux版本下gcc版本可采用`gcc-arm-8.3-2019.03-x86_64-aarch64-elf`。

From bcae19654162c80a8f2380794189c7b4ec242c90 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Fri, 17 Apr 2020 22:19:54 +0800
Subject: [PATCH 45/83] [bsp\raspi4]move io to `iomap.h`

---
 bsp/raspberry-pi/raspi4/driver/board.c    |  8 ++------
 bsp/raspberry-pi/raspi4/driver/board.h    |  2 +-
 bsp/raspberry-pi/raspi4/driver/drv_gpio.h |  2 --
 bsp/raspberry-pi/raspi4/driver/drv_uart.c |  6 ------
 bsp/raspberry-pi/raspi4/driver/drv_uart.h |  1 -
 bsp/raspberry-pi/raspi4/driver/iomap.h    | 21 ++++++++++++++++++---
 6 files changed, 21 insertions(+), 19 deletions(-)

diff --git a/bsp/raspberry-pi/raspi4/driver/board.c b/bsp/raspberry-pi/raspi4/driver/board.c
index 46d629a35d..79a24d184f 100644
--- a/bsp/raspberry-pi/raspi4/driver/board.c
+++ b/bsp/raspberry-pi/raspi4/driver/board.c
@@ -18,10 +18,6 @@
 #include "mmu.h"
 
 static rt_uint64_t timerStep;
-// 0x40, 0x44, 0x48, 0x4c: Core 0~3 Timers interrupt control
-#define CORE0_TIMER_IRQ_CTRL    HWREG32(0xFF800040)
-#define TIMER_IRQ               30
-#define NON_SECURE_TIMER_IRQ    (1 << 1)
 
 int rt_hw_get_gtimer_frq(void);
 void rt_hw_set_gtimer_val(rt_uint64_t value);
@@ -29,7 +25,7 @@ int rt_hw_get_gtimer_val(void);
 int rt_hw_get_cntpct_val(void);
 void rt_hw_gtimer_enable(void);
 
-void core0_timer_enable_interrupt_controller()
+void core0_timer_enable_interrupt_controller(void)
 {
     CORE0_TIMER_IRQ_CTRL |= NON_SECURE_TIMER_IRQ;
 }
@@ -94,4 +90,4 @@ void rt_hw_board_init(void)
 #ifdef RT_USING_COMPONENTS_INIT
     rt_components_board_init();
 #endif
-}
\ No newline at end of file
+}
diff --git a/bsp/raspberry-pi/raspi4/driver/board.h b/bsp/raspberry-pi/raspi4/driver/board.h
index 66805464f2..a7c96b3276 100644
--- a/bsp/raspberry-pi/raspi4/driver/board.h
+++ b/bsp/raspberry-pi/raspi4/driver/board.h
@@ -12,6 +12,7 @@
 #define BOARD_H__
 
 #include <stdint.h>
+#include "iomap.h"
 
 extern unsigned char __bss_start;
 extern unsigned char __bss_end;
@@ -22,4 +23,3 @@ extern unsigned char __bss_end;
 void rt_hw_board_init(void);
 
 #endif
-
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_gpio.h b/bsp/raspberry-pi/raspi4/driver/drv_gpio.h
index ebc9452cec..c4658fcebb 100644
--- a/bsp/raspberry-pi/raspi4/driver/drv_gpio.h
+++ b/bsp/raspberry-pi/raspi4/driver/drv_gpio.h
@@ -17,8 +17,6 @@
 #include "board.h"
 #include "interrupt.h"
 
-#define GPIO_BASE (0xFE000000 + 0x00200000)
-
 #define GPIO_REG_GPFSEL0(BASE)             HWREG32(BASE + 0x00)
 #define GPIO_REG_GPFSEL1(BASE)             HWREG32(BASE + 0x04)
 #define GPIO_REG_GPFSEL2(BASE)             HWREG32(BASE + 0x08)
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_uart.c b/bsp/raspberry-pi/raspi4/driver/drv_uart.c
index a7ac1b5892..6a70cdfb3a 100644
--- a/bsp/raspberry-pi/raspi4/driver/drv_uart.c
+++ b/bsp/raspberry-pi/raspi4/driver/drv_uart.c
@@ -16,12 +16,6 @@
 #include "drv_uart.h"
 #include "drv_gpio.h"
 
-#define UART0_BASE            (0xFE000000 + 0x00201000)
-#define PL011_BASE            UART0_BASE
-#define IRQ_PL011             (121 + 32)
-
-#define UART_REFERENCE_CLOCK 48000000
-
 struct hw_uart_device
 {
     rt_ubase_t hw_base;
diff --git a/bsp/raspberry-pi/raspi4/driver/drv_uart.h b/bsp/raspberry-pi/raspi4/driver/drv_uart.h
index 4f23d7b46e..714043efd3 100644
--- a/bsp/raspberry-pi/raspi4/driver/drv_uart.h
+++ b/bsp/raspberry-pi/raspi4/driver/drv_uart.h
@@ -81,4 +81,3 @@
 int rt_hw_uart_init(void);
 
 #endif /* DRV_UART_H__ */
-
diff --git a/bsp/raspberry-pi/raspi4/driver/iomap.h b/bsp/raspberry-pi/raspi4/driver/iomap.h
index 675cd147e3..3f18353904 100644
--- a/bsp/raspberry-pi/raspi4/driver/iomap.h
+++ b/bsp/raspberry-pi/raspi4/driver/iomap.h
@@ -1,8 +1,23 @@
 #ifndef __RASPI4_H__
 #define __RASPI4_H__
 
-#define ARM_GIC_NR_IRQS     512
-#define INTC_BASE   0xff800000
+//gpio
+#define GPIO_BASE (0xFE000000 + 0x00200000)
+
+//uart
+#define UART0_BASE                  (0xFE000000 + 0x00201000)
+#define PL011_BASE                  UART0_BASE
+#define IRQ_PL011                   (121 + 32)
+#define UART_REFERENCE_CLOCK        (48000000)
+
+// 0x40, 0x44, 0x48, 0x4c: Core 0~3 Timers interrupt control
+#define CORE0_TIMER_IRQ_CTRL    HWREG32(0xFF800040)
+#define TIMER_IRQ               30
+#define NON_SECURE_TIMER_IRQ    (1 << 1)
+
+//gic max
+#define ARM_GIC_NR_IRQS             (512)
+#define INTC_BASE                   (0xff800000)
 #define GIC_V2_DISTRIBUTOR_BASE     (INTC_BASE + 0x00041000)
 #define GIC_V2_CPU_INTERFACE_BASE   (INTC_BASE + 0x00042000)
 #define GIC_V2_HYPERVISOR_BASE      (INTC_BASE + 0x00044000)
@@ -11,4 +26,4 @@
 #define GIC_PL400_DISTRIBUTOR_PPTR  GIC_V2_DISTRIBUTOR_BASE
 #define GIC_PL400_CONTROLLER_PPTR   GIC_V2_CPU_INTERFACE_BASE
 
-#endif
\ No newline at end of file
+#endif

From 3afb24f4c1f7530887a9f3f981bc0fdd3961c44c Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Fri, 17 Apr 2020 22:30:41 +0800
Subject: [PATCH 46/83] fix aarch64 compiler warning

---
 components/finsh/finsh.h          | 4 ++--
 components/finsh/finsh_compiler.c | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/components/finsh/finsh.h b/components/finsh/finsh.h
index eb38682c4f..7276ea7ce1 100644
--- a/components/finsh/finsh.h
+++ b/components/finsh/finsh.h
@@ -27,8 +27,8 @@
 #define HEAP_ALIGNMENT          4       /* heap alignment */
 
 #define FINSH_GET16(x)    (*(x)) | (*((x)+1) << 8)
-#define FINSH_GET32(x)    (rt_uint32_t)(*(x)) | ((rt_uint32_t)*((x)+1) << 8) | \
-    ((rt_uint32_t)*((x)+2) << 16) | ((rt_uint32_t)*((x)+3) << 24)
+#define FINSH_GET32(x)    (rt_ubase_t)(*(x)) | ((rt_ubase_t)*((x)+1) << 8) | \
+    ((rt_ubase_t)*((x)+2) << 16) | ((rt_ubase_t)*((x)+3) << 24)
 
 #define FINSH_SET16(x, v)           \
     do                              \
diff --git a/components/finsh/finsh_compiler.c b/components/finsh/finsh_compiler.c
index 8d33e0e567..f81409bf9a 100644
--- a/components/finsh/finsh_compiler.c
+++ b/components/finsh/finsh_compiler.c
@@ -191,7 +191,7 @@ static int finsh_compile(struct finsh_node* node)
         case FINSH_NODE_VALUE_NULL:
         case FINSH_NODE_VALUE_STRING:
             finsh_code_byte(FINSH_OP_LD_DWORD);
-            finsh_code_dword((uint32_t)node->value.ptr);
+            finsh_code_dword((rt_ubase_t)node->value.ptr);
             break;
 
         /* arithmetic operation */

From 805432d315613ed91a3fa52b6a50044bbebb390f Mon Sep 17 00:00:00 2001
From: Maofeng <xckhmf@163.com>
Date: Sun, 19 Apr 2020 17:37:43 +0800
Subject: [PATCH 47/83] [update]modify nrf5x/nrf52840 for [No
 Softdevice]&[RT_USING_USER_MAIN]

---
 bsp/nrf5x/libraries/cmsis/SConscript          |    17 +
 bsp/nrf5x/libraries/cmsis/dsp/license.txt     |    28 +
 .../cmsis/include/arm_common_tables.h         |   136 +
 .../cmsis/include/arm_const_structs.h         |    79 +
 bsp/nrf5x/libraries/cmsis/include/arm_math.h  |  7030 ++++++++++
 .../libraries/cmsis/include/cmsis_armcc.h     |   734 +
 .../libraries/cmsis/include/cmsis_armcc_V6.h  |  1800 +++
 bsp/nrf5x/libraries/cmsis/include/cmsis_gcc.h |  1373 ++
 bsp/nrf5x/libraries/cmsis/include/core_cm0.h  |   798 ++
 .../libraries/cmsis/include/core_cm0plus.h    |   914 ++
 bsp/nrf5x/libraries/cmsis/include/core_cm3.h  |  1763 +++
 bsp/nrf5x/libraries/cmsis/include/core_cm4.h  |  1937 +++
 bsp/nrf5x/libraries/cmsis/include/core_cm7.h  |  2512 ++++
 .../libraries/cmsis/include/core_cmFunc.h     |    86 +
 .../libraries/cmsis/include/core_cmInstr.h    |    87 +
 .../libraries/cmsis/include/core_cmSimd.h     |    96 +
 .../libraries/cmsis/include/core_sc000.h      |   926 ++
 .../libraries/cmsis/include/core_sc300.h      |  1745 +++
 bsp/nrf5x/libraries/drivers/SConscript        |     2 +-
 bsp/nrf5x/libraries/drivers/drv_uart.c        |   163 +-
 bsp/nrf5x/nrf52840/.config                    |    26 +-
 bsp/nrf5x/nrf52840/SConstruct                 |     3 +
 bsp/nrf5x/nrf52840/applications/application.c |    29 +-
 bsp/nrf5x/nrf52840/applications/ble_nus_app.c |   670 -
 bsp/nrf5x/nrf52840/applications/sdk_config.h  |  3991 ------
 bsp/nrf5x/nrf52840/applications/startup.c     |    98 -
 bsp/nrf5x/nrf52840/board/Kconfig              |     3 +-
 bsp/nrf5x/nrf52840/board/SConscript           |     3 +-
 bsp/nrf5x/nrf52840/board/app_config.h         |     4 +
 bsp/nrf5x/nrf52840/board/board.c              |   218 +-
 bsp/nrf5x/nrf52840/board/board.h              |    13 +-
 bsp/nrf5x/nrf52840/board/nrfx_config.h        |    47 +
 bsp/nrf5x/nrf52840/board/nrfx_glue.h          |   269 +
 bsp/nrf5x/nrf52840/board/nrfx_log.h           |   135 +
 bsp/nrf5x/nrf52840/board/sdk_config.h         | 11698 ++++++++++++++++
 bsp/nrf5x/nrf52840/project.uvoptx             |   407 +-
 bsp/nrf5x/nrf52840/project.uvprojx            |   192 +-
 bsp/nrf5x/nrf52840/rtconfig.h                 |    10 +-
 bsp/nrf5x/nrf52840/template.uvoptx            |     7 +
 bsp/nrf5x/nrf52840/template.uvprojx           |     8 +-
 40 files changed, 34725 insertions(+), 5332 deletions(-)
 create mode 100644 bsp/nrf5x/libraries/cmsis/SConscript
 create mode 100644 bsp/nrf5x/libraries/cmsis/dsp/license.txt
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/arm_common_tables.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/arm_const_structs.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/arm_math.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/cmsis_armcc.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/cmsis_armcc_V6.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/cmsis_gcc.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cm0.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cm0plus.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cm3.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cm4.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cm7.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cmFunc.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cmInstr.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_cmSimd.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_sc000.h
 create mode 100644 bsp/nrf5x/libraries/cmsis/include/core_sc300.h
 delete mode 100644 bsp/nrf5x/nrf52840/applications/ble_nus_app.c
 delete mode 100644 bsp/nrf5x/nrf52840/applications/sdk_config.h
 delete mode 100644 bsp/nrf5x/nrf52840/applications/startup.c
 create mode 100644 bsp/nrf5x/nrf52840/board/app_config.h
 create mode 100644 bsp/nrf5x/nrf52840/board/nrfx_config.h
 create mode 100644 bsp/nrf5x/nrf52840/board/nrfx_glue.h
 create mode 100644 bsp/nrf5x/nrf52840/board/nrfx_log.h
 create mode 100644 bsp/nrf5x/nrf52840/board/sdk_config.h

diff --git a/bsp/nrf5x/libraries/cmsis/SConscript b/bsp/nrf5x/libraries/cmsis/SConscript
new file mode 100644
index 0000000000..6ee62ec6cf
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/SConscript
@@ -0,0 +1,17 @@
+Import('RTT_ROOT')
+Import('rtconfig')
+from building import *
+
+cwd = GetCurrentDir()
+
+# add the general drivers.
+src = Split("""
+""")
+
+# src += ['drv_common.c']
+
+path =  [cwd + '/include']
+
+group = DefineGroup('CMSIS', src, depend = [''], CPPPATH = path)
+
+Return('group')
diff --git a/bsp/nrf5x/libraries/cmsis/dsp/license.txt b/bsp/nrf5x/libraries/cmsis/dsp/license.txt
new file mode 100644
index 0000000000..139c1ff8d4
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/dsp/license.txt
@@ -0,0 +1,28 @@
+All pre-build libraries contained in the folders "ARM" and "GCC"
+are guided by the following license:
+
+Copyright (C) 2009-2014 ARM Limited. 
+All rights reserved.
+
+Redistribution and use in source and binary forms, with or without
+modification, are permitted provided that the following conditions are met:
+ - Redistributions of source code must retain the above copyright
+   notice, this list of conditions and the following disclaimer.
+ - Redistributions in binary form must reproduce the above copyright
+   notice, this list of conditions and the following disclaimer in the
+   documentation and/or other materials provided with the distribution.
+ - Neither the name of ARM nor the names of its contributors may be used 
+   to endorse or promote products derived from this software without 
+   specific prior written permission.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
+AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
+IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
+SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
+INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
+CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
+ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+POSSIBILITY OF SUCH DAMAGE.
diff --git a/bsp/nrf5x/libraries/cmsis/include/arm_common_tables.h b/bsp/nrf5x/libraries/cmsis/include/arm_common_tables.h
new file mode 100644
index 0000000000..8742a56991
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/arm_common_tables.h
@@ -0,0 +1,136 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
+*
+* $Date:        19. October 2015
+* $Revision: 	V.1.4.5 a
+*
+* Project: 	    CMSIS DSP Library
+* Title:	    arm_common_tables.h
+*
+* Description:	This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+#ifndef _ARM_COMMON_TABLES_H
+#define _ARM_COMMON_TABLES_H
+
+#include "arm_math.h"
+
+extern const uint16_t armBitRevTable[1024];
+extern const q15_t armRecipTableQ15[64];
+extern const q31_t armRecipTableQ31[64];
+/* extern const q31_t realCoefAQ31[1024]; */
+/* extern const q31_t realCoefBQ31[1024]; */
+extern const float32_t twiddleCoef_16[32];
+extern const float32_t twiddleCoef_32[64];
+extern const float32_t twiddleCoef_64[128];
+extern const float32_t twiddleCoef_128[256];
+extern const float32_t twiddleCoef_256[512];
+extern const float32_t twiddleCoef_512[1024];
+extern const float32_t twiddleCoef_1024[2048];
+extern const float32_t twiddleCoef_2048[4096];
+extern const float32_t twiddleCoef_4096[8192];
+#define twiddleCoef twiddleCoef_4096
+extern const q31_t twiddleCoef_16_q31[24];
+extern const q31_t twiddleCoef_32_q31[48];
+extern const q31_t twiddleCoef_64_q31[96];
+extern const q31_t twiddleCoef_128_q31[192];
+extern const q31_t twiddleCoef_256_q31[384];
+extern const q31_t twiddleCoef_512_q31[768];
+extern const q31_t twiddleCoef_1024_q31[1536];
+extern const q31_t twiddleCoef_2048_q31[3072];
+extern const q31_t twiddleCoef_4096_q31[6144];
+extern const q15_t twiddleCoef_16_q15[24];
+extern const q15_t twiddleCoef_32_q15[48];
+extern const q15_t twiddleCoef_64_q15[96];
+extern const q15_t twiddleCoef_128_q15[192];
+extern const q15_t twiddleCoef_256_q15[384];
+extern const q15_t twiddleCoef_512_q15[768];
+extern const q15_t twiddleCoef_1024_q15[1536];
+extern const q15_t twiddleCoef_2048_q15[3072];
+extern const q15_t twiddleCoef_4096_q15[6144];
+extern const float32_t twiddleCoef_rfft_32[32];
+extern const float32_t twiddleCoef_rfft_64[64];
+extern const float32_t twiddleCoef_rfft_128[128];
+extern const float32_t twiddleCoef_rfft_256[256];
+extern const float32_t twiddleCoef_rfft_512[512];
+extern const float32_t twiddleCoef_rfft_1024[1024];
+extern const float32_t twiddleCoef_rfft_2048[2048];
+extern const float32_t twiddleCoef_rfft_4096[4096];
+
+
+/* floating-point bit reversal tables */
+#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20  )
+#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48  )
+#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56  )
+#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 )
+#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 )
+#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 )
+#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800)
+#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808)
+#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032)
+
+extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH];
+
+/* fixed-point bit reversal tables */
+#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH ((uint16_t)12  )
+#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH ((uint16_t)24  )
+#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH ((uint16_t)56  )
+#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH ((uint16_t)112 )
+#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH ((uint16_t)240 )
+#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH ((uint16_t)480 )
+#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992 )
+#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984)
+#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032)
+
+extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH];
+extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH];
+
+/* Tables for Fast Math Sine and Cosine */
+extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1];
+extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1];
+extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1];
+
+#endif /*  ARM_COMMON_TABLES_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/arm_const_structs.h b/bsp/nrf5x/libraries/cmsis/include/arm_const_structs.h
new file mode 100644
index 0000000000..726d06eb69
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/arm_const_structs.h
@@ -0,0 +1,79 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
+*
+* $Date:        19. March 2015
+* $Revision: 	V.1.4.5
+*
+* Project: 	    CMSIS DSP Library
+* Title:	    arm_const_structs.h
+*
+* Description:	This file has constant structs that are initialized for
+*              user convenience.  For example, some can be given as
+*              arguments to the arm_cfft_f32() function.
+*
+* Target Processor: Cortex-M4/Cortex-M3
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+* -------------------------------------------------------------------- */
+
+#ifndef _ARM_CONST_STRUCTS_H
+#define _ARM_CONST_STRUCTS_H
+
+#include "arm_math.h"
+#include "arm_common_tables.h"
+
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
+   extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
+
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
+   extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
+
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
+   extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
+
+#endif
diff --git a/bsp/nrf5x/libraries/cmsis/include/arm_math.h b/bsp/nrf5x/libraries/cmsis/include/arm_math.h
new file mode 100644
index 0000000000..e21a3cc371
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/arm_math.h
@@ -0,0 +1,7030 @@
+/* ----------------------------------------------------------------------
+* Copyright (C) 2010-2015 ARM Limited. All rights reserved.
+*
+* $Date:        20. October 2015
+* $Revision:    V1.4.5 b
+*
+* Project:      CMSIS DSP Library
+* Title:        arm_math.h
+*
+* Description:  Public header file for CMSIS DSP Library
+*
+* Target Processor: Cortex-M7/Cortex-M4/Cortex-M3/Cortex-M0
+*
+* Redistribution and use in source and binary forms, with or without
+* modification, are permitted provided that the following conditions
+* are met:
+*   - Redistributions of source code must retain the above copyright
+*     notice, this list of conditions and the following disclaimer.
+*   - Redistributions in binary form must reproduce the above copyright
+*     notice, this list of conditions and the following disclaimer in
+*     the documentation and/or other materials provided with the
+*     distribution.
+*   - Neither the name of ARM LIMITED nor the names of its contributors
+*     may be used to endorse or promote products derived from this
+*     software without specific prior written permission.
+*
+* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+* POSSIBILITY OF SUCH DAMAGE.
+ * -------------------------------------------------------------------- */
+
+/**
+ * @defgroup groupMath Basic Math Functions
+ */
+
+/**
+ * @defgroup groupFastMath Fast Math Functions
+ * This set of functions provides a fast approximation to sine, cosine, and square root.
+ * As compared to most of the other functions in the CMSIS math library, the fast math functions
+ * operate on individual values and not arrays.
+ * There are separate functions for Q15, Q31, and floating-point data.
+ *
+ */
+
+/**
+ * @defgroup groupCmplxMath Complex Math Functions
+ * This set of functions operates on complex data vectors.
+ * The data in the complex arrays is stored in an interleaved fashion
+ * (real, imag, real, imag, ...).
+ * In the API functions, the number of samples in a complex array refers
+ * to the number of complex values; the array contains twice this number of
+ * real values.
+ */
+
+/**
+ * @defgroup groupFilters Filtering Functions
+ */
+
+/**
+ * @defgroup groupMatrix Matrix Functions
+ *
+ * This set of functions provides basic matrix math operations.
+ * The functions operate on matrix data structures.  For example,
+ * the type
+ * definition for the floating-point matrix structure is shown
+ * below:
+ * <pre>
+ *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ * </pre>
+ * There are similar definitions for Q15 and Q31 data types.
+ *
+ * The structure specifies the size of the matrix and then points to
+ * an array of data.  The array is of size <code>numRows X numCols</code>
+ * and the values are arranged in row order.  That is, the
+ * matrix element (i, j) is stored at:
+ * <pre>
+ *     pData[i*numCols + j]
+ * </pre>
+ *
+ * \par Init Functions
+ * There is an associated initialization function for each type of matrix
+ * data structure.
+ * The initialization function sets the values of the internal structure fields.
+ * Refer to the function <code>arm_mat_init_f32()</code>, <code>arm_mat_init_q31()</code>
+ * and <code>arm_mat_init_q15()</code> for floating-point, Q31 and Q15 types,  respectively.
+ *
+ * \par
+ * Use of the initialization function is optional. However, if initialization function is used
+ * then the instance structure cannot be placed into a const data section.
+ * To place the instance structure in a const data
+ * section, manually initialize the data structure.  For example:
+ * <pre>
+ * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
+ * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
+ * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
+ * </pre>
+ * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
+ * specifies the number of columns, and <code>pData</code> points to the
+ * data array.
+ *
+ * \par Size Checking
+ * By default all of the matrix functions perform size checking on the input and
+ * output matrices.  For example, the matrix addition function verifies that the
+ * two input matrices and the output matrix all have the same number of rows and
+ * columns.  If the size check fails the functions return:
+ * <pre>
+ *     ARM_MATH_SIZE_MISMATCH
+ * </pre>
+ * Otherwise the functions return
+ * <pre>
+ *     ARM_MATH_SUCCESS
+ * </pre>
+ * There is some overhead associated with this matrix size checking.
+ * The matrix size checking is enabled via the \#define
+ * <pre>
+ *     ARM_MATH_MATRIX_CHECK
+ * </pre>
+ * within the library project settings.  By default this macro is defined
+ * and size checking is enabled.  By changing the project settings and
+ * undefining this macro size checking is eliminated and the functions
+ * run a bit faster.  With size checking disabled the functions always
+ * return <code>ARM_MATH_SUCCESS</code>.
+ */
+
+/**
+ * @defgroup groupTransforms Transform Functions
+ */
+
+/**
+ * @defgroup groupController Controller Functions
+ */
+
+/**
+ * @defgroup groupStats Statistics Functions
+ */
+/**
+ * @defgroup groupSupport Support Functions
+ */
+
+/**
+ * @defgroup groupInterpolation Interpolation Functions
+ * These functions perform 1- and 2-dimensional interpolation of data.
+ * Linear interpolation is used for 1-dimensional data and
+ * bilinear interpolation is used for 2-dimensional data.
+ */
+
+/**
+ * @defgroup groupExamples Examples
+ */
+#ifndef _ARM_MATH_H
+#define _ARM_MATH_H
+
+/* ignore some GCC warnings */
+#if defined ( __GNUC__ )
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+#endif
+
+#define __CMSIS_GENERIC         /* disable NVIC and Systick functions */
+
+#if defined(ARM_MATH_CM7)
+  #include "core_cm7.h"
+#elif defined (ARM_MATH_CM4)
+  #include "core_cm4.h"
+#elif defined (ARM_MATH_CM3)
+  #include "core_cm3.h"
+#elif defined (ARM_MATH_CM0)
+  #include "core_cm0.h"
+  #define ARM_MATH_CM0_FAMILY
+#elif defined (ARM_MATH_CM0PLUS)
+  #include "core_cm0plus.h"
+  #define ARM_MATH_CM0_FAMILY
+#else
+  #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS or ARM_MATH_CM0"
+#endif
+
+#undef  __CMSIS_GENERIC         /* enable NVIC and Systick functions */
+#include "string.h"
+#include "math.h"
+#ifdef   __cplusplus
+extern "C"
+{
+#endif
+
+
+  /**
+   * @brief Macros required for reciprocal calculation in Normalized LMS
+   */
+
+#define DELTA_Q31          (0x100)
+#define DELTA_Q15          0x5
+#define INDEX_MASK         0x0000003F
+#ifndef PI
+#define PI                 3.14159265358979f
+#endif
+
+  /**
+   * @brief Macros required for SINE and COSINE Fast math approximations
+   */
+
+#define FAST_MATH_TABLE_SIZE  512
+#define FAST_MATH_Q31_SHIFT   (32 - 10)
+#define FAST_MATH_Q15_SHIFT   (16 - 10)
+#define CONTROLLER_Q31_SHIFT  (32 - 9)
+#define TABLE_SIZE  256
+#define TABLE_SPACING_Q31     0x400000
+#define TABLE_SPACING_Q15     0x80
+
+  /**
+   * @brief Macros required for SINE and COSINE Controller functions
+   */
+  /* 1.31(q31) Fixed value of 2/360 */
+  /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
+#define INPUT_SPACING         0xB60B61
+
+  /**
+   * @brief Macro for Unaligned Support
+   */
+#ifndef UNALIGNED_SUPPORT_DISABLE
+    #define ALIGN4
+#else
+  #if defined  (__GNUC__)
+    #define ALIGN4 __attribute__((aligned(4)))
+  #else
+    #define ALIGN4 __align(4)
+  #endif
+#endif   /* #ifndef UNALIGNED_SUPPORT_DISABLE */
+
+  /**
+   * @brief Error status returned by some functions in the library.
+   */
+
+  typedef enum
+  {
+    ARM_MATH_SUCCESS = 0,                /**< No error */
+    ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
+    ARM_MATH_LENGTH_ERROR = -2,          /**< Length of data buffer is incorrect */
+    ARM_MATH_SIZE_MISMATCH = -3,         /**< Size of matrices is not compatible with the operation. */
+    ARM_MATH_NANINF = -4,                /**< Not-a-number (NaN) or infinity is generated */
+    ARM_MATH_SINGULAR = -5,              /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */
+    ARM_MATH_TEST_FAILURE = -6           /**< Test Failed  */
+  } arm_status;
+
+  /**
+   * @brief 8-bit fractional data type in 1.7 format.
+   */
+  typedef int8_t q7_t;
+
+  /**
+   * @brief 16-bit fractional data type in 1.15 format.
+   */
+  typedef int16_t q15_t;
+
+  /**
+   * @brief 32-bit fractional data type in 1.31 format.
+   */
+  typedef int32_t q31_t;
+
+  /**
+   * @brief 64-bit fractional data type in 1.63 format.
+   */
+  typedef int64_t q63_t;
+
+  /**
+   * @brief 32-bit floating-point type definition.
+   */
+  typedef float float32_t;
+
+  /**
+   * @brief 64-bit floating-point type definition.
+   */
+  typedef double float64_t;
+
+  /**
+   * @brief definition to read/write two 16 bit values.
+   */
+#if defined __CC_ARM
+  #define __SIMD32_TYPE int32_t __packed
+  #define CMSIS_UNUSED __attribute__((unused))
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __SIMD32_TYPE int32_t
+  #define CMSIS_UNUSED __attribute__((unused))
+
+#elif defined __GNUC__
+  #define __SIMD32_TYPE int32_t
+  #define CMSIS_UNUSED __attribute__((unused))
+
+#elif defined __ICCARM__
+  #define __SIMD32_TYPE int32_t __packed
+  #define CMSIS_UNUSED
+
+#elif defined __CSMC__
+  #define __SIMD32_TYPE int32_t
+  #define CMSIS_UNUSED
+
+#elif defined __TASKING__
+  #define __SIMD32_TYPE __unaligned int32_t
+  #define CMSIS_UNUSED
+
+#else
+  #error Unknown compiler
+#endif
+
+#define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
+#define __SIMD32_CONST(addr)  ((__SIMD32_TYPE *)(addr))
+#define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE *)  (addr))
+#define __SIMD64(addr)        (*(int64_t **) & (addr))
+
+#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY)
+  /**
+   * @brief definition to pack two 16 bit values.
+   */
+#define __PKHBT(ARG1, ARG2, ARG3)      ( (((int32_t)(ARG1) <<  0) & (int32_t)0x0000FFFF) | \
+                                         (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
+#define __PKHTB(ARG1, ARG2, ARG3)      ( (((int32_t)(ARG1) <<  0) & (int32_t)0xFFFF0000) | \
+                                         (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
+
+#endif
+
+
+   /**
+   * @brief definition to pack four 8 bit values.
+   */
+#ifndef ARM_MATH_BIG_ENDIAN
+
+#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) <<  0) & (int32_t)0x000000FF) | \
+                                (((int32_t)(v1) <<  8) & (int32_t)0x0000FF00) | \
+                                (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \
+                                (((int32_t)(v3) << 24) & (int32_t)0xFF000000)  )
+#else
+
+#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) <<  0) & (int32_t)0x000000FF) | \
+                                (((int32_t)(v2) <<  8) & (int32_t)0x0000FF00) | \
+                                (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \
+                                (((int32_t)(v0) << 24) & (int32_t)0xFF000000)  )
+
+#endif
+
+
+  /**
+   * @brief Clips Q63 to Q31 values.
+   */
+  static __INLINE q31_t clip_q63_to_q31(
+  q63_t x)
+  {
+    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
+      ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
+  }
+
+  /**
+   * @brief Clips Q63 to Q15 values.
+   */
+  static __INLINE q15_t clip_q63_to_q15(
+  q63_t x)
+  {
+    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
+      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
+  }
+
+  /**
+   * @brief Clips Q31 to Q7 values.
+   */
+  static __INLINE q7_t clip_q31_to_q7(
+  q31_t x)
+  {
+    return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
+      ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
+  }
+
+  /**
+   * @brief Clips Q31 to Q15 values.
+   */
+  static __INLINE q15_t clip_q31_to_q15(
+  q31_t x)
+  {
+    return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
+      ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
+  }
+
+  /**
+   * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
+   */
+
+  static __INLINE q63_t mult32x64(
+  q63_t x,
+  q31_t y)
+  {
+    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
+            (((q63_t) (x >> 32) * y)));
+  }
+
+/*
+  #if defined (ARM_MATH_CM0_FAMILY) && defined ( __CC_ARM   )
+  #define __CLZ __clz
+  #endif
+ */
+/* note: function can be removed when all toolchain support __CLZ for Cortex-M0 */
+#if defined (ARM_MATH_CM0_FAMILY) && ((defined (__ICCARM__))  )
+  static __INLINE uint32_t __CLZ(
+  q31_t data);
+
+  static __INLINE uint32_t __CLZ(
+  q31_t data)
+  {
+    uint32_t count = 0;
+    uint32_t mask = 0x80000000;
+
+    while ((data & mask) == 0)
+    {
+      count += 1u;
+      mask = mask >> 1u;
+    }
+
+    return (count);
+  }
+#endif
+
+  /**
+   * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
+   */
+
+  static __INLINE uint32_t arm_recip_q31(
+  q31_t in,
+  q31_t * dst,
+  q31_t * pRecipTable)
+  {
+    q31_t out;
+    uint32_t tempVal;
+    uint32_t index, i;
+    uint32_t signBits;
+
+    if (in > 0)
+    {
+      signBits = ((uint32_t) (__CLZ( in) - 1));
+    }
+    else
+    {
+      signBits = ((uint32_t) (__CLZ(-in) - 1));
+    }
+
+    /* Convert input sample to 1.31 format */
+    in = (in << signBits);
+
+    /* calculation of index for initial approximated Val */
+    index = (uint32_t)(in >> 24);
+    index = (index & INDEX_MASK);
+
+    /* 1.31 with exp 1 */
+    out = pRecipTable[index];
+
+    /* calculation of reciprocal value */
+    /* running approximation for two iterations */
+    for (i = 0u; i < 2u; i++)
+    {
+      tempVal = (uint32_t) (((q63_t) in * out) >> 31);
+      tempVal = 0x7FFFFFFFu - tempVal;
+      /*      1.31 with exp 1 */
+      /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */
+      out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30);
+    }
+
+    /* write output */
+    *dst = out;
+
+    /* return num of signbits of out = 1/in value */
+    return (signBits + 1u);
+  }
+
+
+  /**
+   * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type.
+   */
+  static __INLINE uint32_t arm_recip_q15(
+  q15_t in,
+  q15_t * dst,
+  q15_t * pRecipTable)
+  {
+    q15_t out = 0;
+    uint32_t tempVal = 0;
+    uint32_t index = 0, i = 0;
+    uint32_t signBits = 0;
+
+    if (in > 0)
+    {
+      signBits = ((uint32_t)(__CLZ( in) - 17));
+    }
+    else
+    {
+      signBits = ((uint32_t)(__CLZ(-in) - 17));
+    }
+
+    /* Convert input sample to 1.15 format */
+    in = (in << signBits);
+
+    /* calculation of index for initial approximated Val */
+    index = (uint32_t)(in >>  8);
+    index = (index & INDEX_MASK);
+
+    /*      1.15 with exp 1  */
+    out = pRecipTable[index];
+
+    /* calculation of reciprocal value */
+    /* running approximation for two iterations */
+    for (i = 0u; i < 2u; i++)
+    {
+      tempVal = (uint32_t) (((q31_t) in * out) >> 15);
+      tempVal = 0x7FFFu - tempVal;
+      /*      1.15 with exp 1 */
+      out = (q15_t) (((q31_t) out * tempVal) >> 14);
+      /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */
+    }
+
+    /* write output */
+    *dst = out;
+
+    /* return num of signbits of out = 1/in value */
+    return (signBits + 1);
+  }
+
+
+  /*
+   * @brief C custom defined intrinisic function for only M0 processors
+   */
+#if defined(ARM_MATH_CM0_FAMILY)
+  static __INLINE q31_t __SSAT(
+  q31_t x,
+  uint32_t y)
+  {
+    int32_t posMax, negMin;
+    uint32_t i;
+
+    posMax = 1;
+    for (i = 0; i < (y - 1); i++)
+    {
+      posMax = posMax * 2;
+    }
+
+    if (x > 0)
+    {
+      posMax = (posMax - 1);
+
+      if (x > posMax)
+      {
+        x = posMax;
+      }
+    }
+    else
+    {
+      negMin = -posMax;
+
+      if (x < negMin)
+      {
+        x = negMin;
+      }
+    }
+    return (x);
+  }
+#endif /* end of ARM_MATH_CM0_FAMILY */
+
+
+  /*
+   * @brief C custom defined intrinsic function for M3 and M0 processors
+   */
+#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY)
+
+  /*
+   * @brief C custom defined QADD8 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QADD8(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s, t, u;
+
+    r = __SSAT(((((q31_t)x << 24) >> 24) + (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
+    s = __SSAT(((((q31_t)x << 16) >> 24) + (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
+    t = __SSAT(((((q31_t)x <<  8) >> 24) + (((q31_t)y <<  8) >> 24)), 8) & (int32_t)0x000000FF;
+    u = __SSAT(((((q31_t)x      ) >> 24) + (((q31_t)y      ) >> 24)), 8) & (int32_t)0x000000FF;
+
+    return ((uint32_t)((u << 24) | (t << 16) | (s <<  8) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB8 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QSUB8(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s, t, u;
+
+    r = __SSAT(((((q31_t)x << 24) >> 24) - (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
+    s = __SSAT(((((q31_t)x << 16) >> 24) - (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
+    t = __SSAT(((((q31_t)x <<  8) >> 24) - (((q31_t)y <<  8) >> 24)), 8) & (int32_t)0x000000FF;
+    u = __SSAT(((((q31_t)x      ) >> 24) - (((q31_t)y      ) >> 24)), 8) & (int32_t)0x000000FF;
+
+    return ((uint32_t)((u << 24) | (t << 16) | (s <<  8) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QADD16 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QADD16(
+  uint32_t x,
+  uint32_t y)
+  {
+/*  q31_t r,     s;  without initialisation 'arm_offset_q15 test' fails  but 'intrinsic' tests pass! for armCC */
+    q31_t r = 0, s = 0;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHADD16 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SHADD16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB16 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QSUB16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) - (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHSUB16 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SHSUB16(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) - (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QASX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QASX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHASX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SHASX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) - (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined QSAX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __QSAX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
+    s = __SSAT(((((q31_t)x      ) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SHSAX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SHSAX(
+  uint32_t x,
+  uint32_t y)
+  {
+    q31_t r, s;
+
+    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+    s = (((((q31_t)x      ) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
+
+    return ((uint32_t)((s << 16) | (r      )));
+  }
+
+
+  /*
+   * @brief C custom defined SMUSDX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMUSDX(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16))   ));
+  }
+
+  /*
+   * @brief C custom defined SMUADX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMUADX(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined QADD for M3 and M0 processors
+   */
+  static __INLINE int32_t __QADD(
+  int32_t x,
+  int32_t y)
+  {
+    return ((int32_t)(clip_q63_to_q31((q63_t)x + (q31_t)y)));
+  }
+
+
+  /*
+   * @brief C custom defined QSUB for M3 and M0 processors
+   */
+  static __INLINE int32_t __QSUB(
+  int32_t x,
+  int32_t y)
+  {
+    return ((int32_t)(clip_q63_to_q31((q63_t)x - (q31_t)y)));
+  }
+
+
+  /*
+   * @brief C custom defined SMLAD for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMLAD(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLADX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMLADX(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLSDX for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMLSDX(
+  uint32_t x,
+  uint32_t y,
+  uint32_t sum)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q31_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLALD for M3 and M0 processors
+   */
+  static __INLINE uint64_t __SMLALD(
+  uint32_t x,
+  uint32_t y,
+  uint64_t sum)
+  {
+/*  return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); */
+    return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ( ((q63_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMLALDX for M3 and M0 processors
+   */
+  static __INLINE uint64_t __SMLALDX(
+  uint32_t x,
+  uint32_t y,
+  uint64_t sum)
+  {
+/*  return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); */
+    return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ( ((q63_t)sum    )                                  )   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMUAD for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMUAD(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) +
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined SMUSD for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SMUSD(
+  uint32_t x,
+  uint32_t y)
+  {
+    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) -
+                       ((((q31_t)x      ) >> 16) * (((q31_t)y      ) >> 16))   ));
+  }
+
+
+  /*
+   * @brief C custom defined SXTB16 for M3 and M0 processors
+   */
+  static __INLINE uint32_t __SXTB16(
+  uint32_t x)
+  {
+    return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) |
+                       ((((q31_t)x <<  8) >>  8) & (q31_t)0xFFFF0000)  ));
+  }
+
+#endif /* defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) */
+
+
+  /**
+   * @brief Instance structure for the Q7 FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;        /**< number of filter coefficients in the filter. */
+    q7_t *pState;            /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q7_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+  } arm_fir_instance_q7;
+
+  /**
+   * @brief Instance structure for the Q15 FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;         /**< number of filter coefficients in the filter. */
+    q15_t *pState;            /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q15_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+  } arm_fir_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;         /**< number of filter coefficients in the filter. */
+    q31_t *pState;            /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q31_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps. */
+  } arm_fir_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;     /**< number of filter coefficients in the filter. */
+    float32_t *pState;    /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    float32_t *pCoeffs;   /**< points to the coefficient array. The array is of length numTaps. */
+  } arm_fir_instance_f32;
+
+
+  /**
+   * @brief Processing function for the Q7 FIR filter.
+   * @param[in]  S          points to an instance of the Q7 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q7(
+  const arm_fir_instance_q7 * S,
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q7 FIR filter.
+   * @param[in,out] S          points to an instance of the Q7 FIR structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed.
+   */
+  void arm_fir_init_q7(
+  arm_fir_instance_q7 * S,
+  uint16_t numTaps,
+  q7_t * pCoeffs,
+  q7_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR filter.
+   * @param[in]  S          points to an instance of the Q15 FIR structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q15(
+  const arm_fir_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q15 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_fast_q15(
+  const arm_fir_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 FIR filter.
+   * @param[in,out] S          points to an instance of the Q15 FIR filter structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter. Must be even and greater than or equal to 4.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if
+   * <code>numTaps</code> is not a supported value.
+   */
+  arm_status arm_fir_init_q15(
+  arm_fir_instance_q15 * S,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR filter.
+   * @param[in]  S          points to an instance of the Q31 FIR filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_q31(
+  const arm_fir_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q31 FIR structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_fast_q31(
+  const arm_fir_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 FIR filter.
+   * @param[in,out] S          points to an instance of the Q31 FIR structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   */
+  void arm_fir_init_q31(
+  arm_fir_instance_q31 * S,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point FIR filter.
+   * @param[in]  S          points to an instance of the floating-point FIR structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_f32(
+  const arm_fir_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point FIR filter.
+   * @param[in,out] S          points to an instance of the floating-point FIR filter structure.
+   * @param[in]     numTaps    Number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of samples that are processed at a time.
+   */
+  void arm_fir_init_f32(
+  arm_fir_instance_f32 * S,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 Biquad cascade filter.
+   */
+  typedef struct
+  {
+    int8_t numStages;        /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    q15_t *pState;           /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    q15_t *pCoeffs;          /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+    int8_t postShift;        /**< Additional shift, in bits, applied to each output sample. */
+  } arm_biquad_casd_df1_inst_q15;
+
+  /**
+   * @brief Instance structure for the Q31 Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint32_t numStages;      /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    q31_t *pState;           /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    q31_t *pCoeffs;          /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+    uint8_t postShift;       /**< Additional shift, in bits, applied to each output sample. */
+  } arm_biquad_casd_df1_inst_q31;
+
+  /**
+   * @brief Instance structure for the floating-point Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint32_t numStages;      /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    float32_t *pState;       /**< Points to the array of state coefficients.  The array is of length 4*numStages. */
+    float32_t *pCoeffs;      /**< Points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_casd_df1_inst_f32;
+
+
+  /**
+   * @brief Processing function for the Q15 Biquad cascade filter.
+   * @param[in]  S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  Shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cascade_df1_init_q15(
+  arm_biquad_casd_df1_inst_q15 * S,
+  uint8_t numStages,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  int8_t postShift);
+
+
+  /**
+   * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q15 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_fast_q15(
+  const arm_biquad_casd_df1_inst_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 Biquad cascade filter
+   * @param[in]  S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_fast_q31(
+  const arm_biquad_casd_df1_inst_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the Q31 Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  Shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cascade_df1_init_q31(
+  arm_biquad_casd_df1_inst_q31 * S,
+  uint8_t numStages,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  int8_t postShift);
+
+
+  /**
+   * @brief Processing function for the floating-point Biquad cascade filter.
+   * @param[in]  S          points to an instance of the floating-point Biquad cascade structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df1_f32(
+  const arm_biquad_casd_df1_inst_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the floating-point Biquad cascade structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df1_init_f32(
+  arm_biquad_casd_df1_inst_f32 * S,
+  uint8_t numStages,
+  float32_t * pCoeffs,
+  float32_t * pState);
+
+
+  /**
+   * @brief Instance structure for the floating-point matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    float32_t *pData;     /**< points to the data of the matrix. */
+  } arm_matrix_instance_f32;
+
+
+  /**
+   * @brief Instance structure for the floating-point matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    float64_t *pData;     /**< points to the data of the matrix. */
+  } arm_matrix_instance_f64;
+
+  /**
+   * @brief Instance structure for the Q15 matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    q15_t *pData;         /**< points to the data of the matrix. */
+  } arm_matrix_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 matrix structure.
+   */
+  typedef struct
+  {
+    uint16_t numRows;     /**< number of rows of the matrix.     */
+    uint16_t numCols;     /**< number of columns of the matrix.  */
+    q31_t *pData;         /**< points to the data of the matrix. */
+  } arm_matrix_instance_q31;
+
+
+  /**
+   * @brief Floating-point matrix addition.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_add_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15 matrix addition.
+   * @param[in]   pSrcA  points to the first input matrix structure
+   * @param[in]   pSrcB  points to the second input matrix structure
+   * @param[out]  pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_add_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+
+  /**
+   * @brief Q31 matrix addition.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_add_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Floating-point, complex, matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_cmplx_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15, complex,  matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_cmplx_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst,
+  q15_t * pScratch);
+
+
+  /**
+   * @brief Q31, complex, matrix multiplication.
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_cmplx_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Floating-point matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_trans_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15 matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_trans_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  arm_matrix_instance_q15 * pDst);
+
+
+  /**
+   * @brief Q31 matrix transpose.
+   * @param[in]  pSrc  points to the input matrix
+   * @param[out] pDst  points to the output matrix
+   * @return    The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>
+   * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_trans_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Floating-point matrix multiplication
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_mult_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15 matrix multiplication
+   * @param[in]  pSrcA   points to the first input matrix structure
+   * @param[in]  pSrcB   points to the second input matrix structure
+   * @param[out] pDst    points to output matrix structure
+   * @param[in]  pState  points to the array for storing intermediate results
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_mult_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst,
+  q15_t * pState);
+
+
+  /**
+   * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA   points to the first input matrix structure
+   * @param[in]  pSrcB   points to the second input matrix structure
+   * @param[out] pDst    points to output matrix structure
+   * @param[in]  pState  points to the array for storing intermediate results
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_mult_fast_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst,
+  q15_t * pState);
+
+
+  /**
+   * @brief Q31 matrix multiplication
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_mult_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_mult_fast_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Floating-point matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_sub_f32(
+  const arm_matrix_instance_f32 * pSrcA,
+  const arm_matrix_instance_f32 * pSrcB,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15 matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_sub_q15(
+  const arm_matrix_instance_q15 * pSrcA,
+  const arm_matrix_instance_q15 * pSrcB,
+  arm_matrix_instance_q15 * pDst);
+
+
+  /**
+   * @brief Q31 matrix subtraction
+   * @param[in]  pSrcA  points to the first input matrix structure
+   * @param[in]  pSrcB  points to the second input matrix structure
+   * @param[out] pDst   points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_sub_q31(
+  const arm_matrix_instance_q31 * pSrcA,
+  const arm_matrix_instance_q31 * pSrcB,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief Floating-point matrix scaling.
+   * @param[in]  pSrc   points to the input matrix
+   * @param[in]  scale  scale factor
+   * @param[out] pDst   points to the output matrix
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_scale_f32(
+  const arm_matrix_instance_f32 * pSrc,
+  float32_t scale,
+  arm_matrix_instance_f32 * pDst);
+
+
+  /**
+   * @brief Q15 matrix scaling.
+   * @param[in]  pSrc        points to input matrix
+   * @param[in]  scaleFract  fractional portion of the scale factor
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to output matrix
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_scale_q15(
+  const arm_matrix_instance_q15 * pSrc,
+  q15_t scaleFract,
+  int32_t shift,
+  arm_matrix_instance_q15 * pDst);
+
+
+  /**
+   * @brief Q31 matrix scaling.
+   * @param[in]  pSrc        points to input matrix
+   * @param[in]  scaleFract  fractional portion of the scale factor
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to output matrix structure
+   * @return     The function returns either
+   * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.
+   */
+  arm_status arm_mat_scale_q31(
+  const arm_matrix_instance_q31 * pSrc,
+  q31_t scaleFract,
+  int32_t shift,
+  arm_matrix_instance_q31 * pDst);
+
+
+  /**
+   * @brief  Q31 matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+  void arm_mat_init_q31(
+  arm_matrix_instance_q31 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  q31_t * pData);
+
+
+  /**
+   * @brief  Q15 matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+  void arm_mat_init_q15(
+  arm_matrix_instance_q15 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  q15_t * pData);
+
+
+  /**
+   * @brief  Floating-point matrix initialization.
+   * @param[in,out] S         points to an instance of the floating-point matrix structure.
+   * @param[in]     nRows     number of rows in the matrix.
+   * @param[in]     nColumns  number of columns in the matrix.
+   * @param[in]     pData     points to the matrix data array.
+   */
+  void arm_mat_init_f32(
+  arm_matrix_instance_f32 * S,
+  uint16_t nRows,
+  uint16_t nColumns,
+  float32_t * pData);
+
+
+
+  /**
+   * @brief Instance structure for the Q15 PID Control.
+   */
+  typedef struct
+  {
+    q15_t A0;           /**< The derived gain, A0 = Kp + Ki + Kd . */
+#ifdef ARM_MATH_CM0_FAMILY
+    q15_t A1;
+    q15_t A2;
+#else
+    q31_t A1;           /**< The derived gain A1 = -Kp - 2Kd | Kd.*/
+#endif
+    q15_t state[3];     /**< The state array of length 3. */
+    q15_t Kp;           /**< The proportional gain. */
+    q15_t Ki;           /**< The integral gain. */
+    q15_t Kd;           /**< The derivative gain. */
+  } arm_pid_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 PID Control.
+   */
+  typedef struct
+  {
+    q31_t A0;            /**< The derived gain, A0 = Kp + Ki + Kd . */
+    q31_t A1;            /**< The derived gain, A1 = -Kp - 2Kd. */
+    q31_t A2;            /**< The derived gain, A2 = Kd . */
+    q31_t state[3];      /**< The state array of length 3. */
+    q31_t Kp;            /**< The proportional gain. */
+    q31_t Ki;            /**< The integral gain. */
+    q31_t Kd;            /**< The derivative gain. */
+  } arm_pid_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point PID Control.
+   */
+  typedef struct
+  {
+    float32_t A0;          /**< The derived gain, A0 = Kp + Ki + Kd . */
+    float32_t A1;          /**< The derived gain, A1 = -Kp - 2Kd. */
+    float32_t A2;          /**< The derived gain, A2 = Kd . */
+    float32_t state[3];    /**< The state array of length 3. */
+    float32_t Kp;          /**< The proportional gain. */
+    float32_t Ki;          /**< The integral gain. */
+    float32_t Kd;          /**< The derivative gain. */
+  } arm_pid_instance_f32;
+
+
+
+  /**
+   * @brief  Initialization function for the floating-point PID Control.
+   * @param[in,out] S               points to an instance of the PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_f32(
+  arm_pid_instance_f32 * S,
+  int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the floating-point PID Control.
+   * @param[in,out] S  is an instance of the floating-point PID Control structure
+   */
+  void arm_pid_reset_f32(
+  arm_pid_instance_f32 * S);
+
+
+  /**
+   * @brief  Initialization function for the Q31 PID Control.
+   * @param[in,out] S               points to an instance of the Q15 PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_q31(
+  arm_pid_instance_q31 * S,
+  int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the Q31 PID Control.
+   * @param[in,out] S   points to an instance of the Q31 PID Control structure
+   */
+
+  void arm_pid_reset_q31(
+  arm_pid_instance_q31 * S);
+
+
+  /**
+   * @brief  Initialization function for the Q15 PID Control.
+   * @param[in,out] S               points to an instance of the Q15 PID structure.
+   * @param[in]     resetStateFlag  flag to reset the state. 0 = no change in state 1 = reset the state.
+   */
+  void arm_pid_init_q15(
+  arm_pid_instance_q15 * S,
+  int32_t resetStateFlag);
+
+
+  /**
+   * @brief  Reset function for the Q15 PID Control.
+   * @param[in,out] S  points to an instance of the q15 PID Control structure
+   */
+  void arm_pid_reset_q15(
+  arm_pid_instance_q15 * S);
+
+
+  /**
+   * @brief Instance structure for the floating-point Linear Interpolate function.
+   */
+  typedef struct
+  {
+    uint32_t nValues;           /**< nValues */
+    float32_t x1;               /**< x1 */
+    float32_t xSpacing;         /**< xSpacing */
+    float32_t *pYData;          /**< pointer to the table of Y values */
+  } arm_linear_interp_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point bilinear interpolation function.
+   */
+  typedef struct
+  {
+    uint16_t numRows;   /**< number of rows in the data table. */
+    uint16_t numCols;   /**< number of columns in the data table. */
+    float32_t *pData;   /**< points to the data table. */
+  } arm_bilinear_interp_instance_f32;
+
+   /**
+   * @brief Instance structure for the Q31 bilinear interpolation function.
+   */
+  typedef struct
+  {
+    uint16_t numRows;   /**< number of rows in the data table. */
+    uint16_t numCols;   /**< number of columns in the data table. */
+    q31_t *pData;       /**< points to the data table. */
+  } arm_bilinear_interp_instance_q31;
+
+   /**
+   * @brief Instance structure for the Q15 bilinear interpolation function.
+   */
+  typedef struct
+  {
+    uint16_t numRows;   /**< number of rows in the data table. */
+    uint16_t numCols;   /**< number of columns in the data table. */
+    q15_t *pData;       /**< points to the data table. */
+  } arm_bilinear_interp_instance_q15;
+
+   /**
+   * @brief Instance structure for the Q15 bilinear interpolation function.
+   */
+  typedef struct
+  {
+    uint16_t numRows;   /**< number of rows in the data table. */
+    uint16_t numCols;   /**< number of columns in the data table. */
+    q7_t *pData;        /**< points to the data table. */
+  } arm_bilinear_interp_instance_q7;
+
+
+  /**
+   * @brief Q7 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector multiplication.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_mult_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                 /**< length of the FFT. */
+    uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    q15_t *pTwiddle;                 /**< points to the Sin twiddle factor table. */
+    uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix2_instance_q15;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_q15(
+  arm_cfft_radix2_instance_q15 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_q15(
+  const arm_cfft_radix2_instance_q15 * S,
+  q15_t * pSrc);
+
+
+  /**
+   * @brief Instance structure for the Q15 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                 /**< length of the FFT. */
+    uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    q15_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix4_instance_q15;
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_q15(
+  arm_cfft_radix4_instance_q15 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix4_q15(
+  const arm_cfft_radix4_instance_q15 * S,
+  q15_t * pSrc);
+
+  /**
+   * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                 /**< length of the FFT. */
+    uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    q31_t *pTwiddle;                 /**< points to the Twiddle factor table. */
+    uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix2_instance_q31;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_q31(
+  arm_cfft_radix2_instance_q31 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_q31(
+  const arm_cfft_radix2_instance_q31 * S,
+  q31_t * pSrc);
+
+  /**
+   * @brief Instance structure for the Q31 CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                 /**< length of the FFT. */
+    uint8_t ifftFlag;                /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;          /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    q31_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    uint16_t *pBitRevTable;          /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;       /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;           /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+  } arm_cfft_radix4_instance_q31;
+
+/* Deprecated */
+  void arm_cfft_radix4_q31(
+  const arm_cfft_radix4_instance_q31 * S,
+  q31_t * pSrc);
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_q31(
+  arm_cfft_radix4_instance_q31 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                   /**< length of the FFT. */
+    uint8_t ifftFlag;                  /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;            /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    float32_t *pTwiddle;               /**< points to the Twiddle factor table. */
+    uint16_t *pBitRevTable;            /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;         /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;             /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+    float32_t onebyfftLen;             /**< value of 1/fftLen. */
+  } arm_cfft_radix2_instance_f32;
+
+/* Deprecated */
+  arm_status arm_cfft_radix2_init_f32(
+  arm_cfft_radix2_instance_f32 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix2_f32(
+  const arm_cfft_radix2_instance_f32 * S,
+  float32_t * pSrc);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                   /**< length of the FFT. */
+    uint8_t ifftFlag;                  /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */
+    uint8_t bitReverseFlag;            /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */
+    float32_t *pTwiddle;               /**< points to the Twiddle factor table. */
+    uint16_t *pBitRevTable;            /**< points to the bit reversal table. */
+    uint16_t twidCoefModifier;         /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    uint16_t bitRevFactor;             /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */
+    float32_t onebyfftLen;             /**< value of 1/fftLen. */
+  } arm_cfft_radix4_instance_f32;
+
+/* Deprecated */
+  arm_status arm_cfft_radix4_init_f32(
+  arm_cfft_radix4_instance_f32 * S,
+  uint16_t fftLen,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+/* Deprecated */
+  void arm_cfft_radix4_f32(
+  const arm_cfft_radix4_instance_f32 * S,
+  float32_t * pSrc);
+
+  /**
+   * @brief Instance structure for the fixed-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                   /**< length of the FFT. */
+    const q15_t *pTwiddle;             /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+    uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_q15;
+
+void arm_cfft_q15(
+    const arm_cfft_instance_q15 * S,
+    q15_t * p1,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the fixed-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                   /**< length of the FFT. */
+    const q31_t *pTwiddle;             /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+    uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_q31;
+
+void arm_cfft_q31(
+    const arm_cfft_instance_q31 * S,
+    q31_t * p1,
+    uint8_t ifftFlag,
+    uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the floating-point CFFT/CIFFT function.
+   */
+  typedef struct
+  {
+    uint16_t fftLen;                   /**< length of the FFT. */
+    const float32_t *pTwiddle;         /**< points to the Twiddle factor table. */
+    const uint16_t *pBitRevTable;      /**< points to the bit reversal table. */
+    uint16_t bitRevLength;             /**< bit reversal table length. */
+  } arm_cfft_instance_f32;
+
+  void arm_cfft_f32(
+  const arm_cfft_instance_f32 * S,
+  float32_t * p1,
+  uint8_t ifftFlag,
+  uint8_t bitReverseFlag);
+
+  /**
+   * @brief Instance structure for the Q15 RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+    uint32_t fftLenReal;                      /**< length of the real FFT. */
+    uint8_t ifftFlagR;                        /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+    uint8_t bitReverseFlagR;                  /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+    uint32_t twidCoefRModifier;               /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    q15_t *pTwiddleAReal;                     /**< points to the real twiddle factor table. */
+    q15_t *pTwiddleBReal;                     /**< points to the imag twiddle factor table. */
+    const arm_cfft_instance_q15 *pCfft;       /**< points to the complex FFT instance. */
+  } arm_rfft_instance_q15;
+
+  arm_status arm_rfft_init_q15(
+  arm_rfft_instance_q15 * S,
+  uint32_t fftLenReal,
+  uint32_t ifftFlagR,
+  uint32_t bitReverseFlag);
+
+  void arm_rfft_q15(
+  const arm_rfft_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst);
+
+  /**
+   * @brief Instance structure for the Q31 RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+    uint32_t fftLenReal;                        /**< length of the real FFT. */
+    uint8_t ifftFlagR;                          /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+    uint8_t bitReverseFlagR;                    /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+    uint32_t twidCoefRModifier;                 /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    q31_t *pTwiddleAReal;                       /**< points to the real twiddle factor table. */
+    q31_t *pTwiddleBReal;                       /**< points to the imag twiddle factor table. */
+    const arm_cfft_instance_q31 *pCfft;         /**< points to the complex FFT instance. */
+  } arm_rfft_instance_q31;
+
+  arm_status arm_rfft_init_q31(
+  arm_rfft_instance_q31 * S,
+  uint32_t fftLenReal,
+  uint32_t ifftFlagR,
+  uint32_t bitReverseFlag);
+
+  void arm_rfft_q31(
+  const arm_rfft_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst);
+
+  /**
+   * @brief Instance structure for the floating-point RFFT/RIFFT function.
+   */
+  typedef struct
+  {
+    uint32_t fftLenReal;                        /**< length of the real FFT. */
+    uint16_t fftLenBy2;                         /**< length of the complex FFT. */
+    uint8_t ifftFlagR;                          /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */
+    uint8_t bitReverseFlagR;                    /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */
+    uint32_t twidCoefRModifier;                     /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */
+    float32_t *pTwiddleAReal;                   /**< points to the real twiddle factor table. */
+    float32_t *pTwiddleBReal;                   /**< points to the imag twiddle factor table. */
+    arm_cfft_radix4_instance_f32 *pCfft;        /**< points to the complex FFT instance. */
+  } arm_rfft_instance_f32;
+
+  arm_status arm_rfft_init_f32(
+  arm_rfft_instance_f32 * S,
+  arm_cfft_radix4_instance_f32 * S_CFFT,
+  uint32_t fftLenReal,
+  uint32_t ifftFlagR,
+  uint32_t bitReverseFlag);
+
+  void arm_rfft_f32(
+  const arm_rfft_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst);
+
+  /**
+   * @brief Instance structure for the floating-point RFFT/RIFFT function.
+   */
+typedef struct
+  {
+    arm_cfft_instance_f32 Sint;      /**< Internal CFFT structure. */
+    uint16_t fftLenRFFT;             /**< length of the real sequence */
+    float32_t * pTwiddleRFFT;        /**< Twiddle factors real stage  */
+  } arm_rfft_fast_instance_f32 ;
+
+arm_status arm_rfft_fast_init_f32 (
+   arm_rfft_fast_instance_f32 * S,
+   uint16_t fftLen);
+
+void arm_rfft_fast_f32(
+  arm_rfft_fast_instance_f32 * S,
+  float32_t * p, float32_t * pOut,
+  uint8_t ifftFlag);
+
+  /**
+   * @brief Instance structure for the floating-point DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+    uint16_t N;                          /**< length of the DCT4. */
+    uint16_t Nby2;                       /**< half of the length of the DCT4. */
+    float32_t normalize;                 /**< normalizing factor. */
+    float32_t *pTwiddle;                 /**< points to the twiddle factor table. */
+    float32_t *pCosFactor;               /**< points to the cosFactor table. */
+    arm_rfft_instance_f32 *pRfft;        /**< points to the real FFT instance. */
+    arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_f32;
+
+
+  /**
+   * @brief  Initialization function for the floating-point DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of floating-point DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of floating-point RFFT/RIFFT structure.
+   * @param[in]     S_CFFT     points to an instance of floating-point CFFT/CIFFT structure.
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>fftLenReal</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_f32(
+  arm_dct4_instance_f32 * S,
+  arm_rfft_instance_f32 * S_RFFT,
+  arm_cfft_radix4_instance_f32 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  float32_t normalize);
+
+
+  /**
+   * @brief Processing function for the floating-point DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the floating-point DCT4/IDCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_f32(
+  const arm_dct4_instance_f32 * S,
+  float32_t * pState,
+  float32_t * pInlineBuffer);
+
+
+  /**
+   * @brief Instance structure for the Q31 DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+    uint16_t N;                          /**< length of the DCT4. */
+    uint16_t Nby2;                       /**< half of the length of the DCT4. */
+    q31_t normalize;                     /**< normalizing factor. */
+    q31_t *pTwiddle;                     /**< points to the twiddle factor table. */
+    q31_t *pCosFactor;                   /**< points to the cosFactor table. */
+    arm_rfft_instance_q31 *pRfft;        /**< points to the real FFT instance. */
+    arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_q31;
+
+
+  /**
+   * @brief  Initialization function for the Q31 DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of Q31 DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of Q31 RFFT/RIFFT structure
+   * @param[in]     S_CFFT     points to an instance of Q31 CFFT/CIFFT structure
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>N</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_q31(
+  arm_dct4_instance_q31 * S,
+  arm_rfft_instance_q31 * S_RFFT,
+  arm_cfft_radix4_instance_q31 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  q31_t normalize);
+
+
+  /**
+   * @brief Processing function for the Q31 DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the Q31 DCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_q31(
+  const arm_dct4_instance_q31 * S,
+  q31_t * pState,
+  q31_t * pInlineBuffer);
+
+
+  /**
+   * @brief Instance structure for the Q15 DCT4/IDCT4 function.
+   */
+  typedef struct
+  {
+    uint16_t N;                          /**< length of the DCT4. */
+    uint16_t Nby2;                       /**< half of the length of the DCT4. */
+    q15_t normalize;                     /**< normalizing factor. */
+    q15_t *pTwiddle;                     /**< points to the twiddle factor table. */
+    q15_t *pCosFactor;                   /**< points to the cosFactor table. */
+    arm_rfft_instance_q15 *pRfft;        /**< points to the real FFT instance. */
+    arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */
+  } arm_dct4_instance_q15;
+
+
+  /**
+   * @brief  Initialization function for the Q15 DCT4/IDCT4.
+   * @param[in,out] S          points to an instance of Q15 DCT4/IDCT4 structure.
+   * @param[in]     S_RFFT     points to an instance of Q15 RFFT/RIFFT structure.
+   * @param[in]     S_CFFT     points to an instance of Q15 CFFT/CIFFT structure.
+   * @param[in]     N          length of the DCT4.
+   * @param[in]     Nby2       half of the length of the DCT4.
+   * @param[in]     normalize  normalizing factor.
+   * @return      arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if <code>N</code> is not a supported transform length.
+   */
+  arm_status arm_dct4_init_q15(
+  arm_dct4_instance_q15 * S,
+  arm_rfft_instance_q15 * S_RFFT,
+  arm_cfft_radix4_instance_q15 * S_CFFT,
+  uint16_t N,
+  uint16_t Nby2,
+  q15_t normalize);
+
+
+  /**
+   * @brief Processing function for the Q15 DCT4/IDCT4.
+   * @param[in]     S              points to an instance of the Q15 DCT4 structure.
+   * @param[in]     pState         points to state buffer.
+   * @param[in,out] pInlineBuffer  points to the in-place input and output buffer.
+   */
+  void arm_dct4_q15(
+  const arm_dct4_instance_q15 * S,
+  q15_t * pState,
+  q15_t * pInlineBuffer);
+
+
+  /**
+   * @brief Floating-point vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector addition.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_add_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector subtraction.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_sub_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a floating-point vector by a scalar.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  scale      scale factor to be applied
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_scale_f32(
+  float32_t * pSrc,
+  float32_t scale,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q7 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q7(
+  q7_t * pSrc,
+  q7_t scaleFract,
+  int8_t shift,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q15 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q15(
+  q15_t * pSrc,
+  q15_t scaleFract,
+  int8_t shift,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Multiplies a Q31 vector by a scalar.
+   * @param[in]  pSrc        points to the input vector
+   * @param[in]  scaleFract  fractional portion of the scale value
+   * @param[in]  shift       number of bits to shift the result by
+   * @param[out] pDst        points to the output vector
+   * @param[in]  blockSize   number of samples in the vector
+   */
+  void arm_scale_q31(
+  q31_t * pSrc,
+  q31_t scaleFract,
+  int8_t shift,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q7 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Floating-point vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q15 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Q31 vector absolute value.
+   * @param[in]  pSrc       points to the input buffer
+   * @param[out] pDst       points to the output buffer
+   * @param[in]  blockSize  number of samples in each vector
+   */
+  void arm_abs_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Dot product of floating-point vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t blockSize,
+  float32_t * result);
+
+
+  /**
+   * @brief Dot product of Q7 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q7(
+  q7_t * pSrcA,
+  q7_t * pSrcB,
+  uint32_t blockSize,
+  q31_t * result);
+
+
+  /**
+   * @brief Dot product of Q15 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result);
+
+
+  /**
+   * @brief Dot product of Q31 vectors.
+   * @param[in]  pSrcA      points to the first input vector
+   * @param[in]  pSrcB      points to the second input vector
+   * @param[in]  blockSize  number of samples in each vector
+   * @param[out] result     output result returned here
+   */
+  void arm_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t blockSize,
+  q63_t * result);
+
+
+  /**
+   * @brief  Shifts the elements of a Q7 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q7(
+  q7_t * pSrc,
+  int8_t shiftBits,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Shifts the elements of a Q15 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q15(
+  q15_t * pSrc,
+  int8_t shiftBits,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Shifts the elements of a Q31 vector a specified number of bits.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  shiftBits  number of bits to shift.  A positive value shifts left; a negative value shifts right.
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_shift_q31(
+  q31_t * pSrc,
+  int8_t shiftBits,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a floating-point vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_f32(
+  float32_t * pSrc,
+  float32_t offset,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q7 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q7(
+  q7_t * pSrc,
+  q7_t offset,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q15 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q15(
+  q15_t * pSrc,
+  q15_t offset,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Adds a constant offset to a Q31 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[in]  offset     is the offset to be added
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_offset_q31(
+  q31_t * pSrc,
+  q31_t offset,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a floating-point vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q7 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q15 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Negates the elements of a Q31 vector.
+   * @param[in]  pSrc       points to the input vector
+   * @param[out] pDst       points to the output vector
+   * @param[in]  blockSize  number of samples in the vector
+   */
+  void arm_negate_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a floating-point vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q7 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q7(
+  q7_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q15 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Copies the elements of a Q31 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_copy_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a floating-point vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_f32(
+  float32_t value,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q7 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q7(
+  q7_t value,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q15 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q15(
+  q15_t value,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Fills a constant value into a Q31 vector.
+   * @param[in]  value      input value to be filled
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_fill_q31(
+  q31_t value,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+/**
+ * @brief Convolution of floating-point sequences.
+ * @param[in]  pSrcA    points to the first input sequence.
+ * @param[in]  srcALen  length of the first input sequence.
+ * @param[in]  pSrcB    points to the second input sequence.
+ * @param[in]  srcBLen  length of the second input sequence.
+ * @param[out] pDst     points to the location where the output result is written.  Length srcALen + srcBLen-1.
+ */
+  void arm_conv_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen + srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+   */
+  void arm_conv_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+/**
+ * @brief Convolution of Q15 sequences.
+ * @param[in]  pSrcA    points to the first input sequence.
+ * @param[in]  srcALen  length of the first input sequence.
+ * @param[in]  pSrcB    points to the second input sequence.
+ * @param[in]  srcBLen  length of the second input sequence.
+ * @param[out] pDst     points to the location where the output result is written.  Length srcALen + srcBLen-1.
+ */
+  void arm_conv_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen + srcBLen-1.
+   */
+  void arm_conv_fast_q15(
+          q15_t * pSrcA,
+          uint32_t srcALen,
+          q15_t * pSrcB,
+          uint32_t srcBLen,
+          q15_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen + srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer of size min(srcALen, srcBLen).
+   */
+  void arm_conv_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+  /**
+   * @brief Convolution of Q31 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen + srcBLen-1.
+   */
+  void arm_conv_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+
+  /**
+   * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen + srcBLen-1.
+   */
+  void arm_conv_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+
+    /**
+   * @brief Convolution of Q7 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length srcALen + srcBLen-1.
+   * @param[in]  pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   */
+  void arm_conv_opt_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+  /**
+   * @brief Convolution of Q7 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length srcALen + srcBLen-1.
+   */
+  void arm_conv_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst);
+
+
+  /**
+   * @brief Partial convolution of floating-point sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+  /**
+   * @brief Partial convolution of Q31 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Partial convolution of Q7 sequences
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @param[in]  pScratch1   points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2   points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_opt_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+/**
+   * @brief Partial convolution of Q7 sequences.
+   * @param[in]  pSrcA       points to the first input sequence.
+   * @param[in]  srcALen     length of the first input sequence.
+   * @param[in]  pSrcB       points to the second input sequence.
+   * @param[in]  srcBLen     length of the second input sequence.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  firstIndex  is the first output sample to start with.
+   * @param[in]  numPoints   is the number of output points to be computed.
+   * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen + srcBLen-2].
+   */
+  arm_status arm_conv_partial_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  uint32_t firstIndex,
+  uint32_t numPoints);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR decimator.
+   */
+  typedef struct
+  {
+    uint8_t M;                  /**< decimation factor. */
+    uint16_t numTaps;           /**< number of coefficients in the filter. */
+    q15_t *pCoeffs;             /**< points to the coefficient array. The array is of length numTaps.*/
+    q15_t *pState;              /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+  } arm_fir_decimate_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR decimator.
+   */
+  typedef struct
+  {
+    uint8_t M;                  /**< decimation factor. */
+    uint16_t numTaps;           /**< number of coefficients in the filter. */
+    q31_t *pCoeffs;             /**< points to the coefficient array. The array is of length numTaps.*/
+    q31_t *pState;              /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+  } arm_fir_decimate_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR decimator.
+   */
+  typedef struct
+  {
+    uint8_t M;                  /**< decimation factor. */
+    uint16_t numTaps;           /**< number of coefficients in the filter. */
+    float32_t *pCoeffs;         /**< points to the coefficient array. The array is of length numTaps.*/
+    float32_t *pState;          /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+  } arm_fir_decimate_instance_f32;
+
+
+  /**
+   * @brief Processing function for the floating-point FIR decimator.
+   * @param[in]  S          points to an instance of the floating-point FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_f32(
+  const arm_fir_decimate_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point FIR decimator.
+   * @param[in,out] S          points to an instance of the floating-point FIR decimator structure.
+   * @param[in]     numTaps    number of coefficients in the filter.
+   * @param[in]     M          decimation factor.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return    The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * <code>blockSize</code> is not a multiple of <code>M</code>.
+   */
+  arm_status arm_fir_decimate_init_f32(
+  arm_fir_decimate_instance_f32 * S,
+  uint16_t numTaps,
+  uint8_t M,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR decimator.
+   * @param[in]  S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_fast_q15(
+  const arm_fir_decimate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 FIR decimator.
+   * @param[in,out] S          points to an instance of the Q15 FIR decimator structure.
+   * @param[in]     numTaps    number of coefficients in the filter.
+   * @param[in]     M          decimation factor.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return    The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * <code>blockSize</code> is not a multiple of <code>M</code>.
+   */
+  arm_status arm_fir_decimate_init_q15(
+  arm_fir_decimate_instance_q15 * S,
+  uint16_t numTaps,
+  uint8_t M,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR decimator.
+   * @param[in]  S     points to an instance of the Q31 FIR decimator structure.
+   * @param[in]  pSrc  points to the block of input data.
+   * @param[out] pDst  points to the block of output data
+   * @param[in] blockSize number of input samples to process per call.
+   */
+  void arm_fir_decimate_q31(
+  const arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+  /**
+   * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4.
+   * @param[in]  S          points to an instance of the Q31 FIR decimator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_decimate_fast_q31(
+  arm_fir_decimate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 FIR decimator.
+   * @param[in,out] S          points to an instance of the Q31 FIR decimator structure.
+   * @param[in]     numTaps    number of coefficients in the filter.
+   * @param[in]     M          decimation factor.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return    The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * <code>blockSize</code> is not a multiple of <code>M</code>.
+   */
+  arm_status arm_fir_decimate_init_q31(
+  arm_fir_decimate_instance_q31 * S,
+  uint16_t numTaps,
+  uint8_t M,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR interpolator.
+   */
+  typedef struct
+  {
+    uint8_t L;                      /**< upsample factor. */
+    uint16_t phaseLength;           /**< length of each polyphase filter component. */
+    q15_t *pCoeffs;                 /**< points to the coefficient array. The array is of length L*phaseLength. */
+    q15_t *pState;                  /**< points to the state variable array. The array is of length blockSize + phaseLength-1. */
+  } arm_fir_interpolate_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR interpolator.
+   */
+  typedef struct
+  {
+    uint8_t L;                      /**< upsample factor. */
+    uint16_t phaseLength;           /**< length of each polyphase filter component. */
+    q31_t *pCoeffs;                 /**< points to the coefficient array. The array is of length L*phaseLength. */
+    q31_t *pState;                  /**< points to the state variable array. The array is of length blockSize + phaseLength-1. */
+  } arm_fir_interpolate_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR interpolator.
+   */
+  typedef struct
+  {
+    uint8_t L;                     /**< upsample factor. */
+    uint16_t phaseLength;          /**< length of each polyphase filter component. */
+    float32_t *pCoeffs;            /**< points to the coefficient array. The array is of length L*phaseLength. */
+    float32_t *pState;             /**< points to the state variable array. The array is of length phaseLength + numTaps-1. */
+  } arm_fir_interpolate_instance_f32;
+
+
+  /**
+   * @brief Processing function for the Q15 FIR interpolator.
+   * @param[in]  S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_q15(
+  const arm_fir_interpolate_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 FIR interpolator.
+   * @param[in,out] S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_q15(
+  arm_fir_interpolate_instance_q15 * S,
+  uint8_t L,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR interpolator.
+   * @param[in]  S          points to an instance of the Q15 FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_q31(
+  const arm_fir_interpolate_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 FIR interpolator.
+   * @param[in,out] S          points to an instance of the Q31 FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_q31(
+  arm_fir_interpolate_instance_q31 * S,
+  uint8_t L,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point FIR interpolator.
+   * @param[in]  S          points to an instance of the floating-point FIR interpolator structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of input samples to process per call.
+   */
+  void arm_fir_interpolate_f32(
+  const arm_fir_interpolate_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point FIR interpolator.
+   * @param[in,out] S          points to an instance of the floating-point FIR interpolator structure.
+   * @param[in]     L          upsample factor.
+   * @param[in]     numTaps    number of filter coefficients in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficient buffer.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     blockSize  number of input samples to process per call.
+   * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if
+   * the filter length <code>numTaps</code> is not a multiple of the interpolation factor <code>L</code>.
+   */
+  arm_status arm_fir_interpolate_init_f32(
+  arm_fir_interpolate_instance_f32 * S,
+  uint8_t L,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the high precision Q31 Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint8_t numStages;       /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    q63_t *pState;           /**< points to the array of state coefficients.  The array is of length 4*numStages. */
+    q31_t *pCoeffs;          /**< points to the array of coefficients.  The array is of length 5*numStages. */
+    uint8_t postShift;       /**< additional shift, in bits, applied to each output sample. */
+  } arm_biquad_cas_df1_32x64_ins_q31;
+
+
+  /**
+   * @param[in]  S          points to an instance of the high precision Q31 Biquad cascade filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cas_df1_32x64_q31(
+  const arm_biquad_cas_df1_32x64_ins_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @param[in,out] S          points to an instance of the high precision Q31 Biquad cascade filter structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     postShift  shift to be applied to the output. Varies according to the coefficients format
+   */
+  void arm_biquad_cas_df1_32x64_init_q31(
+  arm_biquad_cas_df1_32x64_ins_q31 * S,
+  uint8_t numStages,
+  q31_t * pCoeffs,
+  q63_t * pState,
+  uint8_t postShift);
+
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    float32_t *pState;         /**< points to the array of state coefficients.  The array is of length 2*numStages. */
+    float32_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_df2T_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    float32_t *pState;         /**< points to the array of state coefficients.  The array is of length 4*numStages. */
+    float32_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_stereo_df2T_instance_f32;
+
+  /**
+   * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter.
+   */
+  typedef struct
+  {
+    uint8_t numStages;         /**< number of 2nd order stages in the filter.  Overall order is 2*numStages. */
+    float64_t *pState;         /**< points to the array of state coefficients.  The array is of length 2*numStages. */
+    float64_t *pCoeffs;        /**< points to the array of coefficients.  The array is of length 5*numStages. */
+  } arm_biquad_cascade_df2T_instance_f64;
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df2T_f32(
+  const arm_biquad_cascade_df2T_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_stereo_df2T_f32(
+  const arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in]  S          points to an instance of the filter data structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_biquad_cascade_df2T_f64(
+  const arm_biquad_cascade_df2T_instance_f64 * S,
+  float64_t * pSrc,
+  float64_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df2T_init_f32(
+  arm_biquad_cascade_df2T_instance_f32 * S,
+  uint8_t numStages,
+  float32_t * pCoeffs,
+  float32_t * pState);
+
+
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_stereo_df2T_init_f32(
+  arm_biquad_cascade_stereo_df2T_instance_f32 * S,
+  uint8_t numStages,
+  float32_t * pCoeffs,
+  float32_t * pState);
+
+
+  /**
+   * @brief  Initialization function for the floating-point transposed direct form II Biquad cascade filter.
+   * @param[in,out] S          points to an instance of the filter data structure.
+   * @param[in]     numStages  number of 2nd order stages in the filter.
+   * @param[in]     pCoeffs    points to the filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   */
+  void arm_biquad_cascade_df2T_init_f64(
+  arm_biquad_cascade_df2T_instance_f64 * S,
+  uint8_t numStages,
+  float64_t * pCoeffs,
+  float64_t * pState);
+
+
+  /**
+   * @brief Instance structure for the Q15 FIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of filter stages. */
+    q15_t *pState;                       /**< points to the state variable array. The array is of length numStages. */
+    q15_t *pCoeffs;                      /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 FIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of filter stages. */
+    q31_t *pState;                       /**< points to the state variable array. The array is of length numStages. */
+    q31_t *pCoeffs;                      /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point FIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of filter stages. */
+    float32_t *pState;                   /**< points to the state variable array. The array is of length numStages. */
+    float32_t *pCoeffs;                  /**< points to the coefficient array. The array is of length numStages. */
+  } arm_fir_lattice_instance_f32;
+
+
+  /**
+   * @brief Initialization function for the Q15 FIR lattice filter.
+   * @param[in] S          points to an instance of the Q15 FIR lattice structure.
+   * @param[in] numStages  number of filter stages.
+   * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages.
+   */
+  void arm_fir_lattice_init_q15(
+  arm_fir_lattice_instance_q15 * S,
+  uint16_t numStages,
+  q15_t * pCoeffs,
+  q15_t * pState);
+
+
+  /**
+   * @brief Processing function for the Q15 FIR lattice filter.
+   * @param[in]  S          points to an instance of the Q15 FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_q15(
+  const arm_fir_lattice_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the Q31 FIR lattice filter.
+   * @param[in] S          points to an instance of the Q31 FIR lattice structure.
+   * @param[in] numStages  number of filter stages.
+   * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+   * @param[in] pState     points to the state buffer.   The array is of length numStages.
+   */
+  void arm_fir_lattice_init_q31(
+  arm_fir_lattice_instance_q31 * S,
+  uint16_t numStages,
+  q31_t * pCoeffs,
+  q31_t * pState);
+
+
+  /**
+   * @brief Processing function for the Q31 FIR lattice filter.
+   * @param[in]  S          points to an instance of the Q31 FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_q31(
+  const arm_fir_lattice_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+/**
+ * @brief Initialization function for the floating-point FIR lattice filter.
+ * @param[in] S          points to an instance of the floating-point FIR lattice structure.
+ * @param[in] numStages  number of filter stages.
+ * @param[in] pCoeffs    points to the coefficient buffer.  The array is of length numStages.
+ * @param[in] pState     points to the state buffer.  The array is of length numStages.
+ */
+  void arm_fir_lattice_init_f32(
+  arm_fir_lattice_instance_f32 * S,
+  uint16_t numStages,
+  float32_t * pCoeffs,
+  float32_t * pState);
+
+
+  /**
+   * @brief Processing function for the floating-point FIR lattice filter.
+   * @param[in]  S          points to an instance of the floating-point FIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_fir_lattice_f32(
+  const arm_fir_lattice_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 IIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of stages in the filter. */
+    q15_t *pState;                       /**< points to the state variable array. The array is of length numStages + blockSize. */
+    q15_t *pkCoeffs;                     /**< points to the reflection coefficient array. The array is of length numStages. */
+    q15_t *pvCoeffs;                     /**< points to the ladder coefficient array. The array is of length numStages + 1. */
+  } arm_iir_lattice_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q31 IIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of stages in the filter. */
+    q31_t *pState;                       /**< points to the state variable array. The array is of length numStages + blockSize. */
+    q31_t *pkCoeffs;                     /**< points to the reflection coefficient array. The array is of length numStages. */
+    q31_t *pvCoeffs;                     /**< points to the ladder coefficient array. The array is of length numStages + 1. */
+  } arm_iir_lattice_instance_q31;
+
+  /**
+   * @brief Instance structure for the floating-point IIR lattice filter.
+   */
+  typedef struct
+  {
+    uint16_t numStages;                  /**< number of stages in the filter. */
+    float32_t *pState;                   /**< points to the state variable array. The array is of length numStages + blockSize. */
+    float32_t *pkCoeffs;                 /**< points to the reflection coefficient array. The array is of length numStages. */
+    float32_t *pvCoeffs;                 /**< points to the ladder coefficient array. The array is of length numStages + 1. */
+  } arm_iir_lattice_instance_f32;
+
+
+  /**
+   * @brief Processing function for the floating-point IIR lattice filter.
+   * @param[in]  S          points to an instance of the floating-point IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_f32(
+  const arm_iir_lattice_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the floating-point IIR lattice filter.
+   * @param[in] S          points to an instance of the floating-point IIR lattice structure.
+   * @param[in] numStages  number of stages in the filter.
+   * @param[in] pkCoeffs   points to the reflection coefficient buffer.  The array is of length numStages.
+   * @param[in] pvCoeffs   points to the ladder coefficient buffer.  The array is of length numStages + 1.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages + blockSize-1.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_init_f32(
+  arm_iir_lattice_instance_f32 * S,
+  uint16_t numStages,
+  float32_t * pkCoeffs,
+  float32_t * pvCoeffs,
+  float32_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 IIR lattice filter.
+   * @param[in]  S          points to an instance of the Q31 IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_q31(
+  const arm_iir_lattice_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for the Q31 IIR lattice filter.
+   * @param[in] S          points to an instance of the Q31 IIR lattice structure.
+   * @param[in] numStages  number of stages in the filter.
+   * @param[in] pkCoeffs   points to the reflection coefficient buffer.  The array is of length numStages.
+   * @param[in] pvCoeffs   points to the ladder coefficient buffer.  The array is of length numStages + 1.
+   * @param[in] pState     points to the state buffer.  The array is of length numStages + blockSize.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_init_q31(
+  arm_iir_lattice_instance_q31 * S,
+  uint16_t numStages,
+  q31_t * pkCoeffs,
+  q31_t * pvCoeffs,
+  q31_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 IIR lattice filter.
+   * @param[in]  S          points to an instance of the Q15 IIR lattice structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[out] pDst       points to the block of output data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_iir_lattice_q15(
+  const arm_iir_lattice_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+/**
+ * @brief Initialization function for the Q15 IIR lattice filter.
+ * @param[in] S          points to an instance of the fixed-point Q15 IIR lattice structure.
+ * @param[in] numStages  number of stages in the filter.
+ * @param[in] pkCoeffs   points to reflection coefficient buffer.  The array is of length numStages.
+ * @param[in] pvCoeffs   points to ladder coefficient buffer.  The array is of length numStages + 1.
+ * @param[in] pState     points to state buffer.  The array is of length numStages + blockSize.
+ * @param[in] blockSize  number of samples to process per call.
+ */
+  void arm_iir_lattice_init_q15(
+  arm_iir_lattice_instance_q15 * S,
+  uint16_t numStages,
+  q15_t * pkCoeffs,
+  q15_t * pvCoeffs,
+  q15_t * pState,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the floating-point LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;    /**< number of coefficients in the filter. */
+    float32_t *pState;   /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    float32_t *pCoeffs;  /**< points to the coefficient array. The array is of length numTaps. */
+    float32_t mu;        /**< step size that controls filter coefficient updates. */
+  } arm_lms_instance_f32;
+
+
+  /**
+   * @brief Processing function for floating-point LMS filter.
+   * @param[in]  S          points to an instance of the floating-point LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_f32(
+  const arm_lms_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for floating-point LMS filter.
+   * @param[in] S          points to an instance of the floating-point LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to the coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_lms_init_f32(
+  arm_lms_instance_f32 * S,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  float32_t mu,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q15 LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;    /**< number of coefficients in the filter. */
+    q15_t *pState;       /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q15_t *pCoeffs;      /**< points to the coefficient array. The array is of length numTaps. */
+    q15_t mu;            /**< step size that controls filter coefficient updates. */
+    uint32_t postShift;  /**< bit shift applied to coefficients. */
+  } arm_lms_instance_q15;
+
+
+  /**
+   * @brief Initialization function for the Q15 LMS filter.
+   * @param[in] S          points to an instance of the Q15 LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to the coefficient buffer.
+   * @param[in] pState     points to the state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_init_q15(
+  arm_lms_instance_q15 * S,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  q15_t mu,
+  uint32_t blockSize,
+  uint32_t postShift);
+
+
+  /**
+   * @brief Processing function for Q15 LMS filter.
+   * @param[in]  S          points to an instance of the Q15 LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_q15(
+  const arm_lms_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q31 LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;    /**< number of coefficients in the filter. */
+    q31_t *pState;       /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q31_t *pCoeffs;      /**< points to the coefficient array. The array is of length numTaps. */
+    q31_t mu;            /**< step size that controls filter coefficient updates. */
+    uint32_t postShift;  /**< bit shift applied to coefficients. */
+  } arm_lms_instance_q31;
+
+
+  /**
+   * @brief Processing function for Q31 LMS filter.
+   * @param[in]  S          points to an instance of the Q15 LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_q31(
+  const arm_lms_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q31 LMS filter.
+   * @param[in] S          points to an instance of the Q31 LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_init_q31(
+  arm_lms_instance_q31 * S,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  q31_t mu,
+  uint32_t blockSize,
+  uint32_t postShift);
+
+
+  /**
+   * @brief Instance structure for the floating-point normalized LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;     /**< number of coefficients in the filter. */
+    float32_t *pState;    /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    float32_t *pCoeffs;   /**< points to the coefficient array. The array is of length numTaps. */
+    float32_t mu;         /**< step size that control filter coefficient updates. */
+    float32_t energy;     /**< saves previous frame energy. */
+    float32_t x0;         /**< saves previous input sample. */
+  } arm_lms_norm_instance_f32;
+
+
+  /**
+   * @brief Processing function for floating-point normalized LMS filter.
+   * @param[in]  S          points to an instance of the floating-point normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_f32(
+  arm_lms_norm_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pRef,
+  float32_t * pOut,
+  float32_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for floating-point normalized LMS filter.
+   * @param[in] S          points to an instance of the floating-point LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   */
+  void arm_lms_norm_init_f32(
+  arm_lms_norm_instance_f32 * S,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  float32_t mu,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Instance structure for the Q31 normalized LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;     /**< number of coefficients in the filter. */
+    q31_t *pState;        /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q31_t *pCoeffs;       /**< points to the coefficient array. The array is of length numTaps. */
+    q31_t mu;             /**< step size that controls filter coefficient updates. */
+    uint8_t postShift;    /**< bit shift applied to coefficients. */
+    q31_t *recipTable;    /**< points to the reciprocal initial value table. */
+    q31_t energy;         /**< saves previous frame energy. */
+    q31_t x0;             /**< saves previous input sample. */
+  } arm_lms_norm_instance_q31;
+
+
+  /**
+   * @brief Processing function for Q31 normalized LMS filter.
+   * @param[in]  S          points to an instance of the Q31 normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_q31(
+  arm_lms_norm_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pRef,
+  q31_t * pOut,
+  q31_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q31 normalized LMS filter.
+   * @param[in] S          points to an instance of the Q31 normalized LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_norm_init_q31(
+  arm_lms_norm_instance_q31 * S,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  q31_t mu,
+  uint32_t blockSize,
+  uint8_t postShift);
+
+
+  /**
+   * @brief Instance structure for the Q15 normalized LMS filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;     /**< Number of coefficients in the filter. */
+    q15_t *pState;        /**< points to the state variable array. The array is of length numTaps + blockSize-1. */
+    q15_t *pCoeffs;       /**< points to the coefficient array. The array is of length numTaps. */
+    q15_t mu;             /**< step size that controls filter coefficient updates. */
+    uint8_t postShift;    /**< bit shift applied to coefficients. */
+    q15_t *recipTable;    /**< Points to the reciprocal initial value table. */
+    q15_t energy;         /**< saves previous frame energy. */
+    q15_t x0;             /**< saves previous input sample. */
+  } arm_lms_norm_instance_q15;
+
+
+  /**
+   * @brief Processing function for Q15 normalized LMS filter.
+   * @param[in]  S          points to an instance of the Q15 normalized LMS filter structure.
+   * @param[in]  pSrc       points to the block of input data.
+   * @param[in]  pRef       points to the block of reference data.
+   * @param[out] pOut       points to the block of output data.
+   * @param[out] pErr       points to the block of error data.
+   * @param[in]  blockSize  number of samples to process.
+   */
+  void arm_lms_norm_q15(
+  arm_lms_norm_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pRef,
+  q15_t * pOut,
+  q15_t * pErr,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Initialization function for Q15 normalized LMS filter.
+   * @param[in] S          points to an instance of the Q15 normalized LMS filter structure.
+   * @param[in] numTaps    number of filter coefficients.
+   * @param[in] pCoeffs    points to coefficient buffer.
+   * @param[in] pState     points to state buffer.
+   * @param[in] mu         step size that controls filter coefficient updates.
+   * @param[in] blockSize  number of samples to process.
+   * @param[in] postShift  bit shift applied to coefficients.
+   */
+  void arm_lms_norm_init_q15(
+  arm_lms_norm_instance_q15 * S,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  q15_t mu,
+  uint32_t blockSize,
+  uint8_t postShift);
+
+
+  /**
+   * @brief Correlation of floating-point sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_f32(
+  float32_t * pSrcA,
+  uint32_t srcALen,
+  float32_t * pSrcB,
+  uint32_t srcBLen,
+  float32_t * pDst);
+
+
+   /**
+   * @brief Correlation of Q15 sequences
+   * @param[in]  pSrcA     points to the first input sequence.
+   * @param[in]  srcALen   length of the first input sequence.
+   * @param[in]  pSrcB     points to the second input sequence.
+   * @param[in]  srcBLen   length of the second input sequence.
+   * @param[out] pDst      points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   * @param[in]  pScratch  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   */
+  void arm_correlate_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch);
+
+
+  /**
+   * @brief Correlation of Q15 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+
+  void arm_correlate_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+
+  /**
+   * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+
+  void arm_correlate_fast_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst);
+
+
+  /**
+   * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4.
+   * @param[in]  pSrcA     points to the first input sequence.
+   * @param[in]  srcALen   length of the first input sequence.
+   * @param[in]  pSrcB     points to the second input sequence.
+   * @param[in]  srcBLen   length of the second input sequence.
+   * @param[out] pDst      points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   * @param[in]  pScratch  points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   */
+  void arm_correlate_fast_opt_q15(
+  q15_t * pSrcA,
+  uint32_t srcALen,
+  q15_t * pSrcB,
+  uint32_t srcBLen,
+  q15_t * pDst,
+  q15_t * pScratch);
+
+
+  /**
+   * @brief Correlation of Q31 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+
+  /**
+   * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_fast_q31(
+  q31_t * pSrcA,
+  uint32_t srcALen,
+  q31_t * pSrcB,
+  uint32_t srcBLen,
+  q31_t * pDst);
+
+
+ /**
+   * @brief Correlation of Q7 sequences.
+   * @param[in]  pSrcA      points to the first input sequence.
+   * @param[in]  srcALen    length of the first input sequence.
+   * @param[in]  pSrcB      points to the second input sequence.
+   * @param[in]  srcBLen    length of the second input sequence.
+   * @param[out] pDst       points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   * @param[in]  pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2.
+   * @param[in]  pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
+   */
+  void arm_correlate_opt_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst,
+  q15_t * pScratch1,
+  q15_t * pScratch2);
+
+
+  /**
+   * @brief Correlation of Q7 sequences.
+   * @param[in]  pSrcA    points to the first input sequence.
+   * @param[in]  srcALen  length of the first input sequence.
+   * @param[in]  pSrcB    points to the second input sequence.
+   * @param[in]  srcBLen  length of the second input sequence.
+   * @param[out] pDst     points to the block of output data  Length 2 * max(srcALen, srcBLen) - 1.
+   */
+  void arm_correlate_q7(
+  q7_t * pSrcA,
+  uint32_t srcALen,
+  q7_t * pSrcB,
+  uint32_t srcBLen,
+  q7_t * pDst);
+
+
+  /**
+   * @brief Instance structure for the floating-point sparse FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;             /**< number of coefficients in the filter. */
+    uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+    float32_t *pState;            /**< points to the state buffer array. The array is of length maxDelay + blockSize-1. */
+    float32_t *pCoeffs;           /**< points to the coefficient array. The array is of length numTaps.*/
+    uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+    int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_f32;
+
+  /**
+   * @brief Instance structure for the Q31 sparse FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;             /**< number of coefficients in the filter. */
+    uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+    q31_t *pState;                /**< points to the state buffer array. The array is of length maxDelay + blockSize-1. */
+    q31_t *pCoeffs;               /**< points to the coefficient array. The array is of length numTaps.*/
+    uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+    int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q31;
+
+  /**
+   * @brief Instance structure for the Q15 sparse FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;             /**< number of coefficients in the filter. */
+    uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+    q15_t *pState;                /**< points to the state buffer array. The array is of length maxDelay + blockSize-1. */
+    q15_t *pCoeffs;               /**< points to the coefficient array. The array is of length numTaps.*/
+    uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+    int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q15;
+
+  /**
+   * @brief Instance structure for the Q7 sparse FIR filter.
+   */
+  typedef struct
+  {
+    uint16_t numTaps;             /**< number of coefficients in the filter. */
+    uint16_t stateIndex;          /**< state buffer index.  Points to the oldest sample in the state buffer. */
+    q7_t *pState;                 /**< points to the state buffer array. The array is of length maxDelay + blockSize-1. */
+    q7_t *pCoeffs;                /**< points to the coefficient array. The array is of length numTaps.*/
+    uint16_t maxDelay;            /**< maximum offset specified by the pTapDelay array. */
+    int32_t *pTapDelay;           /**< points to the array of delay values.  The array is of length numTaps. */
+  } arm_fir_sparse_instance_q7;
+
+
+  /**
+   * @brief Processing function for the floating-point sparse FIR filter.
+   * @param[in]  S           points to an instance of the floating-point sparse FIR structure.
+   * @param[in]  pSrc        points to the block of input data.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  pScratchIn  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize   number of input samples to process per call.
+   */
+  void arm_fir_sparse_f32(
+  arm_fir_sparse_instance_f32 * S,
+  float32_t * pSrc,
+  float32_t * pDst,
+  float32_t * pScratchIn,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the floating-point sparse FIR filter.
+   * @param[in,out] S          points to an instance of the floating-point sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_f32(
+  arm_fir_sparse_instance_f32 * S,
+  uint16_t numTaps,
+  float32_t * pCoeffs,
+  float32_t * pState,
+  int32_t * pTapDelay,
+  uint16_t maxDelay,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q31 sparse FIR filter.
+   * @param[in]  S           points to an instance of the Q31 sparse FIR structure.
+   * @param[in]  pSrc        points to the block of input data.
+   * @param[out] pDst        points to the block of output data
+   * @param[in]  pScratchIn  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize   number of input samples to process per call.
+   */
+  void arm_fir_sparse_q31(
+  arm_fir_sparse_instance_q31 * S,
+  q31_t * pSrc,
+  q31_t * pDst,
+  q31_t * pScratchIn,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q31 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q31 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q31(
+  arm_fir_sparse_instance_q31 * S,
+  uint16_t numTaps,
+  q31_t * pCoeffs,
+  q31_t * pState,
+  int32_t * pTapDelay,
+  uint16_t maxDelay,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q15 sparse FIR filter.
+   * @param[in]  S            points to an instance of the Q15 sparse FIR structure.
+   * @param[in]  pSrc         points to the block of input data.
+   * @param[out] pDst         points to the block of output data
+   * @param[in]  pScratchIn   points to a temporary buffer of size blockSize.
+   * @param[in]  pScratchOut  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize    number of input samples to process per call.
+   */
+  void arm_fir_sparse_q15(
+  arm_fir_sparse_instance_q15 * S,
+  q15_t * pSrc,
+  q15_t * pDst,
+  q15_t * pScratchIn,
+  q31_t * pScratchOut,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q15 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q15 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q15(
+  arm_fir_sparse_instance_q15 * S,
+  uint16_t numTaps,
+  q15_t * pCoeffs,
+  q15_t * pState,
+  int32_t * pTapDelay,
+  uint16_t maxDelay,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Processing function for the Q7 sparse FIR filter.
+   * @param[in]  S            points to an instance of the Q7 sparse FIR structure.
+   * @param[in]  pSrc         points to the block of input data.
+   * @param[out] pDst         points to the block of output data
+   * @param[in]  pScratchIn   points to a temporary buffer of size blockSize.
+   * @param[in]  pScratchOut  points to a temporary buffer of size blockSize.
+   * @param[in]  blockSize    number of input samples to process per call.
+   */
+  void arm_fir_sparse_q7(
+  arm_fir_sparse_instance_q7 * S,
+  q7_t * pSrc,
+  q7_t * pDst,
+  q7_t * pScratchIn,
+  q31_t * pScratchOut,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Initialization function for the Q7 sparse FIR filter.
+   * @param[in,out] S          points to an instance of the Q7 sparse FIR structure.
+   * @param[in]     numTaps    number of nonzero coefficients in the filter.
+   * @param[in]     pCoeffs    points to the array of filter coefficients.
+   * @param[in]     pState     points to the state buffer.
+   * @param[in]     pTapDelay  points to the array of offset times.
+   * @param[in]     maxDelay   maximum offset time supported.
+   * @param[in]     blockSize  number of samples that will be processed per block.
+   */
+  void arm_fir_sparse_init_q7(
+  arm_fir_sparse_instance_q7 * S,
+  uint16_t numTaps,
+  q7_t * pCoeffs,
+  q7_t * pState,
+  int32_t * pTapDelay,
+  uint16_t maxDelay,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Floating-point sin_cos function.
+   * @param[in]  theta   input value in degrees
+   * @param[out] pSinVal  points to the processed sine output.
+   * @param[out] pCosVal  points to the processed cos output.
+   */
+  void arm_sin_cos_f32(
+  float32_t theta,
+  float32_t * pSinVal,
+  float32_t * pCosVal);
+
+
+  /**
+   * @brief  Q31 sin_cos function.
+   * @param[in]  theta    scaled input value in degrees
+   * @param[out] pSinVal  points to the processed sine output.
+   * @param[out] pCosVal  points to the processed cosine output.
+   */
+  void arm_sin_cos_q31(
+  q31_t theta,
+  q31_t * pSinVal,
+  q31_t * pCosVal);
+
+
+  /**
+   * @brief  Floating-point complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+  /**
+   * @brief  Q31 complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex conjugate.
+   * @param[in]  pSrc        points to the input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_conj_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex magnitude squared
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_squared_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+
+ /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup PID PID Motor Control
+   *
+   * A Proportional Integral Derivative (PID) controller is a generic feedback control
+   * loop mechanism widely used in industrial control systems.
+   * A PID controller is the most commonly used type of feedback controller.
+   *
+   * This set of functions implements (PID) controllers
+   * for Q15, Q31, and floating-point data types.  The functions operate on a single sample
+   * of data and each call to the function returns a single processed value.
+   * <code>S</code> points to an instance of the PID control data structure.  <code>in</code>
+   * is the input sample value. The functions return the output value.
+   *
+   * \par Algorithm:
+   * <pre>
+   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd  </pre>
+   *
+   * \par
+   * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant
+   *
+   * \par
+   * \image html PID.gif "Proportional Integral Derivative Controller"
+   *
+   * \par
+   * The PID controller calculates an "error" value as the difference between
+   * the measured output and the reference input.
+   * The controller attempts to minimize the error by adjusting the process control inputs.
+   * The proportional value determines the reaction to the current error,
+   * the integral value determines the reaction based on the sum of recent errors,
+   * and the derivative value determines the reaction based on the rate at which the error has been changing.
+   *
+   * \par Instance Structure
+   * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure.
+   * A separate instance structure must be defined for each PID Controller.
+   * There are separate instance structure declarations for each of the 3 supported data types.
+   *
+   * \par Reset Functions
+   * There is also an associated reset function for each data type which clears the state array.
+   *
+   * \par Initialization Functions
+   * There is also an associated initialization function for each data type.
+   * The initialization function performs the following operations:
+   * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains.
+   * - Zeros out the values in the state buffer.
+   *
+   * \par
+   * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function.
+   *
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the fixed-point versions of the PID Controller functions.
+   * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup PID
+   * @{
+   */
+
+  /**
+   * @brief  Process function for the floating-point PID Control.
+   * @param[in,out] S   is an instance of the floating-point PID Control structure
+   * @param[in]     in  input sample to process
+   * @return out processed output sample.
+   */
+  static __INLINE float32_t arm_pid_f32(
+  arm_pid_instance_f32 * S,
+  float32_t in)
+  {
+    float32_t out;
+
+    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
+    out = (S->A0 * in) +
+      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+
+  }
+
+  /**
+   * @brief  Process function for the Q31 PID Control.
+   * @param[in,out] S  points to an instance of the Q31 PID Control structure
+   * @param[in]     in  input sample to process
+   * @return out processed output sample.
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using an internal 64-bit accumulator.
+   * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit.
+   * Thus, if the accumulator result overflows it wraps around rather than clip.
+   * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions.
+   * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format.
+   */
+  static __INLINE q31_t arm_pid_q31(
+  arm_pid_instance_q31 * S,
+  q31_t in)
+  {
+    q63_t acc;
+    q31_t out;
+
+    /* acc = A0 * x[n]  */
+    acc = (q63_t) S->A0 * in;
+
+    /* acc += A1 * x[n-1] */
+    acc += (q63_t) S->A1 * S->state[0];
+
+    /* acc += A2 * x[n-2]  */
+    acc += (q63_t) S->A2 * S->state[1];
+
+    /* convert output to 1.31 format to add y[n-1] */
+    out = (q31_t) (acc >> 31u);
+
+    /* out += y[n-1] */
+    out += S->state[2];
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+  }
+
+
+  /**
+   * @brief  Process function for the Q15 PID Control.
+   * @param[in,out] S   points to an instance of the Q15 PID Control structure
+   * @param[in]     in  input sample to process
+   * @return out processed output sample.
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using a 64-bit internal accumulator.
+   * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result.
+   * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format.
+   * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved.
+   * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits.
+   * Lastly, the accumulator is saturated to yield a result in 1.15 format.
+   */
+  static __INLINE q15_t arm_pid_q15(
+  arm_pid_instance_q15 * S,
+  q15_t in)
+  {
+    q63_t acc;
+    q15_t out;
+
+#ifndef ARM_MATH_CM0_FAMILY
+    __SIMD32_TYPE *vstate;
+
+    /* Implementation of PID controller */
+
+    /* acc = A0 * x[n]  */
+    acc = (q31_t) __SMUAD((uint32_t)S->A0, (uint32_t)in);
+
+    /* acc += A1 * x[n-1] + A2 * x[n-2]  */
+    vstate = __SIMD32_CONST(S->state);
+    acc = (q63_t)__SMLALD((uint32_t)S->A1, (uint32_t)*vstate, (uint64_t)acc);
+#else
+    /* acc = A0 * x[n]  */
+    acc = ((q31_t) S->A0) * in;
+
+    /* acc += A1 * x[n-1] + A2 * x[n-2]  */
+    acc += (q31_t) S->A1 * S->state[0];
+    acc += (q31_t) S->A2 * S->state[1];
+#endif
+
+    /* acc += y[n-1] */
+    acc += (q31_t) S->state[2] << 15;
+
+    /* saturate the output */
+    out = (q15_t) (__SSAT((acc >> 15), 16));
+
+    /* Update state */
+    S->state[1] = S->state[0];
+    S->state[0] = in;
+    S->state[2] = out;
+
+    /* return to application */
+    return (out);
+  }
+
+  /**
+   * @} end of PID group
+   */
+
+
+  /**
+   * @brief Floating-point matrix inverse.
+   * @param[in]  src   points to the instance of the input floating-point matrix structure.
+   * @param[out] dst   points to the instance of the output floating-point matrix structure.
+   * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
+   * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR.
+   */
+  arm_status arm_mat_inverse_f32(
+  const arm_matrix_instance_f32 * src,
+  arm_matrix_instance_f32 * dst);
+
+
+  /**
+   * @brief Floating-point matrix inverse.
+   * @param[in]  src   points to the instance of the input floating-point matrix structure.
+   * @param[out] dst   points to the instance of the output floating-point matrix structure.
+   * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
+   * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR.
+   */
+  arm_status arm_mat_inverse_f64(
+  const arm_matrix_instance_f64 * src,
+  arm_matrix_instance_f64 * dst);
+
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup clarke Vector Clarke Transform
+   * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector.
+   * Generally the Clarke transform uses three-phase currents <code>Ia, Ib and Ic</code> to calculate currents
+   * in the two-phase orthogonal stator axis <code>Ialpha</code> and <code>Ibeta</code>.
+   * When <code>Ialpha</code> is superposed with <code>Ia</code> as shown in the figure below
+   * \image html clarke.gif Stator current space vector and its components in (a,b).
+   * and <code>Ia + Ib + Ic = 0</code>, in this condition <code>Ialpha</code> and <code>Ibeta</code>
+   * can be calculated using only <code>Ia</code> and <code>Ib</code>.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html clarkeFormula.gif
+   * where <code>Ia</code> and <code>Ib</code> are the instantaneous stator phases and
+   * <code>pIalpha</code> and <code>pIbeta</code> are the two coordinates of time invariant vector.
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Clarke transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup clarke
+   * @{
+   */
+
+  /**
+   *
+   * @brief  Floating-point Clarke transform
+   * @param[in]  Ia       input three-phase coordinate <code>a</code>
+   * @param[in]  Ib       input three-phase coordinate <code>b</code>
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   */
+  static __INLINE void arm_clarke_f32(
+  float32_t Ia,
+  float32_t Ib,
+  float32_t * pIalpha,
+  float32_t * pIbeta)
+  {
+    /* Calculate pIalpha using the equation, pIalpha = Ia */
+    *pIalpha = Ia;
+
+    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
+    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
+  }
+
+
+  /**
+   * @brief  Clarke transform for Q31 version
+   * @param[in]  Ia       input three-phase coordinate <code>a</code>
+   * @param[in]  Ib       input three-phase coordinate <code>b</code>
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using an internal 32-bit accumulator.
+   * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+   * There is saturation on the addition, hence there is no risk of overflow.
+   */
+  static __INLINE void arm_clarke_q31(
+  q31_t Ia,
+  q31_t Ib,
+  q31_t * pIalpha,
+  q31_t * pIbeta)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+
+    /* Calculating pIalpha from Ia by equation pIalpha = Ia */
+    *pIalpha = Ia;
+
+    /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */
+    product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30);
+
+    /* Intermediate product is calculated by (2/sqrt(3) * Ib) */
+    product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30);
+
+    /* pIbeta is calculated by adding the intermediate products */
+    *pIbeta = __QADD(product1, product2);
+  }
+
+  /**
+   * @} end of clarke group
+   */
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to Q31 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_q7_to_q31(
+  q7_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup inv_clarke Vector Inverse Clarke Transform
+   * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html clarkeInvFormula.gif
+   * where <code>pIa</code> and <code>pIb</code> are the instantaneous stator phases and
+   * <code>Ialpha</code> and <code>Ibeta</code> are the two coordinates of time invariant vector.
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Clarke transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup inv_clarke
+   * @{
+   */
+
+   /**
+   * @brief  Floating-point Inverse Clarke transform
+   * @param[in]  Ialpha  input two-phase orthogonal vector axis alpha
+   * @param[in]  Ibeta   input two-phase orthogonal vector axis beta
+   * @param[out] pIa     points to output three-phase coordinate <code>a</code>
+   * @param[out] pIb     points to output three-phase coordinate <code>b</code>
+   */
+  static __INLINE void arm_inv_clarke_f32(
+  float32_t Ialpha,
+  float32_t Ibeta,
+  float32_t * pIa,
+  float32_t * pIb)
+  {
+    /* Calculating pIa from Ialpha by equation pIa = Ialpha */
+    *pIa = Ialpha;
+
+    /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */
+    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
+  }
+
+
+  /**
+   * @brief  Inverse Clarke transform for Q31 version
+   * @param[in]  Ialpha  input two-phase orthogonal vector axis alpha
+   * @param[in]  Ibeta   input two-phase orthogonal vector axis beta
+   * @param[out] pIa     points to output three-phase coordinate <code>a</code>
+   * @param[out] pIb     points to output three-phase coordinate <code>b</code>
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using an internal 32-bit accumulator.
+   * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+   * There is saturation on the subtraction, hence there is no risk of overflow.
+   */
+  static __INLINE void arm_inv_clarke_q31(
+  q31_t Ialpha,
+  q31_t Ibeta,
+  q31_t * pIa,
+  q31_t * pIb)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+
+    /* Calculating pIa from Ialpha by equation pIa = Ialpha */
+    *pIa = Ialpha;
+
+    /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */
+    product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31);
+
+    /* Intermediate product is calculated by (1/sqrt(3) * pIb) */
+    product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31);
+
+    /* pIb is calculated by subtracting the products */
+    *pIb = __QSUB(product2, product1);
+  }
+
+  /**
+   * @} end of inv_clarke group
+   */
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to Q15 vector.
+   * @param[in]  pSrc       input pointer
+   * @param[out] pDst       output pointer
+   * @param[in]  blockSize  number of samples to process
+   */
+  void arm_q7_to_q15(
+  q7_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup park Vector Park Transform
+   *
+   * Forward Park transform converts the input two-coordinate vector to flux and torque components.
+   * The Park transform can be used to realize the transformation of the <code>Ialpha</code> and the <code>Ibeta</code> currents
+   * from the stationary to the moving reference frame and control the spatial relationship between
+   * the stator vector current and rotor flux vector.
+   * If we consider the d axis aligned with the rotor flux, the diagram below shows the
+   * current vector and the relationship from the two reference frames:
+   * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame"
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html parkFormula.gif
+   * where <code>Ialpha</code> and <code>Ibeta</code> are the stator vector components,
+   * <code>pId</code> and <code>pIq</code> are rotor vector components and <code>cosVal</code> and <code>sinVal</code> are the
+   * cosine and sine values of theta (rotor flux position).
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Park transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup park
+   * @{
+   */
+
+  /**
+   * @brief Floating-point Park transform
+   * @param[in]  Ialpha  input two-phase vector coordinate alpha
+   * @param[in]  Ibeta   input two-phase vector coordinate beta
+   * @param[out] pId     points to output   rotor reference frame d
+   * @param[out] pIq     points to output   rotor reference frame q
+   * @param[in]  sinVal  sine value of rotation angle theta
+   * @param[in]  cosVal  cosine value of rotation angle theta
+   *
+   * The function implements the forward Park transform.
+   *
+   */
+  static __INLINE void arm_park_f32(
+  float32_t Ialpha,
+  float32_t Ibeta,
+  float32_t * pId,
+  float32_t * pIq,
+  float32_t sinVal,
+  float32_t cosVal)
+  {
+    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
+    *pId = Ialpha * cosVal + Ibeta * sinVal;
+
+    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
+    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
+  }
+
+
+  /**
+   * @brief  Park transform for Q31 version
+   * @param[in]  Ialpha  input two-phase vector coordinate alpha
+   * @param[in]  Ibeta   input two-phase vector coordinate beta
+   * @param[out] pId     points to output rotor reference frame d
+   * @param[out] pIq     points to output rotor reference frame q
+   * @param[in]  sinVal  sine value of rotation angle theta
+   * @param[in]  cosVal  cosine value of rotation angle theta
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using an internal 32-bit accumulator.
+   * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+   * There is saturation on the addition and subtraction, hence there is no risk of overflow.
+   */
+  static __INLINE void arm_park_q31(
+  q31_t Ialpha,
+  q31_t Ibeta,
+  q31_t * pId,
+  q31_t * pIq,
+  q31_t sinVal,
+  q31_t cosVal)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+    q31_t product3, product4;                    /* Temporary variables used to store intermediate results */
+
+    /* Intermediate product is calculated by (Ialpha * cosVal) */
+    product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31);
+
+    /* Intermediate product is calculated by (Ibeta * sinVal) */
+    product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31);
+
+
+    /* Intermediate product is calculated by (Ialpha * sinVal) */
+    product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31);
+
+    /* Intermediate product is calculated by (Ibeta * cosVal) */
+    product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31);
+
+    /* Calculate pId by adding the two intermediate products 1 and 2 */
+    *pId = __QADD(product1, product2);
+
+    /* Calculate pIq by subtracting the two intermediate products 3 from 4 */
+    *pIq = __QSUB(product4, product3);
+  }
+
+  /**
+   * @} end of park group
+   */
+
+  /**
+   * @brief  Converts the elements of the Q7 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q7_to_float(
+  q7_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @ingroup groupController
+   */
+
+  /**
+   * @defgroup inv_park Vector Inverse Park transform
+   * Inverse Park transform converts the input flux and torque components to two-coordinate vector.
+   *
+   * The function operates on a single sample of data and each call to the function returns the processed output.
+   * The library provides separate functions for Q31 and floating-point data types.
+   * \par Algorithm
+   * \image html parkInvFormula.gif
+   * where <code>pIalpha</code> and <code>pIbeta</code> are the stator vector components,
+   * <code>Id</code> and <code>Iq</code> are rotor vector components and <code>cosVal</code> and <code>sinVal</code> are the
+   * cosine and sine values of theta (rotor flux position).
+   * \par Fixed-Point Behavior
+   * Care must be taken when using the Q31 version of the Park transform.
+   * In particular, the overflow and saturation behavior of the accumulator used must be considered.
+   * Refer to the function specific documentation below for usage guidelines.
+   */
+
+  /**
+   * @addtogroup inv_park
+   * @{
+   */
+
+   /**
+   * @brief  Floating-point Inverse Park transform
+   * @param[in]  Id       input coordinate of rotor reference frame d
+   * @param[in]  Iq       input coordinate of rotor reference frame q
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   * @param[in]  sinVal   sine value of rotation angle theta
+   * @param[in]  cosVal   cosine value of rotation angle theta
+   */
+  static __INLINE void arm_inv_park_f32(
+  float32_t Id,
+  float32_t Iq,
+  float32_t * pIalpha,
+  float32_t * pIbeta,
+  float32_t sinVal,
+  float32_t cosVal)
+  {
+    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
+    *pIalpha = Id * cosVal - Iq * sinVal;
+
+    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
+    *pIbeta = Id * sinVal + Iq * cosVal;
+  }
+
+
+  /**
+   * @brief  Inverse Park transform for   Q31 version
+   * @param[in]  Id       input coordinate of rotor reference frame d
+   * @param[in]  Iq       input coordinate of rotor reference frame q
+   * @param[out] pIalpha  points to output two-phase orthogonal vector axis alpha
+   * @param[out] pIbeta   points to output two-phase orthogonal vector axis beta
+   * @param[in]  sinVal   sine value of rotation angle theta
+   * @param[in]  cosVal   cosine value of rotation angle theta
+   *
+   * <b>Scaling and Overflow Behavior:</b>
+   * \par
+   * The function is implemented using an internal 32-bit accumulator.
+   * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format.
+   * There is saturation on the addition, hence there is no risk of overflow.
+   */
+  static __INLINE void arm_inv_park_q31(
+  q31_t Id,
+  q31_t Iq,
+  q31_t * pIalpha,
+  q31_t * pIbeta,
+  q31_t sinVal,
+  q31_t cosVal)
+  {
+    q31_t product1, product2;                    /* Temporary variables used to store intermediate results */
+    q31_t product3, product4;                    /* Temporary variables used to store intermediate results */
+
+    /* Intermediate product is calculated by (Id * cosVal) */
+    product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31);
+
+    /* Intermediate product is calculated by (Iq * sinVal) */
+    product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31);
+
+
+    /* Intermediate product is calculated by (Id * sinVal) */
+    product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31);
+
+    /* Intermediate product is calculated by (Iq * cosVal) */
+    product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31);
+
+    /* Calculate pIalpha by using the two intermediate products 1 and 2 */
+    *pIalpha = __QSUB(product1, product2);
+
+    /* Calculate pIbeta by using the two intermediate products 3 and 4 */
+    *pIbeta = __QADD(product4, product3);
+  }
+
+  /**
+   * @} end of Inverse park group
+   */
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_float(
+  q31_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+  /**
+   * @ingroup groupInterpolation
+   */
+
+  /**
+   * @defgroup LinearInterpolate Linear Interpolation
+   *
+   * Linear interpolation is a method of curve fitting using linear polynomials.
+   * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line
+   *
+   * \par
+   * \image html LinearInterp.gif "Linear interpolation"
+   *
+   * \par
+   * A  Linear Interpolate function calculates an output value(y), for the input(x)
+   * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values)
+   *
+   * \par Algorithm:
+   * <pre>
+   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   * </pre>
+   *
+   * \par
+   * This set of functions implements Linear interpolation process
+   * for Q7, Q15, Q31, and floating-point data types.  The functions operate on a single
+   * sample of data and each call to the function returns a single processed value.
+   * <code>S</code> points to an instance of the Linear Interpolate function data structure.
+   * <code>x</code> is the input sample value. The functions returns the output value.
+   *
+   * \par
+   * if x is outside of the table boundary, Linear interpolation returns first value of the table
+   * if x is below input range and returns last value of table if x is above range.
+   */
+
+  /**
+   * @addtogroup LinearInterpolate
+   * @{
+   */
+
+  /**
+   * @brief  Process function for the floating-point Linear Interpolation Function.
+   * @param[in,out] S  is an instance of the floating-point Linear Interpolation structure
+   * @param[in]     x  input sample to process
+   * @return y processed output sample.
+   *
+   */
+  static __INLINE float32_t arm_linear_interp_f32(
+  arm_linear_interp_instance_f32 * S,
+  float32_t x)
+  {
+    float32_t y;
+    float32_t x0, x1;                            /* Nearest input values */
+    float32_t y0, y1;                            /* Nearest output values */
+    float32_t xSpacing = S->xSpacing;            /* spacing between input values */
+    int32_t i;                                   /* Index variable */
+    float32_t *pYData = S->pYData;               /* pointer to output table */
+
+    /* Calculation of index */
+    i = (int32_t) ((x - S->x1) / xSpacing);
+
+    if (i < 0)
+    {
+      /* Iniatilize output for below specified range as least output value of table */
+      y = pYData[0];
+    }
+    else if ((uint32_t)i >= S->nValues)
+    {
+      /* Iniatilize output for above specified range as last output value of table */
+      y = pYData[S->nValues - 1];
+    }
+    else
+    {
+      /* Calculation of nearest input values */
+      x0 = S->x1 +  i      * xSpacing;
+      x1 = S->x1 + (i + 1) * xSpacing;
+
+      /* Read of nearest output values */
+      y0 = pYData[i];
+      y1 = pYData[i + 1];
+
+      /* Calculation of output */
+      y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0));
+
+    }
+
+    /* returns output value */
+    return (y);
+  }
+
+
+   /**
+   *
+   * @brief  Process function for the Q31 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q31 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   *
+   */
+  static __INLINE q31_t arm_linear_interp_q31(
+  q31_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q31_t y;                                     /* output */
+    q31_t y0, y1;                                /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    int32_t index;                               /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    index = ((x & (q31_t)0xFFF00000) >> 20);
+
+    if (index >= (int32_t)(nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else if (index < 0)
+    {
+      return (pYData[0]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* shift left by 11 to keep fract in 1.31 format */
+      fract = (x & 0x000FFFFF) << 11;
+
+      /* Read two nearest output values from the index in 1.31(q31) format */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract) and y is in 2.30 format */
+      y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32));
+
+      /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */
+      y += ((q31_t) (((q63_t) y1 * fract) >> 32));
+
+      /* Convert y to 1.31 format */
+      return (y << 1u);
+    }
+  }
+
+
+  /**
+   *
+   * @brief  Process function for the Q15 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q15 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   *
+   */
+  static __INLINE q15_t arm_linear_interp_q15(
+  q15_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q63_t y;                                     /* output */
+    q15_t y0, y1;                                /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    int32_t index;                               /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    index = ((x & (int32_t)0xFFF00000) >> 20);
+
+    if (index >= (int32_t)(nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else if (index < 0)
+    {
+      return (pYData[0]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* fract is in 12.20 format */
+      fract = (x & 0x000FFFFF);
+
+      /* Read two nearest output values from the index */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract) and y is in 13.35 format */
+      y = ((q63_t) y0 * (0xFFFFF - fract));
+
+      /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */
+      y += ((q63_t) y1 * (fract));
+
+      /* convert y to 1.15 format */
+      return (q15_t) (y >> 20);
+    }
+  }
+
+
+  /**
+   *
+   * @brief  Process function for the Q7 Linear Interpolation Function.
+   * @param[in] pYData   pointer to Q7 Linear Interpolation table
+   * @param[in] x        input sample to process
+   * @param[in] nValues  number of table values
+   * @return y processed output sample.
+   *
+   * \par
+   * Input sample <code>x</code> is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part.
+   * This function can support maximum of table size 2^12.
+   */
+  static __INLINE q7_t arm_linear_interp_q7(
+  q7_t * pYData,
+  q31_t x,
+  uint32_t nValues)
+  {
+    q31_t y;                                     /* output */
+    q7_t y0, y1;                                 /* Nearest output values */
+    q31_t fract;                                 /* fractional part */
+    uint32_t index;                              /* Index to read nearest output values */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    if (x < 0)
+    {
+      return (pYData[0]);
+    }
+    index = (x >> 20) & 0xfff;
+
+    if (index >= (nValues - 1))
+    {
+      return (pYData[nValues - 1]);
+    }
+    else
+    {
+      /* 20 bits for the fractional part */
+      /* fract is in 12.20 format */
+      fract = (x & 0x000FFFFF);
+
+      /* Read two nearest output values from the index and are in 1.7(q7) format */
+      y0 = pYData[index];
+      y1 = pYData[index + 1];
+
+      /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */
+      y = ((y0 * (0xFFFFF - fract)));
+
+      /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */
+      y += (y1 * fract);
+
+      /* convert y to 1.7(q7) format */
+      return (q7_t) (y >> 20);
+     }
+  }
+
+  /**
+   * @} end of LinearInterpolate group
+   */
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for floating-point data.
+   * @param[in] x  input value in radians.
+   * @return  sin(x).
+   */
+  float32_t arm_sin_f32(
+  float32_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for Q31 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  sin(x).
+   */
+  q31_t arm_sin_q31(
+  q31_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric sine function for Q15 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  sin(x).
+   */
+  q15_t arm_sin_q15(
+  q15_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric cosine function for floating-point data.
+   * @param[in] x  input value in radians.
+   * @return  cos(x).
+   */
+  float32_t arm_cos_f32(
+  float32_t x);
+
+
+  /**
+   * @brief Fast approximation to the trigonometric cosine function for Q31 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  cos(x).
+   */
+  q31_t arm_cos_q31(
+  q31_t x);
+
+
+  /**
+   * @brief  Fast approximation to the trigonometric cosine function for Q15 data.
+   * @param[in] x  Scaled input value in radians.
+   * @return  cos(x).
+   */
+  q15_t arm_cos_q15(
+  q15_t x);
+
+
+  /**
+   * @ingroup groupFastMath
+   */
+
+
+  /**
+   * @defgroup SQRT Square Root
+   *
+   * Computes the square root of a number.
+   * There are separate functions for Q15, Q31, and floating-point data types.
+   * The square root function is computed using the Newton-Raphson algorithm.
+   * This is an iterative algorithm of the form:
+   * <pre>
+   *      x1 = x0 - f(x0)/f'(x0)
+   * </pre>
+   * where <code>x1</code> is the current estimate,
+   * <code>x0</code> is the previous estimate, and
+   * <code>f'(x0)</code> is the derivative of <code>f()</code> evaluated at <code>x0</code>.
+   * For the square root function, the algorithm reduces to:
+   * <pre>
+   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   * </pre>
+   */
+
+
+  /**
+   * @addtogroup SQRT
+   * @{
+   */
+
+  /**
+   * @brief  Floating-point square root function.
+   * @param[in]  in    input value.
+   * @param[out] pOut  square root of input value.
+   * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if
+   * <code>in</code> is negative value and returns zero output for negative values.
+   */
+  static __INLINE arm_status arm_sqrt_f32(
+  float32_t in,
+  float32_t * pOut)
+  {
+    if (in >= 0.0f)
+    {
+
+#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
+      *pOut = __sqrtf(in);
+#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
+      *pOut = __builtin_sqrtf(in);
+#elif (__FPU_USED == 1) && defined(__GNUC__)
+      *pOut = __builtin_sqrtf(in);
+#elif (__FPU_USED == 1) && defined ( __ICCARM__ ) && (__VER__ >= 6040000)
+      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
+#else
+      *pOut = sqrtf(in);
+#endif
+
+      return (ARM_MATH_SUCCESS);
+    }
+    else
+    {
+      *pOut = 0.0f;
+      return (ARM_MATH_ARGUMENT_ERROR);
+    }
+  }
+
+
+  /**
+   * @brief Q31 square root function.
+   * @param[in]  in    input value.  The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF.
+   * @param[out] pOut  square root of input value.
+   * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if
+   * <code>in</code> is negative value and returns zero output for negative values.
+   */
+  arm_status arm_sqrt_q31(
+  q31_t in,
+  q31_t * pOut);
+
+
+  /**
+   * @brief  Q15 square root function.
+   * @param[in]  in    input value.  The range of the input value is [0 +1) or 0x0000 to 0x7FFF.
+   * @param[out] pOut  square root of input value.
+   * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if
+   * <code>in</code> is negative value and returns zero output for negative values.
+   */
+  arm_status arm_sqrt_q15(
+  q15_t in,
+  q15_t * pOut);
+
+  /**
+   * @} end of SQRT group
+   */
+
+
+  /**
+   * @brief floating-point Circular write function.
+   */
+  static __INLINE void arm_circularWrite_f32(
+  int32_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const int32_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0u;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+
+  /**
+   * @brief floating-point Circular Read function.
+   */
+  static __INLINE void arm_circularRead_f32(
+  int32_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  int32_t * dst,
+  int32_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0u;
+    int32_t rOffset, dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+    dst_end = (int32_t) (dst_base + dst_length);
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == (int32_t *) dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update rOffset.  Watch out for positive and negative value  */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief Q15 Circular write function.
+   */
+  static __INLINE void arm_circularWrite_q15(
+  q15_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const q15_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0u;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+  /**
+   * @brief Q15 Circular Read function.
+   */
+  static __INLINE void arm_circularRead_q15(
+  q15_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  q15_t * dst,
+  q15_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0;
+    int32_t rOffset, dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+
+    dst_end = (int32_t) (dst_base + dst_length);
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == (q15_t *) dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief Q7 Circular write function.
+   */
+  static __INLINE void arm_circularWrite_q7(
+  q7_t * circBuffer,
+  int32_t L,
+  uint16_t * writeOffset,
+  int32_t bufferInc,
+  const q7_t * src,
+  int32_t srcInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0u;
+    int32_t wOffset;
+
+    /* Copy the value of Index pointer that points
+     * to the current location where the input samples to be copied */
+    wOffset = *writeOffset;
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the input sample to the circular buffer */
+      circBuffer[wOffset] = *src;
+
+      /* Update the input pointer */
+      src += srcInc;
+
+      /* Circularly update wOffset.  Watch out for positive and negative value */
+      wOffset += bufferInc;
+      if (wOffset >= L)
+        wOffset -= L;
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *writeOffset = (uint16_t)wOffset;
+  }
+
+
+  /**
+   * @brief Q7 Circular Read function.
+   */
+  static __INLINE void arm_circularRead_q7(
+  q7_t * circBuffer,
+  int32_t L,
+  int32_t * readOffset,
+  int32_t bufferInc,
+  q7_t * dst,
+  q7_t * dst_base,
+  int32_t dst_length,
+  int32_t dstInc,
+  uint32_t blockSize)
+  {
+    uint32_t i = 0;
+    int32_t rOffset, dst_end;
+
+    /* Copy the value of Index pointer that points
+     * to the current location from where the input samples to be read */
+    rOffset = *readOffset;
+
+    dst_end = (int32_t) (dst_base + dst_length);
+
+    /* Loop over the blockSize */
+    i = blockSize;
+
+    while (i > 0u)
+    {
+      /* copy the sample from the circular buffer to the destination buffer */
+      *dst = circBuffer[rOffset];
+
+      /* Update the input pointer */
+      dst += dstInc;
+
+      if (dst == (q7_t *) dst_end)
+      {
+        dst = dst_base;
+      }
+
+      /* Circularly update rOffset.  Watch out for positive and negative value */
+      rOffset += bufferInc;
+
+      if (rOffset >= L)
+      {
+        rOffset -= L;
+      }
+
+      /* Decrement the loop counter */
+      i--;
+    }
+
+    /* Update the index pointer */
+    *readOffset = rOffset;
+  }
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q63_t * pResult);
+
+
+  /**
+   * @brief  Sum of the squares of the elements of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_power_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+
+  /**
+   * @brief  Mean value of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_mean_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+
+  /**
+   * @brief  Variance of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_var_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+
+  /**
+   * @brief  Root Mean Square of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_rms_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult);
+
+
+  /**
+   * @brief  Standard deviation of the elements of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output value.
+   */
+  void arm_std_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult);
+
+
+  /**
+   * @brief  Floating-point complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_f32(
+  float32_t * pSrc,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_q31(
+  q31_t * pSrc,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex magnitude
+   * @param[in]  pSrc        points to the complex input vector
+   * @param[out] pDst        points to the real output vector
+   * @param[in]  numSamples  number of complex samples in the input vector
+   */
+  void arm_cmplx_mag_q15(
+  q15_t * pSrc,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q15 complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  uint32_t numSamples,
+  q31_t * realResult,
+  q31_t * imagResult);
+
+
+  /**
+   * @brief  Q31 complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  uint32_t numSamples,
+  q63_t * realResult,
+  q63_t * imagResult);
+
+
+  /**
+   * @brief  Floating-point complex dot product
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   * @param[out] realResult  real part of the result returned here
+   * @param[out] imagResult  imaginary part of the result returned here
+   */
+  void arm_cmplx_dot_prod_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  uint32_t numSamples,
+  float32_t * realResult,
+  float32_t * imagResult);
+
+
+  /**
+   * @brief  Q15 complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_q15(
+  q15_t * pSrcCmplx,
+  q15_t * pSrcReal,
+  q15_t * pCmplxDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_q31(
+  q31_t * pSrcCmplx,
+  q31_t * pSrcReal,
+  q31_t * pCmplxDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex-by-real multiplication
+   * @param[in]  pSrcCmplx   points to the complex input vector
+   * @param[in]  pSrcReal    points to the real input vector
+   * @param[out] pCmplxDst   points to the complex output vector
+   * @param[in]  numSamples  number of samples in each vector
+   */
+  void arm_cmplx_mult_real_f32(
+  float32_t * pSrcCmplx,
+  float32_t * pSrcReal,
+  float32_t * pCmplxDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Minimum value of a Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] result     is output pointer
+   * @param[in]  index      is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * result,
+  uint32_t * index);
+
+
+  /**
+   * @brief  Minimum value of a Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[in]  pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex);
+
+
+  /**
+   * @brief  Minimum value of a Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[out] pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex);
+
+
+  /**
+   * @brief  Minimum value of a floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[in]  blockSize  is the number of samples to process
+   * @param[out] pResult    is output pointer
+   * @param[out] pIndex     is the array index of the minimum value in the input buffer.
+   */
+  void arm_min_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q7 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q7(
+  q7_t * pSrc,
+  uint32_t blockSize,
+  q7_t * pResult,
+  uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q15 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q15(
+  q15_t * pSrc,
+  uint32_t blockSize,
+  q15_t * pResult,
+  uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a Q31 vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_q31(
+  q31_t * pSrc,
+  uint32_t blockSize,
+  q31_t * pResult,
+  uint32_t * pIndex);
+
+
+/**
+ * @brief Maximum value of a floating-point vector.
+ * @param[in]  pSrc       points to the input buffer
+ * @param[in]  blockSize  length of the input vector
+ * @param[out] pResult    maximum value returned here
+ * @param[out] pIndex     index of maximum value returned here
+ */
+  void arm_max_f32(
+  float32_t * pSrc,
+  uint32_t blockSize,
+  float32_t * pResult,
+  uint32_t * pIndex);
+
+
+  /**
+   * @brief  Q15 complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_q15(
+  q15_t * pSrcA,
+  q15_t * pSrcB,
+  q15_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Q31 complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_q31(
+  q31_t * pSrcA,
+  q31_t * pSrcB,
+  q31_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief  Floating-point complex-by-complex multiplication
+   * @param[in]  pSrcA       points to the first input vector
+   * @param[in]  pSrcB       points to the second input vector
+   * @param[out] pDst        points to the output vector
+   * @param[in]  numSamples  number of complex samples in each vector
+   */
+  void arm_cmplx_mult_cmplx_f32(
+  float32_t * pSrcA,
+  float32_t * pSrcB,
+  float32_t * pDst,
+  uint32_t numSamples);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q31 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q31 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q31(
+  float32_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q15 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q15 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q15(
+  float32_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief Converts the elements of the floating-point vector to Q7 vector.
+   * @param[in]  pSrc       points to the floating-point input vector
+   * @param[out] pDst       points to the Q7 output vector
+   * @param[in]  blockSize  length of the input vector
+   */
+  void arm_float_to_q7(
+  float32_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to Q15 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_q15(
+  q31_t * pSrc,
+  q15_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q31 vector to Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q31_to_q7(
+  q31_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to floating-point vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_float(
+  q15_t * pSrc,
+  float32_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to Q31 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_q31(
+  q15_t * pSrc,
+  q31_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @brief  Converts the elements of the Q15 vector to Q7 vector.
+   * @param[in]  pSrc       is input pointer
+   * @param[out] pDst       is output pointer
+   * @param[in]  blockSize  is the number of samples to process
+   */
+  void arm_q15_to_q7(
+  q15_t * pSrc,
+  q7_t * pDst,
+  uint32_t blockSize);
+
+
+  /**
+   * @ingroup groupInterpolation
+   */
+
+  /**
+   * @defgroup BilinearInterpolate Bilinear Interpolation
+   *
+   * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid.
+   * The underlying function <code>f(x, y)</code> is sampled on a regular grid and the interpolation process
+   * determines values between the grid points.
+   * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension.
+   * Bilinear interpolation is often used in image processing to rescale images.
+   * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types.
+   *
+   * <b>Algorithm</b>
+   * \par
+   * The instance structure used by the bilinear interpolation functions describes a two dimensional data table.
+   * For floating-point, the instance structure is defined as:
+   * <pre>
+   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   * </pre>
+   *
+   * \par
+   * where <code>numRows</code> specifies the number of rows in the table;
+   * <code>numCols</code> specifies the number of columns in the table;
+   * and <code>pData</code> points to an array of size <code>numRows*numCols</code> values.
+   * The data table <code>pTable</code> is organized in row order and the supplied data values fall on integer indexes.
+   * That is, table element (x,y) is located at <code>pTable[x + y*numCols]</code> where x and y are integers.
+   *
+   * \par
+   * Let <code>(x, y)</code> specify the desired interpolation point.  Then define:
+   * <pre>
+   *     XF = floor(x)
+   *     YF = floor(y)
+   * </pre>
+   * \par
+   * The interpolated output point is computed as:
+   * <pre>
+   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF + 1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF + 1) * (1-(x-XF))*(y-YF)
+   *           + f(XF + 1, YF + 1) * (x-XF)*(y-YF)
+   * </pre>
+   * Note that the coordinates (x, y) contain integer and fractional components.
+   * The integer components specify which portion of the table to use while the
+   * fractional components control the interpolation processor.
+   *
+   * \par
+   * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output.
+   */
+
+  /**
+   * @addtogroup BilinearInterpolate
+   * @{
+   */
+
+
+  /**
+  *
+  * @brief  Floating-point bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate.
+  * @param[in]     Y  interpolation coordinate.
+  * @return out interpolated value.
+  */
+  static __INLINE float32_t arm_bilinear_interp_f32(
+  const arm_bilinear_interp_instance_f32 * S,
+  float32_t X,
+  float32_t Y)
+  {
+    float32_t out;
+    float32_t f00, f01, f10, f11;
+    float32_t *pData = S->pData;
+    int32_t xIndex, yIndex, index;
+    float32_t xdiff, ydiff;
+    float32_t b1, b2, b3, b4;
+
+    xIndex = (int32_t) X;
+    yIndex = (int32_t) Y;
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* Calculation of index for two nearest points in X-direction */
+    index = (xIndex - 1) + (yIndex - 1) * S->numCols;
+
+
+    /* Read two nearest points in X-direction */
+    f00 = pData[index];
+    f01 = pData[index + 1];
+
+    /* Calculation of index for two nearest points in Y-direction */
+    index = (xIndex - 1) + (yIndex) * S->numCols;
+
+
+    /* Read two nearest points in Y-direction */
+    f10 = pData[index];
+    f11 = pData[index + 1];
+
+    /* Calculation of intermediate values */
+    b1 = f00;
+    b2 = f01 - f00;
+    b3 = f10 - f00;
+    b4 = f00 - f01 - f10 + f11;
+
+    /* Calculation of fractional part in X */
+    xdiff = X - xIndex;
+
+    /* Calculation of fractional part in Y */
+    ydiff = Y - yIndex;
+
+    /* Calculation of bi-linear interpolated output */
+    out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff;
+
+    /* return to application */
+    return (out);
+  }
+
+
+  /**
+  *
+  * @brief  Q31 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  static __INLINE q31_t arm_bilinear_interp_q31(
+  arm_bilinear_interp_instance_q31 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q31_t out;                                   /* Temporary output */
+    q31_t acc = 0;                               /* output */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    q31_t x1, x2, y1, y2;                        /* Nearest output values */
+    int32_t rI, cI;                              /* Row and column indices */
+    q31_t *pYData = S->pData;                    /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* shift left xfract by 11 to keep 1.31 format */
+    xfract = (X & 0x000FFFFF) << 11u;
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[(rI) + (int32_t)nCols * (cI)    ];
+    x2 = pYData[(rI) + (int32_t)nCols * (cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* shift left yfract by 11 to keep 1.31 format */
+    yfract = (Y & 0x000FFFFF) << 11u;
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[(rI) + (int32_t)nCols * (cI + 1)    ];
+    y2 = pYData[(rI) + (int32_t)nCols * (cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */
+    out = ((q31_t) (((q63_t) x1  * (0x7FFFFFFF - xfract)) >> 32));
+    acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32));
+
+    /* x2 * (xfract) * (1-yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (xfract) >> 32));
+
+    /* y1 * (1 - xfract) * (yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));
+
+    /* y2 * (xfract) * (yfract)  in 3.29(q29) and adding to acc */
+    out = ((q31_t) ((q63_t) y2 * (xfract) >> 32));
+    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));
+
+    /* Convert acc to 1.31(q31) format */
+    return ((q31_t)(acc << 2));
+  }
+
+
+  /**
+  * @brief  Q15 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  static __INLINE q15_t arm_bilinear_interp_q15(
+  arm_bilinear_interp_instance_q15 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q63_t acc = 0;                               /* output */
+    q31_t out;                                   /* Temporary output */
+    q15_t x1, x2, y1, y2;                        /* Nearest output values */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    int32_t rI, cI;                              /* Row and column indices */
+    q15_t *pYData = S->pData;                    /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* xfract should be in 12.20 format */
+    xfract = (X & 0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI)    ];
+    x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* yfract should be in 12.20 format */
+    yfract = (Y & 0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1)    ];
+    y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */
+
+    /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */
+    /* convert 13.35 to 13.31 by right shifting  and out is in 1.31 */
+    out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u);
+    acc = ((q63_t) out * (0xFFFFF - yfract));
+
+    /* x2 * (xfract) * (1-yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u);
+    acc += ((q63_t) out * (xfract));
+
+    /* y1 * (1 - xfract) * (yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u);
+    acc += ((q63_t) out * (yfract));
+
+    /* y2 * (xfract) * (yfract)  in 1.51 and adding to acc */
+    out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u);
+    acc += ((q63_t) out * (yfract));
+
+    /* acc is in 13.51 format and down shift acc by 36 times */
+    /* Convert out to 1.15 format */
+    return ((q15_t)(acc >> 36));
+  }
+
+
+  /**
+  * @brief  Q7 bilinear interpolation.
+  * @param[in,out] S  points to an instance of the interpolation structure.
+  * @param[in]     X  interpolation coordinate in 12.20 format.
+  * @param[in]     Y  interpolation coordinate in 12.20 format.
+  * @return out interpolated value.
+  */
+  static __INLINE q7_t arm_bilinear_interp_q7(
+  arm_bilinear_interp_instance_q7 * S,
+  q31_t X,
+  q31_t Y)
+  {
+    q63_t acc = 0;                               /* output */
+    q31_t out;                                   /* Temporary output */
+    q31_t xfract, yfract;                        /* X, Y fractional parts */
+    q7_t x1, x2, y1, y2;                         /* Nearest output values */
+    int32_t rI, cI;                              /* Row and column indices */
+    q7_t *pYData = S->pData;                     /* pointer to output table values */
+    uint32_t nCols = S->numCols;                 /* num of rows */
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    rI = ((X & (q31_t)0xFFF00000) >> 20);
+
+    /* Input is in 12.20 format */
+    /* 12 bits for the table index */
+    /* Index value calculation */
+    cI = ((Y & (q31_t)0xFFF00000) >> 20);
+
+    /* Care taken for table outside boundary */
+    /* Returns zero output when values are outside table boundary */
+    if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
+    {
+      return (0);
+    }
+
+    /* 20 bits for the fractional part */
+    /* xfract should be in 12.20 format */
+    xfract = (X & (q31_t)0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI)    ];
+    x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1];
+
+    /* 20 bits for the fractional part */
+    /* yfract should be in 12.20 format */
+    yfract = (Y & (q31_t)0x000FFFFF);
+
+    /* Read two nearest output values from the index */
+    y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1)    ];
+    y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1];
+
+    /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */
+    out = ((x1 * (0xFFFFF - xfract)));
+    acc = (((q63_t) out * (0xFFFFF - yfract)));
+
+    /* x2 * (xfract) * (1-yfract)  in 2.22 and adding to acc */
+    out = ((x2 * (0xFFFFF - yfract)));
+    acc += (((q63_t) out * (xfract)));
+
+    /* y1 * (1 - xfract) * (yfract)  in 2.22 and adding to acc */
+    out = ((y1 * (0xFFFFF - xfract)));
+    acc += (((q63_t) out * (yfract)));
+
+    /* y2 * (xfract) * (yfract)  in 2.22 and adding to acc */
+    out = ((y2 * (yfract)));
+    acc += (((q63_t) out * (xfract)));
+
+    /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */
+    return ((q7_t)(acc >> 40));
+  }
+
+  /**
+   * @} end of BilinearInterpolate group
+   */
+
+
+/* SMMLAR */
+#define multAcc_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32)
+
+/* SMMLSR */
+#define multSub_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32)
+
+/* SMMULR */
+#define mult_32x32_keep32_R(a, x, y) \
+    a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32)
+
+/* SMMLA */
+#define multAcc_32x32_keep32(a, x, y) \
+    a += (q31_t) (((q63_t) x * y) >> 32)
+
+/* SMMLS */
+#define multSub_32x32_keep32(a, x, y) \
+    a -= (q31_t) (((q63_t) x * y) >> 32)
+
+/* SMMUL */
+#define mult_32x32_keep32(a, x, y) \
+    a = (q31_t) (((q63_t) x * y ) >> 32)
+
+
+#if defined ( __CC_ARM )
+  /* Enter low optimization region - place directly above function definition */
+  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+    #define LOW_OPTIMIZATION_ENTER \
+       _Pragma ("push")         \
+       _Pragma ("O1")
+  #else
+    #define LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+    #define LOW_OPTIMIZATION_EXIT \
+       _Pragma ("pop")
+  #else
+    #define LOW_OPTIMIZATION_EXIT
+  #endif
+
+  /* Enter low optimization region - place directly above function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined(__GNUC__)
+  #define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") ))
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined(__ICCARM__)
+  /* Enter low optimization region - place directly above function definition */
+  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+    #define LOW_OPTIMIZATION_ENTER \
+       _Pragma ("optimize=low")
+  #else
+    #define LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define LOW_OPTIMIZATION_EXIT
+
+  /* Enter low optimization region - place directly above function definition */
+  #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7)
+    #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \
+       _Pragma ("optimize=low")
+  #else
+    #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #endif
+
+  /* Exit low optimization region - place directly after end of function definition */
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined(__CSMC__)
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#elif defined(__TASKING__)
+  #define LOW_OPTIMIZATION_ENTER
+  #define LOW_OPTIMIZATION_EXIT
+  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER
+  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
+
+#endif
+
+
+#ifdef   __cplusplus
+}
+#endif
+
+
+#if defined ( __GNUC__ )
+#pragma GCC diagnostic pop
+#endif
+
+#endif /* _ARM_MATH_H */
+
+/**
+ *
+ * End of file.
+ */
diff --git a/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc.h b/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc.h
new file mode 100644
index 0000000000..74c49c67de
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc.h
@@ -0,0 +1,734 @@
+/**************************************************************************//**
+ * @file     cmsis_armcc.h
+ * @brief    CMSIS Cortex-M Core Function/Instruction Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#ifndef __CMSIS_ARMCC_H
+#define __CMSIS_ARMCC_H
+
+
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
+  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
+#endif
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/* intrinsic void __enable_irq();     */
+/* intrinsic void __disable_irq();    */
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  register uint32_t __regControl         __ASM("control");
+  return(__regControl);
+}
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  register uint32_t __regControl         __ASM("control");
+  __regControl = control;
+}
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  register uint32_t __regIPSR          __ASM("ipsr");
+  return(__regIPSR);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_INLINE uint32_t __get_APSR(void)
+{
+  register uint32_t __regAPSR          __ASM("apsr");
+  return(__regAPSR);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  register uint32_t __regXPSR          __ASM("xpsr");
+  return(__regXPSR);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  return(__regProcessStackPointer);
+}
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  __regProcessStackPointer = topOfProcStack;
+}
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  return(__regMainStackPointer);
+}
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  __regMainStackPointer = topOfMainStack;
+}
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  return(__regPriMask);
+}
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  __regPriMask = (priMask);
+}
+
+
+#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_INLINE uint32_t  __get_BASEPRI(void)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  return(__regBasePri);
+}
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  __regBasePri = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  register uint32_t __regBasePriMax      __ASM("basepri_max");
+  __regBasePriMax = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  return(__regFaultMask);
+}
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  __regFaultMask = (faultMask & (uint32_t)1);
+}
+
+#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
+
+
+#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  register uint32_t __regfpscr         __ASM("fpscr");
+  return(__regfpscr);
+#else
+   return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  register uint32_t __regfpscr         __ASM("fpscr");
+  __regfpscr = (fpscr);
+#endif
+}
+
+#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
+
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP                             __nop
+
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI                             __wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE                             __wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV                             __sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB() do {\
+                   __schedule_barrier();\
+                   __isb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB() do {\
+                   __schedule_barrier();\
+                   __dsb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB() do {\
+                   __schedule_barrier();\
+                   __dmb(0xF);\
+                   __schedule_barrier();\
+                } while (0U)
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in integer value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV                             __rev
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in two unsigned short values.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
+{
+  rev16 r0, r0
+  bx lr
+}
+#endif
+
+/**
+  \brief   Reverse byte order in signed short value
+  \details Reverses the byte order in a signed short value with sign extension to integer.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
+{
+  revsh r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    value  Value to rotate
+  \param [in]    value  Number of Bits to rotate
+  \return               Rotated value
+ */
+#define __ROR                             __ror
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __breakpoint(value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+  #define __RBIT                          __rbit
+#else
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ                             __clz
+
+
+#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
+#else
+  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
+#else
+  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
+#else
+  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX                           __clrex
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT                            __ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT                            __usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
+{
+  rrx r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRBT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRHT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRT(value, ptr)                __strt(value, ptr)
+
+#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
+
+#define __SADD8                           __sadd8
+#define __QADD8                           __qadd8
+#define __SHADD8                          __shadd8
+#define __UADD8                           __uadd8
+#define __UQADD8                          __uqadd8
+#define __UHADD8                          __uhadd8
+#define __SSUB8                           __ssub8
+#define __QSUB8                           __qsub8
+#define __SHSUB8                          __shsub8
+#define __USUB8                           __usub8
+#define __UQSUB8                          __uqsub8
+#define __UHSUB8                          __uhsub8
+#define __SADD16                          __sadd16
+#define __QADD16                          __qadd16
+#define __SHADD16                         __shadd16
+#define __UADD16                          __uadd16
+#define __UQADD16                         __uqadd16
+#define __UHADD16                         __uhadd16
+#define __SSUB16                          __ssub16
+#define __QSUB16                          __qsub16
+#define __SHSUB16                         __shsub16
+#define __USUB16                          __usub16
+#define __UQSUB16                         __uqsub16
+#define __UHSUB16                         __uhsub16
+#define __SASX                            __sasx
+#define __QASX                            __qasx
+#define __SHASX                           __shasx
+#define __UASX                            __uasx
+#define __UQASX                           __uqasx
+#define __UHASX                           __uhasx
+#define __SSAX                            __ssax
+#define __QSAX                            __qsax
+#define __SHSAX                           __shsax
+#define __USAX                            __usax
+#define __UQSAX                           __uqsax
+#define __UHSAX                           __uhsax
+#define __USAD8                           __usad8
+#define __USADA8                          __usada8
+#define __SSAT16                          __ssat16
+#define __USAT16                          __usat16
+#define __UXTB16                          __uxtb16
+#define __UXTAB16                         __uxtab16
+#define __SXTB16                          __sxtb16
+#define __SXTAB16                         __sxtab16
+#define __SMUAD                           __smuad
+#define __SMUADX                          __smuadx
+#define __SMLAD                           __smlad
+#define __SMLADX                          __smladx
+#define __SMLALD                          __smlald
+#define __SMLALDX                         __smlaldx
+#define __SMUSD                           __smusd
+#define __SMUSDX                          __smusdx
+#define __SMLSD                           __smlsd
+#define __SMLSDX                          __smlsdx
+#define __SMLSLD                          __smlsld
+#define __SMLSLDX                         __smlsldx
+#define __SEL                             __sel
+#define __QADD                            __qadd
+#define __QSUB                            __qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
+                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
+
+#endif /* (__CORTEX_M >= 0x04) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCC_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc_V6.h b/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc_V6.h
new file mode 100644
index 0000000000..cd13240ce3
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/cmsis_armcc_V6.h
@@ -0,0 +1,1800 @@
+/**************************************************************************//**
+ * @file     cmsis_armcc_V6.h
+ * @brief    CMSIS Cortex-M Core Function/Instruction Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#ifndef __CMSIS_ARMCC_V6_H
+#define __CMSIS_ARMCC_V6_H
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get IPSR Register (non-secure)
+  \details Returns the content of the non-secure IPSR Register when in secure state.
+  \return               IPSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_IPSR_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get APSR Register (non-secure)
+  \details Returns the content of the non-secure APSR Register when in secure state.
+  \return               APSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_APSR_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get xPSR Register (non-secure)
+  \details Returns the content of the non-secure xPSR Register when in secure state.
+  \return               xPSR Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_xPSR_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : "sp");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : "sp");
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : "sp");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : "sp");
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t value)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (value) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Base Priority with condition (non_secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state only if BASEPRI masking is disabled,
+	       or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_MAX_NS(uint32_t value)
+{
+  __ASM volatile ("MSR basepri_max_ns, %0" : : "r" (value) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+
+#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
+
+
+#if (__ARM_ARCH_8M__ == 1U)
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+
+  return(result);
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+}
+
+
+#if  (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M')     /* ToDo:  ARMCC_V6: check predefined macro for mainline */
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+}
+#endif
+
+#endif /* (__ARM_ARCH_8M__ == 1U) */
+
+
+#if ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=4 */
+
+/**
+  \brief   Get FPSCR
+  \details eturns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#define __get_FPSCR      __builtin_arm_get_fpscr
+#if 0
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  uint32_t result;
+
+  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  __ASM volatile ("");
+  return(result);
+#else
+   return(0);
+#endif
+}
+#endif
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get FPSCR (non-secure)
+  \details Returns the current value of the non-secure Floating Point Status/Control register when in secure state.
+  \return               Floating Point Status/Control register value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FPSCR_NS(void)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  uint32_t result;
+
+  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("VMRS %0, fpscr_ns" : "=r" (result) );
+  __ASM volatile ("");
+  return(result);
+#else
+   return(0);
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#if 0
+__attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
+  __ASM volatile ("");
+#endif
+}
+#endif
+
+#if  (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set FPSCR (non-secure)
+  \details Assigns the given value to the non-secure Floating Point Status/Control register when in secure state.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FPSCR_NS(uint32_t fpscr)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  __ASM volatile ("");                                 /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("VMSR fpscr_ns, %0" : : "r" (fpscr) : "vfpcc");
+  __ASM volatile ("");
+#endif
+}
+#endif
+
+#endif /* ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
+
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF);
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF);
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF);
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in integer value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV          __builtin_bswap32
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in two unsigned short values.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16          __builtin_bswap16                           /* ToDo:  ARMCC_V6: check if __builtin_bswap16 could be used */
+#if 0
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Reverse byte order in signed short value
+  \details Reverses the byte order in a signed short value with sign extension to integer.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+                                                          /* ToDo:  ARMCC_V6: check if __builtin_bswap16 could be used */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
+{
+  int32_t result;
+
+  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+            Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+    \param [in]    value  is ignored by the processor.
+                   If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+                                                          /* ToDo:  ARMCC_V6: check if __builtin_arm_rbit is supported */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
+   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return(result);
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ             __builtin_clz
+
+
+#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U))  /* ToDo:  ARMCC_V6: check if this is ok for cortex >=3 */
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+/*#define __SSAT             __builtin_arm_ssat*/
+#define __SSAT(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+#if 0
+#define __USAT(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+#endif
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */
+
+
+#if (__ARM_ARCH_8M__ == 1U)
+
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* (__ARM_ARCH_8M__ == 1U) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (__ARM_FEATURE_DSP == 1U)        /* ToDo:  ARMCC_V6: This should be ARCH >= ARMv7-M + SIMD */
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__((always_inline)) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#define __PKHBT(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1U) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCC_V6_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/cmsis_gcc.h b/bsp/nrf5x/libraries/cmsis/include/cmsis_gcc.h
new file mode 100644
index 0000000000..bb89fbba9e
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/cmsis_gcc.h
@@ -0,0 +1,1373 @@
+/**************************************************************************//**
+ * @file     cmsis_gcc.h
+ * @brief    CMSIS Cortex-M Core Function/Instruction Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#ifndef __CMSIS_GCC_H
+#define __CMSIS_GCC_H
+
+/* ignore some GCC warnings */
+#if defined ( __GNUC__ )
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+#endif
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
+  Can only be executed in Privileged modes.
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+}
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+
+    \return               xPSR Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
+}
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t result;
+
+  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+
+    \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
+}
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if       (__CORTEX_M >= 0x03U)
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
+           Can only be executed in Privileged modes.
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
+}
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+#endif /* (__CORTEX_M >= 0x03U) */
+
+
+#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  uint32_t result;
+
+  /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("");
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  __ASM volatile ("");
+  return(result);
+#else
+   return(0);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
+  /* Empty asm statement works as a scheduling barrier */
+  __ASM volatile ("");
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
+  __ASM volatile ("");
+#endif
+}
+
+#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
+
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
+{
+  __ASM volatile ("nop");
+}
+
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
+{
+  __ASM volatile ("wfi");
+}
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+    a low-power state until one of a number of events occurs.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
+{
+  __ASM volatile ("wfe");
+}
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
+{
+  __ASM volatile ("sev");
+}
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
+{
+  __ASM volatile ("isb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
+{
+  __ASM volatile ("dsb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
+{
+  __ASM volatile ("dmb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in integer value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
+  return __builtin_bswap32(value);
+#else
+  uint32_t result;
+
+  __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+#endif
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in two unsigned short values.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   Reverse byte order in signed short value
+  \details Reverses the byte order in a signed short value with sign extension to integer.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+  return (short)__builtin_bswap16(value);
+#else
+  int32_t result;
+
+  __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+#endif
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    value  Value to rotate
+  \param [in]    value  Number of Bits to rotate
+  \return               Rotated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return(result);
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ             __builtin_clz
+
+
+#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
+   return(result);
+}
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
+{
+  __ASM volatile ("clrex" ::: "memory");
+}
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*addr) : "r" (value) );
+}
+
+#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#define __PKHBT(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__CORTEX_M >= 0x04) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#if defined ( __GNUC__ )
+#pragma GCC diagnostic pop
+#endif
+
+#endif /* __CMSIS_GCC_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cm0.h b/bsp/nrf5x/libraries/cmsis/include/core_cm0.h
new file mode 100644
index 0000000000..b43ce5539f
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cm0.h
@@ -0,0 +1,798 @@
+/**************************************************************************//**
+ * @file     core_cm0.h
+ * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0_H_GENERIC
+#define __CORE_CM0_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M0
+  @{
+ */
+
+/*  CMSIS CM0 definitions */
+#define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
+#define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+
+#define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0_H_DEPENDANT
+#define __CORE_CM0_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0_REV
+    #define __CM0_REV               0x0000U
+    #warning "__CM0_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M0 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M0 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cm0plus.h b/bsp/nrf5x/libraries/cmsis/include/core_cm0plus.h
new file mode 100644
index 0000000000..89e2285ed7
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cm0plus.h
@@ -0,0 +1,914 @@
+/**************************************************************************//**
+ * @file     core_cm0plus.h
+ * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0PLUS_H_GENERIC
+#define __CORE_CM0PLUS_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex-M0+
+  @{
+ */
+
+/*  CMSIS CM0+ definitions */
+#define __CM0PLUS_CMSIS_VERSION_MAIN (0x04U)                                   /*!< [31:16] CMSIS HAL main version */
+#define __CM0PLUS_CMSIS_VERSION_SUB  (0x1EU)                                   /*!< [15:0]  CMSIS HAL sub version */
+#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
+                                       __CM0PLUS_CMSIS_VERSION_SUB           ) /*!< CMSIS HAL version number */
+
+#define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0PLUS_H_DEPENDANT
+#define __CORE_CM0PLUS_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0PLUS_REV
+    #define __CM0PLUS_REV             0x0000U
+    #warning "__CM0PLUS_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex-M0+ */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if (__VTOR_PRESENT == 1U)
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0+ header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M0+ Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cm3.h b/bsp/nrf5x/libraries/cmsis/include/core_cm3.h
new file mode 100644
index 0000000000..88f5e65fcf
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cm3.h
@@ -0,0 +1,1763 @@
+/**************************************************************************//**
+ * @file     core_cm3.h
+ * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM3_H_GENERIC
+#define __CORE_CM3_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M3
+  @{
+ */
+
+/*  CMSIS CM3 definitions */
+#define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
+#define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+
+#define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM3_H_DEPENDANT
+#define __CORE_CM3_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM3_REV
+    #define __CM3_REV               0x0200U
+    #warning "__CM3_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          4U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M3 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#if (__CM3_REV < 0x0201U)                   /* core r2p1 */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#else
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+#else
+        uint32_t RESERVED1[1U];
+#endif
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M3 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in NVIC and returns the active bit.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+ */
+__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cm4.h b/bsp/nrf5x/libraries/cmsis/include/core_cm4.h
new file mode 100644
index 0000000000..d02b11136d
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cm4.h
@@ -0,0 +1,1937 @@
+/**************************************************************************//**
+ * @file     core_cm4.h
+ * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM4_H_GENERIC
+#define __CORE_CM4_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M4
+  @{
+ */
+
+/*  CMSIS CM4 definitions */
+#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
+#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+
+#define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #if (__FPU_PRESENT == 1)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM4_H_DEPENDANT
+#define __CORE_CM4_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM4_REV
+    #define __CM4_REV               0x0000U
+    #warning "__CM4_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          4U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M4 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if (__FPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/*@} end of group CMSIS_FPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M4 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#if (__FPU_PRESENT == 1U)
+  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in NVIC and returns the active bit.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+ */
+__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cm7.h b/bsp/nrf5x/libraries/cmsis/include/core_cm7.h
new file mode 100644
index 0000000000..b1de1be499
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cm7.h
@@ -0,0 +1,2512 @@
+/**************************************************************************//**
+ * @file     core_cm7.h
+ * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM7_H_GENERIC
+#define __CORE_CM7_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M7
+  @{
+ */
+
+/*  CMSIS CM7 definitions */
+#define __CM7_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
+#define __CM7_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
+#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM7_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
+
+#define __CORTEX_M                (0x07U)                                      /*!< Cortex-M Core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #if (__FPU_PRESENT == 1)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM7_H_DEPENDANT
+#define __CORE_CM7_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM7_REV
+    #define __CM7_REV               0x0000U
+    #warning "__CM7_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DTCM_PRESENT
+    #define __DTCM_PRESENT            0U
+    #warning "__DTCM_PRESENT        not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M7 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED3[93U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 1 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+        uint32_t RESERVED7[6U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                      18U                                           /*!< SCB CCR: Branch prediction enable bit Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: Branch prediction enable bit Mask */
+
+#define SCB_CCR_IC_Pos                      17U                                           /*!< SCB CCR: Instruction cache enable bit Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: Instruction cache enable bit Mask */
+
+#define SCB_CCR_DC_Pos                      16U                                           /*!< SCB CCR: Cache enable bit Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: Cache enable bit Mask */
+
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: DISITMATBFLUSH Position */
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: DISRAMODE Position */
+#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: DISRAMODE Mask */
+
+#define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: FPEXCODIS Position */
+#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: FPEXCODIS Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED3[981U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if (__FPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+/*@} end of group CMSIS_FPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M4 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#if (__FPU_PRESENT == 1U)
+  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in NVIC and returns the active bit.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+ */
+__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = SCB->MVFR0;
+  if        ((mvfr0 & 0x00000FF0UL) == 0x220UL)
+  {
+    return 2UL;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & 0x00000FF0UL) == 0x020UL)
+  {
+    return 1UL;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0UL;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################  Cache functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_CacheFunctions Cache Functions
+  \brief    Functions that configure Instruction and Data cache.
+  @{
+ */
+
+/* Cache Size ID Register Macros */
+#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
+#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
+
+
+/**
+  \brief   Enable I-Cache
+  \details Turns on I-Cache
+  */
+__STATIC_INLINE void SCB_EnableICache (void)
+{
+  #if (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable I-Cache
+  \details Turns off I-Cache
+  */
+__STATIC_INLINE void SCB_DisableICache (void)
+{
+  #if (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate I-Cache
+  \details Invalidates I-Cache
+  */
+__STATIC_INLINE void SCB_InvalidateICache (void)
+{
+  #if (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Enable D-Cache
+  \details Turns on D-Cache
+  */
+__STATIC_INLINE void SCB_EnableDCache (void)
+{
+  #if (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways--);
+    } while (sets--);
+    __DSB();
+
+    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable D-Cache
+  \details Turns off D-Cache
+  */
+__STATIC_INLINE void SCB_DisableDCache (void)
+{
+  #if (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways--);
+    } while (sets--);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate D-Cache
+  \details Invalidates D-Cache
+  */
+__STATIC_INLINE void SCB_InvalidateDCache (void)
+{
+  #if (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways--);
+    } while (sets--);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean D-Cache
+  \details Cleans D-Cache
+  */
+__STATIC_INLINE void SCB_CleanDCache (void)
+{
+  #if (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
+                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways--);
+    } while (sets--);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean & Invalidate D-Cache
+  \details Cleans and Invalidates D-Cache
+  */
+__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
+{
+  #if (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways--);
+    } while (sets--);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Invalidate by address
+  \details Invalidates D-Cache for the given address
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if (__DCACHE_PRESENT == 1U)
+     int32_t op_size = dsize;
+    uint32_t op_addr = (uint32_t)addr;
+     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+
+    __DSB();
+
+    while (op_size > 0) {
+      SCB->DCIMVAC = op_addr;
+      op_addr += linesize;
+      op_size -= linesize;
+    }
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean by address
+  \details Cleans D-Cache for the given address
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if (__DCACHE_PRESENT == 1)
+     int32_t op_size = dsize;
+    uint32_t op_addr = (uint32_t) addr;
+     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+
+    __DSB();
+
+    while (op_size > 0) {
+      SCB->DCCMVAC = op_addr;
+      op_addr += linesize;
+      op_size -= linesize;
+    }
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean and Invalidate by address
+  \details Cleans and invalidates D_Cache for the given address
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if (__DCACHE_PRESENT == 1U)
+     int32_t op_size = dsize;
+    uint32_t op_addr = (uint32_t) addr;
+     int32_t linesize = 32U;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
+
+    __DSB();
+
+    while (op_size > 0) {
+      SCB->DCCIMVAC = op_addr;
+      op_addr += linesize;
+      op_size -= linesize;
+    }
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/*@} end of CMSIS_Core_CacheFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cmFunc.h b/bsp/nrf5x/libraries/cmsis/include/core_cmFunc.h
new file mode 100644
index 0000000000..979696f50a
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cmFunc.h
@@ -0,0 +1,86 @@
+/**************************************************************************//**
+ * @file     core_cmFunc.h
+ * @brief    CMSIS Cortex-M Core Function Access Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CMFUNC_H
+#define __CORE_CMFUNC_H
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+*/
+
+/*------------------ RealView Compiler -----------------*/
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+/*------------------ ARM Compiler V6 -------------------*/
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #include "cmsis_armcc_V6.h"
+
+/*------------------ GNU Compiler ----------------------*/
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+/*------------------ ICC Compiler ----------------------*/
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iar.h>
+
+/*------------------ TI CCS Compiler -------------------*/
+#elif defined ( __TMS470__ )
+  #include <cmsis_ccs.h>
+
+/*------------------ TASKING Compiler ------------------*/
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+/*------------------ COSMIC Compiler -------------------*/
+#elif defined ( __CSMC__ )
+  #include <cmsis_csm.h>
+
+#endif
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+#endif /* __CORE_CMFUNC_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cmInstr.h b/bsp/nrf5x/libraries/cmsis/include/core_cmInstr.h
new file mode 100644
index 0000000000..f474b0e6f3
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cmInstr.h
@@ -0,0 +1,87 @@
+/**************************************************************************//**
+ * @file     core_cmInstr.h
+ * @brief    CMSIS Cortex-M Core Instruction Access Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CMINSTR_H
+#define __CORE_CMINSTR_H
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/*------------------ RealView Compiler -----------------*/
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+/*------------------ ARM Compiler V6 -------------------*/
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #include "cmsis_armcc_V6.h"
+
+/*------------------ GNU Compiler ----------------------*/
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+/*------------------ ICC Compiler ----------------------*/
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iar.h>
+
+/*------------------ TI CCS Compiler -------------------*/
+#elif defined ( __TMS470__ )
+  #include <cmsis_ccs.h>
+
+/*------------------ TASKING Compiler ------------------*/
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+/*------------------ COSMIC Compiler -------------------*/
+#elif defined ( __CSMC__ )
+  #include <cmsis_csm.h>
+
+#endif
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+#endif /* __CORE_CMINSTR_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_cmSimd.h b/bsp/nrf5x/libraries/cmsis/include/core_cmSimd.h
new file mode 100644
index 0000000000..66bf5c2a72
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_cmSimd.h
@@ -0,0 +1,96 @@
+/**************************************************************************//**
+ * @file     core_cmSimd.h
+ * @brief    CMSIS Cortex-M SIMD Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CMSIMD_H
+#define __CORE_CMSIMD_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+/*------------------ RealView Compiler -----------------*/
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+/*------------------ ARM Compiler V6 -------------------*/
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #include "cmsis_armcc_V6.h"
+
+/*------------------ GNU Compiler ----------------------*/
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+/*------------------ ICC Compiler ----------------------*/
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iar.h>
+
+/*------------------ TI CCS Compiler -------------------*/
+#elif defined ( __TMS470__ )
+  #include <cmsis_ccs.h>
+
+/*------------------ TASKING Compiler ------------------*/
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+/*------------------ COSMIC Compiler -------------------*/
+#elif defined ( __CSMC__ )
+  #include <cmsis_csm.h>
+
+#endif
+
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CMSIMD_H */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_sc000.h b/bsp/nrf5x/libraries/cmsis/include/core_sc000.h
new file mode 100644
index 0000000000..44db659f84
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_sc000.h
@@ -0,0 +1,926 @@
+/**************************************************************************//**
+ * @file     core_sc000.h
+ * @brief    CMSIS SC000 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC000_H_GENERIC
+#define __CORE_SC000_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC000
+  @{
+ */
+
+/*  CMSIS SC000 definitions */
+#define __SC000_CMSIS_VERSION_MAIN  (0x04U)                                    /*!< [31:16] CMSIS HAL main version */
+#define __SC000_CMSIS_VERSION_SUB   (0x1EU)                                    /*!< [15:0]  CMSIS HAL sub version */
+#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC000_CMSIS_VERSION_SUB           )    /*!< CMSIS HAL version number */
+
+#define __CORTEX_SC                 (000U)                                     /*!< Cortex secure core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC000_H_DEPENDANT
+#define __CORE_SC000_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC000_REV
+    #define __SC000_REV             0x0000U
+    #warning "__SC000_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC000 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+        uint32_t RESERVED1[154U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the SC000 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of SC000 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/* Interrupt Priorities are WORD accessible only under ARMv6M                   */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/cmsis/include/core_sc300.h b/bsp/nrf5x/libraries/cmsis/include/core_sc300.h
new file mode 100644
index 0000000000..5b58f49ea5
--- /dev/null
+++ b/bsp/nrf5x/libraries/cmsis/include/core_sc300.h
@@ -0,0 +1,1745 @@
+/**************************************************************************//**
+ * @file     core_sc300.h
+ * @brief    CMSIS SC300 Core Peripheral Access Layer Header File
+ * @version  V4.30
+ * @date     20. October 2015
+ ******************************************************************************/
+/* Copyright (c) 2009 - 2015 ARM LIMITED
+
+   All rights reserved.
+   Redistribution and use in source and binary forms, with or without
+   modification, are permitted provided that the following conditions are met:
+   - Redistributions of source code must retain the above copyright
+     notice, this list of conditions and the following disclaimer.
+   - Redistributions in binary form must reproduce the above copyright
+     notice, this list of conditions and the following disclaimer in the
+     documentation and/or other materials provided with the distribution.
+   - Neither the name of ARM nor the names of its contributors may be used
+     to endorse or promote products derived from this software without
+     specific prior written permission.
+   *
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
+   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+   POSSIBILITY OF SUCH DAMAGE.
+   ---------------------------------------------------------------------------*/
+
+
+#if   defined ( __ICCARM__ )
+ #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC300_H_GENERIC
+#define __CORE_SC300_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC3000
+  @{
+ */
+
+/*  CMSIS SC300 definitions */
+#define __SC300_CMSIS_VERSION_MAIN  (0x04U)                                    /*!< [31:16] CMSIS HAL main version */
+#define __SC300_CMSIS_VERSION_SUB   (0x1EU)                                    /*!< [15:0]  CMSIS HAL sub version */
+#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC300_CMSIS_VERSION_SUB           )    /*!< CMSIS HAL version number */
+
+#define __CORTEX_SC                 (300U)                                     /*!< Cortex secure core */
+
+
+#if   defined ( __CC_ARM )
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
+  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
+  #define __STATIC_INLINE  static __inline
+
+#elif defined ( __GNUC__ )
+  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __ICCARM__ )
+  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TMS470__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __TASKING__ )
+  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
+  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
+  #define __STATIC_INLINE  static inline
+
+#elif defined ( __CSMC__ )
+  #define __packed
+  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
+  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
+  #define __STATIC_INLINE  static inline
+
+#else
+  #error Unknown compiler
+#endif
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_PCS_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TMS470__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "core_cmInstr.h"                /* Core Instruction Access */
+#include "core_cmFunc.h"                 /* Core Function Access */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC300_H_DEPENDANT
+#define __CORE_SC300_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC300_REV
+    #define __SC300_REV               0x0000U
+    #warning "__SC300_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          4U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC300 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED1[129U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+        uint32_t RESERVED1[1U];
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[29U];
+  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
+  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
+  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Integration Write Register Definitions */
+#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
+#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
+
+/* ITM Integration Read Register Definitions */
+#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
+#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
+
+/* ITM Integration Mode Control Register Definitions */
+#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
+#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
+#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
+#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Cortex-M3 Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable External Interrupt
+  \details Enables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Disable External Interrupt
+  \details Disables a device-specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of an external interrupt.
+  \param [in]      IRQn  Interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of an external interrupt.
+  \param [in]      IRQn  External interrupt number. Value cannot be negative.
+ */
+__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in NVIC and returns the active bit.
+  \param [in]      IRQn  Interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+ */
+__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
+{
+  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of an interrupt.
+  \note    The priority cannot be set for every core interrupt.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+ */
+__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) < 0)
+  {
+    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of an interrupt.
+           The interrupt number can be positive to specify an external (device specific) interrupt,
+           or negative to specify an internal (core) interrupt.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) < 0)
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__STATIC_INLINE void NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for (;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/bsp/nrf5x/libraries/drivers/SConscript b/bsp/nrf5x/libraries/drivers/SConscript
index c02a3ebfbe..1bd5bdb0a9 100644
--- a/bsp/nrf5x/libraries/drivers/SConscript
+++ b/bsp/nrf5x/libraries/drivers/SConscript
@@ -8,7 +8,7 @@ cwd = GetCurrentDir()
 src = Split("""
 """)
 
-if GetDepend(['RT_USING_SERIAL']):
+if GetDepend(['BSP_USING_UART']):
     src += ['drv_uart.c']
 
 # src += ['drv_common.c']
diff --git a/bsp/nrf5x/libraries/drivers/drv_uart.c b/bsp/nrf5x/libraries/drivers/drv_uart.c
index 49cd01997a..b310fa57a4 100644
--- a/bsp/nrf5x/libraries/drivers/drv_uart.c
+++ b/bsp/nrf5x/libraries/drivers/drv_uart.c
@@ -1,76 +1,49 @@
-#include "board.h"
+#include <rtdevice.h>
+#include <nrfx_uart.h>
 #include "drv_uart.h"
 
-#include "nrf_drv_common.h"
-#include "nrf_drv_uart.h"
-#include "app_util_platform.h"
-#include "nrf_gpio.h"
-
-#include <rtdevice.h>
-
 static struct rt_serial_device _serial0_0;
-#if USE_UART0_1
-static struct rt_serial_device _serial0_1;
-#endif
+static void uart_event_hander(nrfx_uart_event_t const *p_event,void *p_context);
 
 typedef struct
 {
     struct rt_serial_device *serial;
-    nrf_drv_uart_t uart;
+    nrfx_uart_t uart;
     uint32_t rx_pin;
     uint32_t tx_pin;
+    nrfx_uart_event_handler_t event_handler;
 } UART_CFG_T;
 
+
 UART_CFG_T uart0 = {
-    .uart = NRF_DRV_UART_INSTANCE(0),
+    .uart = NRFX_UART_INSTANCE(0),
 #ifdef RT_USING_CONSOLE
     .rx_pin = 8,
-    .tx_pin = 6
+    .tx_pin = 6,
+    .event_handler = uart_event_hander,
 #else
     .rx_pin = 19,
     .tx_pin = 20
 #endif
 };
-
-#if USE_UART0_1
-UART_CFG_T uart1 = {
-    .uart = NRF_DRV_UART_INSTANCE(0),
-    .rx_pin = 3,
-    .tx_pin = 4
-};
-#endif
-
 UART_CFG_T *working_cfg = RT_NULL;
 
-void UART0_IRQHandler(void)
+static void uart_event_hander(nrfx_uart_event_t const *p_event,void *p_context)
 {
-    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_ERROR)
-        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_ERROR))
-    {
-        nrf_uart_event_clear(NRF_UART0, NRF_UART_EVENT_ERROR);
-    }
-
-    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_RXDRDY)
-        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_RXDRDY))
+    
+    if (p_event->type == NRFX_UART_EVT_RX_DONE)
     {
         rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_RX_IND);
     }
-
-    if (nrf_uart_int_enable_check(NRF_UART0, NRF_UART_INT_MASK_TXDRDY)
-        && nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_TXDRDY))
+    if (p_event->type == NRFX_UART_EVT_TX_DONE)
     {
-        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_TX_DONE);
-    }
-
-    if (nrf_uart_event_check(NRF_UART0, NRF_UART_EVENT_RXTO))
-    {
-        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_RX_TIMEOUT);
+        
     }
 }
 
 static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configure *cfg)
 {
-    nrf_drv_uart_config_t config = NRF_DRV_UART_DEFAULT_CONFIG;
+    nrfx_uart_config_t config = NRFX_UART_DEFAULT_CONFIG(uart0.tx_pin,uart0.rx_pin);
     UART_CFG_T *instance = &uart0;
 
     RT_ASSERT(serial != RT_NULL);
@@ -81,7 +54,7 @@ static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configu
         instance = (UART_CFG_T*)serial->parent.user_data;
     }
 
-    nrf_uart_disable(instance->uart.reg.p_uart);
+    nrfx_uart_uninit(&(instance->uart));
 
     switch (cfg->baud_rate)
     {
@@ -100,42 +73,24 @@ static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configu
 
     if (cfg->parity == PARITY_NONE)
     {
-        config.parity = NRF_UART_PARITY_EXCLUDED;
+        config.hal_cfg.parity = NRF_UART_PARITY_EXCLUDED;
     }
     else
     {
-        config.parity = NRF_UART_PARITY_INCLUDED;
+        config.hal_cfg.parity = NRF_UART_PARITY_INCLUDED;
     }
 
-    config.hwfc = NRF_UART_HWFC_DISABLED;
-    config.interrupt_priority = APP_IRQ_PRIORITY_LOWEST;
-    config.pselcts = 0;
-    config.pselrts = 0;
+    config.hal_cfg.hwfc = NRF_UART_HWFC_DISABLED;
     config.pselrxd = instance->rx_pin;
     config.pseltxd = instance->tx_pin;
 
-    nrf_gpio_pin_set(config.pseltxd);
-    nrf_gpio_cfg_output(config.pseltxd);
-    nrf_gpio_pin_clear(config.pseltxd);
-    nrf_gpio_cfg_input(config.pselrxd, NRF_GPIO_PIN_NOPULL);
-    nrf_uart_baudrate_set(instance->uart.reg.p_uart, config.baudrate);
-    nrf_uart_configure(instance->uart.reg.p_uart, config.parity, config.hwfc);
-    nrf_uart_txrx_pins_set(instance->uart.reg.p_uart, config.pseltxd, config.pselrxd);
-
-    if (config.hwfc == NRF_UART_HWFC_ENABLED)
-    {
-        nrf_uart_hwfc_pins_set(instance->uart.reg.p_uart, config.pselrts, config.pselcts);
-    }
-
-    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY);
-    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
-    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXTO);
-    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_ERROR);
-
-    nrf_uart_int_enable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY | NRF_UART_INT_MASK_RXTO | NRF_UART_INT_MASK_ERROR);
-    nrf_drv_common_irq_enable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart), config.interrupt_priority);
-    nrf_uart_enable(instance->uart.reg.p_uart);
-    // nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
+    nrfx_uart_init(&(instance->uart), &config, instance->event_handler);
+    
+    nrf_uart_int_enable(instance->uart.p_reg, NRF_UART_INT_MASK_RXDRDY | NRF_UART_INT_MASK_RXTO | NRF_UART_INT_MASK_ERROR);
+    nrf_uart_int_disable(instance->uart.p_reg, NRF_UART_INT_MASK_TXDRDY);
+    
+    nrfx_uart_rx_enable(&(instance->uart));
+    
     working_cfg = instance;
     return RT_EOK;
 }
@@ -155,40 +110,22 @@ static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
     {
         /* disable interrupt */
     case RT_DEVICE_CTRL_CLR_INT:
-        nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STOPRX);
-        nrf_uart_int_disable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY
-                                                | NRF_UART_INT_MASK_RXTO
-                                                | NRF_UART_INT_MASK_ERROR);
-        nrf_drv_common_irq_disable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart));
         break;
 
         /* enable interrupt */
     case RT_DEVICE_CTRL_SET_INT:
-        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
-        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXTO);
-        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_ERROR);
-        /* Enable RX interrupt. */
-        nrf_uart_int_enable(instance->uart.reg.p_uart, NRF_UART_INT_MASK_RXDRDY
-                                                | NRF_UART_INT_MASK_RXTO
-                                                | NRF_UART_INT_MASK_ERROR);
-        nrf_drv_common_irq_enable(nrf_drv_get_IRQn((void *)instance->uart.reg.p_uart), APP_IRQ_PRIORITY_LOWEST);
-        nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
         break;
 
     case RT_DEVICE_CTRL_CUSTOM:
         if ((rt_uint32_t)(arg) == UART_CONFIG_BAUD_RATE_9600)
         {
             instance->serial->config.baud_rate = 9600;
-            nrf_uart_baudrate_set(instance->uart.reg.p_uart, NRF_UART_BAUDRATE_9600);
         }
         else if ((rt_uint32_t)(arg) == UART_CONFIG_BAUD_RATE_115200)
         {
             instance->serial->config.baud_rate = 115200;
-            nrf_uart_baudrate_set(instance->uart.reg.p_uart, NRF_UART_BAUDRATE_115200);
         }
-
-        // _uart_cfg(instance->serial, &(instance->serial->config));
-        // nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTRX);
+        _uart_cfg(instance->serial, &(instance->serial->config));
         break;
 
     case RT_DEVICE_CTRL_PIN:
@@ -199,12 +136,7 @@ static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
         break;
 
     case RT_DEVICE_POWERSAVE:
-        nrf_uart_disable(instance->uart.reg.p_uart);
-        nrf_uart_txrx_pins_disconnect(instance->uart.reg.p_uart);
-        nrf_gpio_pin_clear(instance->rx_pin);
-        nrf_gpio_cfg_output(instance->rx_pin);
-        nrf_gpio_pin_clear(instance->tx_pin);
-        nrf_gpio_cfg_output(instance->tx_pin);
+        nrfx_uart_uninit(&(instance->uart));
         break;
 
     case RT_DEVICE_WAKEUP:
@@ -221,7 +153,7 @@ static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
 static int _uart_putc(struct rt_serial_device *serial, char c)
 {
     UART_CFG_T *instance = working_cfg;
-
+    int rtn = 1;
     RT_ASSERT(serial != RT_NULL);
 
     if (serial->parent.user_data != RT_NULL)
@@ -229,16 +161,19 @@ static int _uart_putc(struct rt_serial_device *serial, char c)
         instance = (UART_CFG_T*)serial->parent.user_data;
     }
 
-    nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY);
-    nrf_uart_task_trigger(instance->uart.reg.p_uart, NRF_UART_TASK_STARTTX);
-    nrf_uart_txd_set(instance->uart.reg.p_uart, (uint8_t)c);
-    while (!nrf_uart_event_check(instance->uart.reg.p_uart, NRF_UART_EVENT_TXDRDY))
+    nrf_uart_event_clear(instance->uart.p_reg, NRF_UART_EVENT_TXDRDY);
+    nrf_uart_task_trigger(instance->uart.p_reg, NRF_UART_TASK_STARTTX);
+    nrf_uart_txd_set(instance->uart.p_reg, (uint8_t)c);
+    while (!nrf_uart_event_check(instance->uart.p_reg, NRF_UART_EVENT_TXDRDY))
     {
-    }
-
-    return 1;
+        //wait for TXD send
+    }    
+    return rtn;
 }
 
+/* 
+    @note: this function is invaild ,the cause of the problem is [nrfx_uart.c - line 340] 
+*/
 static int _uart_getc(struct rt_serial_device *serial)
 {
     int ch = -1;
@@ -250,13 +185,9 @@ static int _uart_getc(struct rt_serial_device *serial)
     {
         instance = (UART_CFG_T*)serial->parent.user_data;
     }
-
-    if (nrf_uart_event_check(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY))
-    {
-        nrf_uart_event_clear(instance->uart.reg.p_uart, NRF_UART_EVENT_RXDRDY);
-        ch = (int)(nrf_uart_rxd_get(instance->uart.reg.p_uart));
-    }
-
+    
+    ch = (int)(nrf_uart_rxd_get(instance->uart.p_reg));
+    
     return ch;
 }
 
@@ -276,14 +207,6 @@ void rt_hw_uart_init(void)
     _serial0_0.ops = &_uart_ops;
     uart0.serial = &_serial0_0;
 
-    rt_hw_serial_register(&_serial0_0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &uart0);
-
-#if USE_UART0_1
-    config.bufsz = UART0_RB_SIZE;
-    _serial0_1.config = config;
-    _serial0_1.ops = &_uart_ops;
-    uart1.serial = &_serial0_1;
-    rt_hw_serial_register(&_serial0_1, "uart1", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX, &uart1);
-#endif
+    rt_hw_serial_register(&_serial0_0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,  &uart0);
 }
 
diff --git a/bsp/nrf5x/nrf52840/.config b/bsp/nrf5x/nrf52840/.config
index e1441d9c6a..36e39de794 100644
--- a/bsp/nrf5x/nrf52840/.config
+++ b/bsp/nrf5x/nrf52840/.config
@@ -74,7 +74,9 @@ CONFIG_RT_VER_NUM=0x40003
 # RT-Thread Components
 #
 CONFIG_RT_USING_COMPONENTS_INIT=y
-# CONFIG_RT_USING_USER_MAIN is not set
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
 
 #
 # C++ features
@@ -112,7 +114,7 @@ CONFIG_RT_USING_DEVICE_IPC=y
 CONFIG_RT_PIPE_BUFSZ=512
 # CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
 CONFIG_RT_USING_SERIAL=y
-CONFIG_RT_SERIAL_USING_DMA=y
+# CONFIG_RT_SERIAL_USING_DMA is not set
 CONFIG_RT_SERIAL_RB_BUFSZ=64
 # CONFIG_RT_USING_CAN is not set
 # CONFIG_RT_USING_HWTIMER is not set
@@ -327,6 +329,7 @@ CONFIG_RT_USING_LIBC=y
 # peripheral libraries and drivers
 #
 # CONFIG_PKG_USING_SENSORS_DRIVERS is not set
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
 # CONFIG_PKG_USING_SHT2X is not set
 # CONFIG_PKG_USING_SHT3X is not set
 # CONFIG_PKG_USING_STM32_SDIO is not set
@@ -338,6 +341,8 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_SIGNAL_LED is not set
 # CONFIG_PKG_USING_LEDBLINK is not set
 # CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_NRF5X_SDK is not set
 # CONFIG_PKG_USING_WM_LIBRARIES is not set
 # CONFIG_PKG_USING_KENDRYTE_SDK is not set
 # CONFIG_PKG_USING_INFRARED is not set
@@ -357,13 +362,16 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_RC522 is not set
 # CONFIG_PKG_USING_EMBARC_BSP is not set
 # CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MULTI_RTIMER is not set
 # CONFIG_PKG_USING_MAX7219 is not set
 # CONFIG_PKG_USING_BEEP is not set
-CONFIG_PKG_USING_NRF5X_SDK=y
-CONFIG_PKG_NRF5X_SDK_PATH="/packages/peripherals/nrf5x_sdk"
-# CONFIG_PKG_USING_NRF5X_SDK_V1300 is not set
-CONFIG_PKG_USING_NRF5X_SDK_LATEST_VERSION=y
-CONFIG_PKG_NRF5X_SDK_VER="latest"
+# CONFIG_PKG_USING_EASYBLINK is not set
+# CONFIG_PKG_USING_PMS_SERIES is not set
+CONFIG_PKG_USING_NRFX=y
+CONFIG_PKG_NRFX_PATH="/packages/peripherals/nrfx"
+CONFIG_PKG_USING_NRFX_V210=y
+# CONFIG_PKG_USING_NRFX_LATEST_VERSION is not set
+CONFIG_PKG_NRFX_VER="v2.1.0"
 
 #
 # miscellaneous packages
@@ -409,12 +417,12 @@ CONFIG_SOC_NRF52840=y
 #
 # Onboard Peripheral Drivers
 #
-CONFIG_BSP_USING_JLINK_TO_USART=y
+# CONFIG_BSP_USING_JLINK_TO_USART is not set
 
 #
 # On-chip Peripheral Drivers
 #
-CONFIG_BSP_USING_GPIO=y
+# CONFIG_BSP_USING_GPIO is not set
 CONFIG_BSP_USING_UART=y
 CONFIG_BSP_USING_UART0=y
 # CONFIG_BSP_USING_UART1 is not set
diff --git a/bsp/nrf5x/nrf52840/SConstruct b/bsp/nrf5x/nrf52840/SConstruct
index 20d41c40ae..2ac1ce6674 100644
--- a/bsp/nrf5x/nrf52840/SConstruct
+++ b/bsp/nrf5x/nrf52840/SConstruct
@@ -50,5 +50,8 @@ objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
 # include drivers
 objs.extend(SConscript(os.path.join(libraries_path_prefix, 'drivers', 'SConscript')))
 
+# include cmsis
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'cmsis', 'SConscript')))
+
 # make a building
 DoBuilding(TARGET, objs)
diff --git a/bsp/nrf5x/nrf52840/applications/application.c b/bsp/nrf5x/nrf52840/applications/application.c
index 1135d82e16..ce53a6dce9 100644
--- a/bsp/nrf5x/nrf52840/applications/application.c
+++ b/bsp/nrf5x/nrf52840/applications/application.c
@@ -25,23 +25,24 @@
 #include <shell.h>
 #endif
 
-void rt_init_thread_entry(void* parameter)
+#include <nrf_gpio.h>
+#define DK_BOARD_LED_1  13
+
+int main(void)
 {
-    extern rt_err_t ble_init(void);
+    int count = 1;
+    nrf_gpio_cfg_output(DK_BOARD_LED_1);
 
-    ble_init();
-}
+    while (count++)
+    {
+        nrf_gpio_pin_set(DK_BOARD_LED_1);
+        rt_thread_mdelay(500);
+        
+        nrf_gpio_pin_clear(DK_BOARD_LED_1);
+        rt_thread_mdelay(500);
 
-int rt_application_init(void)
-{
-    rt_thread_t tid;
-
-    tid = rt_thread_create("init", rt_init_thread_entry, RT_NULL, 1024,
-                            RT_THREAD_PRIORITY_MAX / 3, 20);
-    if (tid != RT_NULL)
-        rt_thread_startup(tid);
-
-    return 0;
+    }
+    return RT_EOK;
 }
 
 
diff --git a/bsp/nrf5x/nrf52840/applications/ble_nus_app.c b/bsp/nrf5x/nrf52840/applications/ble_nus_app.c
deleted file mode 100644
index f4a51493ed..0000000000
--- a/bsp/nrf5x/nrf52840/applications/ble_nus_app.c
+++ /dev/null
@@ -1,670 +0,0 @@
-#include "nordic_common.h"
-#include "nrf.h"
-#include "ble_hci.h"
-#include "ble_advdata.h"
-#include "ble_advertising.h"
-#include "ble_conn_params.h"
-#include "softdevice_handler.h"
-#include "nrf_ble_gatt.h"
-#include "app_timer.h"
-#include "ble_nus.h"
-#include "app_util_platform.h"
-
-#include <rtthread.h>
-
-typedef rt_size_t (*BLE_NOTIFY_T)(rt_uint8_t *buf, rt_uint16_t size);
-
-#define STACK_EVT_MQ_NUM        10
-
-#define FAST_ADV()          \
-    do {                    \
-        uint32_t err_code;  \
-        err_code = ble_advertising_start(BLE_ADV_MODE_FAST);    \
-        APP_ERROR_CHECK(err_code);  \
-    } while(0)
-
-typedef enum
-{
-    STACK_EV_DISCON = 1,
-    STACK_EV_DISPATCH = 2,
-    STACK_EV_KEY = 4,
-} STACK_EV_E;
-
-typedef struct
-{
-    rt_list_t node;
-    void* evt;
-} evt_list_t;
-
-typedef enum
-{
-    STACK_STATE_IDLE = 0,
-    STACK_STATE_ADV = 1,
-    STACK_STATE_CON = 2,
-    STACK_STATE_DISC = 3
-} STACK_STATE_E;
-
-STACK_STATE_E stack_state = STACK_STATE_IDLE;
-
-rt_event_t stack_event;
-rt_sem_t sd_evt_sem;
-rt_mq_t stack_evt_mq;
-rt_uint8_t *evt_sample;
-
-BLE_NOTIFY_T rx_notify = RT_NULL;
-
-// Low frequency clock source to be used by the SoftDevice
-#define NRF_CLOCK_LFCLKSRC      {.source        = NRF_CLOCK_LF_SRC_XTAL,            \
-                                 .rc_ctiv       = 0,                                \
-                                 .rc_temp_ctiv  = 0,                                \
-                                 .xtal_accuracy = NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM}
-
-
-#define CONN_CFG_TAG                    1                                           /**< A tag that refers to the BLE stack configuration we set with @ref sd_ble_cfg_set. Default tag is @ref BLE_CONN_CFG_TAG_DEFAULT. */
-
-#define APP_FEATURE_NOT_SUPPORTED       BLE_GATT_STATUS_ATTERR_APP_BEGIN + 2        /**< Reply when unsupported features are requested. */
-
-#define DEVICE_NAME                     "Nordic_UART"                               /**< Name of device. Will be included in the advertising data. */
-#define NUS_SERVICE_UUID_TYPE           BLE_UUID_TYPE_VENDOR_BEGIN                  /**< UUID type for the Nordic UART Service (vendor specific). */
-
-#define APP_ADV_INTERVAL                64                                          /**< The advertising interval (in units of 0.625 ms. This value corresponds to 40 ms). */
-#define APP_ADV_TIMEOUT_IN_SECONDS      30                                         /**< The advertising timeout (in units of seconds). */
-
-#define MIN_CONN_INTERVAL               MSEC_TO_UNITS(20, UNIT_1_25_MS)             /**< Minimum acceptable connection interval (20 ms), Connection interval uses 1.25 ms units. */
-#define MAX_CONN_INTERVAL               MSEC_TO_UNITS(75, UNIT_1_25_MS)             /**< Maximum acceptable connection interval (75 ms), Connection interval uses 1.25 ms units. */
-#define SLAVE_LATENCY                   0                                           /**< Slave latency. */
-#define CONN_SUP_TIMEOUT                MSEC_TO_UNITS(4000, UNIT_10_MS)             /**< Connection supervisory timeout (4 seconds), Supervision Timeout uses 10 ms units. */
-#define FIRST_CONN_PARAMS_UPDATE_DELAY  APP_TIMER_TICKS(5000)                       /**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (5 seconds). */
-#define NEXT_CONN_PARAMS_UPDATE_DELAY   APP_TIMER_TICKS(30000)                      /**< Time between each call to sd_ble_gap_conn_param_update after the first call (30 seconds). */
-#define MAX_CONN_PARAMS_UPDATE_COUNT    3                                           /**< Number of attempts before giving up the connection parameter negotiation. */
-
-#define DEAD_BEEF                       0xDEADBEEF                                  /**< Value used as error code on stack dump, can be used to identify stack location on stack unwind. */
-
-#define UART_TX_BUF_SIZE                256                                         /**< UART TX buffer size. */
-#define UART_RX_BUF_SIZE                256                                         /**< UART RX buffer size. */
-
-static ble_nus_t                        m_nus;                                      /**< Structure to identify the Nordic UART Service. */
-static uint16_t                         m_conn_handle = BLE_CONN_HANDLE_INVALID;    /**< Handle of the current connection. */
-
-static nrf_ble_gatt_t                   m_gatt;                                     /**< GATT module instance. */
-static ble_uuid_t                       m_adv_uuids[] = {{BLE_UUID_NUS_SERVICE, NUS_SERVICE_UUID_TYPE}};  /**< Universally unique service identifier. */
-static uint16_t                         m_ble_nus_max_data_len = BLE_GATT_ATT_MTU_DEFAULT - 3;  /**< Maximum length of data (in bytes) that can be transmitted to the peer by the Nordic UART service module. */
-
-/**@brief Function for assert macro callback.
- *
- * @details This function will be called in case of an assert in the SoftDevice.
- *
- * @warning This handler is an example only and does not fit a final product. You need to analyse
- *          how your product is supposed to react in case of Assert.
- * @warning On assert from the SoftDevice, the system can only recover on reset.
- *
- * @param[in] line_num    Line number of the failing ASSERT call.
- * @param[in] p_file_name File name of the failing ASSERT call.
- */
-void assert_nrf_callback(uint16_t line_num, const uint8_t * p_file_name)
-{
-    app_error_handler(DEAD_BEEF, line_num, p_file_name);
-}
-
-
-/**@brief Function for the GAP initialization.
- *
- * @details This function will set up all the necessary GAP (Generic Access Profile) parameters of
- *          the device. It also sets the permissions and appearance.
- */
-static void gap_params_init(void)
-{
-    uint32_t                err_code;
-    ble_gap_conn_params_t   gap_conn_params;
-    ble_gap_conn_sec_mode_t sec_mode;
-
-    BLE_GAP_CONN_SEC_MODE_SET_OPEN(&sec_mode);
-
-    err_code = sd_ble_gap_device_name_set(&sec_mode,
-                                          (const uint8_t *) DEVICE_NAME,
-                                          strlen(DEVICE_NAME));
-    APP_ERROR_CHECK(err_code);
-
-    memset(&gap_conn_params, 0, sizeof(gap_conn_params));
-
-    gap_conn_params.min_conn_interval = MIN_CONN_INTERVAL;
-    gap_conn_params.max_conn_interval = MAX_CONN_INTERVAL;
-    gap_conn_params.slave_latency     = SLAVE_LATENCY;
-    gap_conn_params.conn_sup_timeout  = CONN_SUP_TIMEOUT;
-
-    err_code = sd_ble_gap_ppcp_set(&gap_conn_params);
-    APP_ERROR_CHECK(err_code);
-}
-
-
-/**@brief Function for handling the data from the Nordic UART Service.
- *
- * @details This function will process the data received from the Nordic UART BLE Service and send
- *          it to the UART module.
- *
- * @param[in] p_nus    Nordic UART Service structure.
- * @param[in] p_data   Data to be send to UART module.
- * @param[in] length   Length of the data.
- */
-/**@snippet [Handling the data received over BLE] */
-static void nus_data_handler(ble_nus_t * p_nus, uint8_t * p_data, uint16_t length)
-{
-    rt_kprintf("Received data from BLE NUS. Writing data on UART.\r\n");
-
-    for (uint32_t i = 0; i < length; i++)
-    {
-        rt_kprintf("%02x ", p_data[i]);
-    }
-
-    // ble_send(p_data, length);
-
-    if (rx_notify != RT_NULL)
-    {
-        rx_notify(p_data, length);
-    }
-}
-/**@snippet [Handling the data received over BLE] */
-
-
-/**@brief Function for initializing services that will be used by the application.
- */
-static void services_init(void)
-{
-    uint32_t       err_code;
-    ble_nus_init_t nus_init;
-
-    memset(&nus_init, 0, sizeof(nus_init));
-
-    nus_init.data_handler = nus_data_handler;
-
-    err_code = ble_nus_init(&m_nus, &nus_init);
-    APP_ERROR_CHECK(err_code);
-}
-
-
-/**@brief Function for handling an event from the Connection Parameters Module.
- *
- * @details This function will be called for all events in the Connection Parameters Module
- *          which are passed to the application.
- *
- * @note All this function does is to disconnect. This could have been done by simply setting
- *       the disconnect_on_fail config parameter, but instead we use the event handler
- *       mechanism to demonstrate its use.
- *
- * @param[in] p_evt  Event received from the Connection Parameters Module.
- */
-static void on_conn_params_evt(ble_conn_params_evt_t * p_evt)
-{
-    uint32_t err_code;
-
-    if (p_evt->evt_type == BLE_CONN_PARAMS_EVT_FAILED)
-    {
-        err_code = sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_CONN_INTERVAL_UNACCEPTABLE);
-        APP_ERROR_CHECK(err_code);
-    }
-}
-
-
-/**@brief Function for handling errors from the Connection Parameters module.
- *
- * @param[in] nrf_error  Error code containing information about what went wrong.
- */
-static void conn_params_error_handler(uint32_t nrf_error)
-{
-    APP_ERROR_HANDLER(nrf_error);
-}
-
-
-/**@brief Function for initializing the Connection Parameters module.
- */
-static void conn_params_init(void)
-{
-    uint32_t               err_code;
-    ble_conn_params_init_t cp_init;
-
-    memset(&cp_init, 0, sizeof(cp_init));
-
-    cp_init.p_conn_params                  = NULL;
-    cp_init.first_conn_params_update_delay = FIRST_CONN_PARAMS_UPDATE_DELAY;
-    cp_init.next_conn_params_update_delay  = NEXT_CONN_PARAMS_UPDATE_DELAY;
-    cp_init.max_conn_params_update_count   = MAX_CONN_PARAMS_UPDATE_COUNT;
-    cp_init.start_on_notify_cccd_handle    = BLE_GATT_HANDLE_INVALID;
-    cp_init.disconnect_on_fail             = false;
-    cp_init.evt_handler                    = on_conn_params_evt;
-    cp_init.error_handler                  = conn_params_error_handler;
-
-    err_code = ble_conn_params_init(&cp_init);
-    APP_ERROR_CHECK(err_code);
-}
-
-/**@brief Function for handling advertising events.
- *
- * @details This function will be called for advertising events which are passed to the application.
- *
- * @param[in] ble_adv_evt  Advertising event.
- */
-static void on_adv_evt(ble_adv_evt_t ble_adv_evt)
-{
-    // uint32_t err_code;
-
-    switch (ble_adv_evt)
-    {
-        case BLE_ADV_EVT_FAST:
-            // err_code = bsp_indication_set(BSP_INDICATE_ADVERTISING);
-            // APP_ERROR_CHECK(err_code);
-            stack_state = STACK_STATE_ADV;
-            rt_kprintf("ble fast advert\n");
-            break;
-        case BLE_ADV_EVT_IDLE:
-            // sleep_mode_enter();
-            stack_state = STACK_STATE_IDLE;
-            rt_kprintf("advert idle\n");
-            break;
-        default:
-            break;
-    }
-}
-
-
-/**@brief Function for the application's SoftDevice event handler.
- *
- * @param[in] p_ble_evt SoftDevice event.
- */
-static void on_ble_evt(ble_evt_t * p_ble_evt)
-{
-    uint32_t err_code;
-
-    switch (p_ble_evt->header.evt_id)
-    {
-        case BLE_GAP_EVT_CONNECTED:
-            // err_code = bsp_indication_set(BSP_INDICATE_CONNECTED);
-            // APP_ERROR_CHECK(err_code);
-            m_conn_handle = p_ble_evt->evt.gap_evt.conn_handle;
-            stack_state = STACK_STATE_CON;
-            rt_kprintf("Connected\r\n");
-            break; // BLE_GAP_EVT_CONNECTED
-
-        case BLE_GAP_EVT_DISCONNECTED:
-            // err_code = bsp_indication_set(BSP_INDICATE_IDLE);
-            // APP_ERROR_CHECK(err_code);
-            m_conn_handle = BLE_CONN_HANDLE_INVALID;
-            stack_state = STACK_STATE_DISC;
-            rt_kprintf("Disconnected\r\n");
-            break; // BLE_GAP_EVT_DISCONNECTED
-
-        case BLE_GAP_EVT_SEC_PARAMS_REQUEST:
-            // Pairing not supported
-            err_code = sd_ble_gap_sec_params_reply(m_conn_handle, BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP, NULL, NULL);
-            APP_ERROR_CHECK(err_code);
-            break; // BLE_GAP_EVT_SEC_PARAMS_REQUEST
-
-        case BLE_GAP_EVT_DATA_LENGTH_UPDATE_REQUEST:
-        {
-            ble_gap_data_length_params_t dl_params;
-
-            // Clearing the struct will effectivly set members to @ref BLE_GAP_DATA_LENGTH_AUTO
-            memset(&dl_params, 0, sizeof(ble_gap_data_length_params_t));
-            err_code = sd_ble_gap_data_length_update(p_ble_evt->evt.gap_evt.conn_handle, &dl_params, NULL);
-            APP_ERROR_CHECK(err_code);
-        } break;
-
-        case BLE_GATTS_EVT_SYS_ATTR_MISSING:
-            // No system attributes have been stored.
-            err_code = sd_ble_gatts_sys_attr_set(m_conn_handle, NULL, 0, 0);
-            APP_ERROR_CHECK(err_code);
-            break; // BLE_GATTS_EVT_SYS_ATTR_MISSING
-
-        case BLE_GATTC_EVT_TIMEOUT:
-            // Disconnect on GATT Client timeout event.
-            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gattc_evt.conn_handle,
-                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
-            APP_ERROR_CHECK(err_code);
-            break; // BLE_GATTC_EVT_TIMEOUT
-
-        case BLE_GATTS_EVT_TIMEOUT:
-            // Disconnect on GATT Server timeout event.
-            err_code = sd_ble_gap_disconnect(p_ble_evt->evt.gatts_evt.conn_handle,
-                                             BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
-            APP_ERROR_CHECK(err_code);
-            break; // BLE_GATTS_EVT_TIMEOUT
-
-        case BLE_EVT_USER_MEM_REQUEST:
-            err_code = sd_ble_user_mem_reply(p_ble_evt->evt.gattc_evt.conn_handle, NULL);
-            APP_ERROR_CHECK(err_code);
-            break; // BLE_EVT_USER_MEM_REQUEST
-
-        case BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST:
-        {
-            ble_gatts_evt_rw_authorize_request_t  req;
-            ble_gatts_rw_authorize_reply_params_t auth_reply;
-
-            req = p_ble_evt->evt.gatts_evt.params.authorize_request;
-
-            if (req.type != BLE_GATTS_AUTHORIZE_TYPE_INVALID)
-            {
-                if ((req.request.write.op == BLE_GATTS_OP_PREP_WRITE_REQ)     ||
-                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_NOW) ||
-                    (req.request.write.op == BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL))
-                {
-                    if (req.type == BLE_GATTS_AUTHORIZE_TYPE_WRITE)
-                    {
-                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_WRITE;
-                    }
-                    else
-                    {
-                        auth_reply.type = BLE_GATTS_AUTHORIZE_TYPE_READ;
-                    }
-                    auth_reply.params.write.gatt_status = APP_FEATURE_NOT_SUPPORTED;
-                    err_code = sd_ble_gatts_rw_authorize_reply(p_ble_evt->evt.gatts_evt.conn_handle,
-                                                               &auth_reply);
-                    APP_ERROR_CHECK(err_code);
-                }
-            }
-        } break; // BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
-
-        default:
-            // No implementation needed.
-            break;
-    }
-}
-
-
-/**@brief Function for dispatching a SoftDevice event to all modules with a SoftDevice
- *        event handler.
- *
- * @details This function is called from the SoftDevice event interrupt handler after a
- *          SoftDevice event has been received.
- *
- * @param[in] p_ble_evt  SoftDevice event.
- */
-static void ble_evt_dispatch(ble_evt_t * p_ble_evt)
-{
-    if (rt_mq_send(stack_evt_mq, p_ble_evt, p_ble_evt->header.evt_len) != RT_EOK)
-    {
-        rt_kprintf("dispatch malloc failure\n");
-    }
-    else
-    {
-        rt_event_send(stack_event, STACK_EV_DISPATCH);
-    }
-}
-
-static rt_err_t evt_dispatch_worker(void)
-{
-    ble_evt_t * p_ble_evt = (ble_evt_t *)evt_sample;
-    rt_err_t err;
-
-    err = rt_mq_recv(stack_evt_mq, (void*)evt_sample, BLE_STACK_EVT_MSG_BUF_SIZE, RT_WAITING_NO);
-
-    if (RT_EOK == err)
-    {
-        ble_conn_params_on_ble_evt(p_ble_evt);
-        nrf_ble_gatt_on_ble_evt(&m_gatt, p_ble_evt);
-        ble_nus_on_ble_evt(&m_nus, p_ble_evt);
-        on_ble_evt(p_ble_evt);
-        ble_advertising_on_ble_evt(p_ble_evt);
-        // bsp_btn_ble_on_ble_evt(p_ble_evt);
-
-        rt_kprintf("ble evt dispatch\n");
-    }
-
-    return err;
-}
-
-static uint32_t _softdevice_evt_schedule(void)
-{
-    rt_sem_release(sd_evt_sem);
-
-    return NRF_SUCCESS;
-}
-
-/**@brief Function for the SoftDevice initialization.
- *
- * @details This function initializes the SoftDevice and the BLE event interrupt.
- */
-static void ble_stack_init(void)
-{
-    uint32_t err_code;
-
-    nrf_clock_lf_cfg_t clock_lf_cfg = NRF_CLOCK_LFCLKSRC;
-
-    // Initialize SoftDevice.
-    SOFTDEVICE_HANDLER_INIT(&clock_lf_cfg, _softdevice_evt_schedule);
-
-    // Fetch the start address of the application RAM.
-    uint32_t ram_start = 0;
-    err_code = softdevice_app_ram_start_get(&ram_start);
-    APP_ERROR_CHECK(err_code);
-
-    // Overwrite some of the default configurations for the BLE stack.
-    ble_cfg_t ble_cfg;
-
-    // Configure the maximum number of connections.
-    memset(&ble_cfg, 0, sizeof(ble_cfg));
-    ble_cfg.gap_cfg.role_count_cfg.periph_role_count  = BLE_GAP_ROLE_COUNT_PERIPH_DEFAULT;
-    ble_cfg.gap_cfg.role_count_cfg.central_role_count = 0;
-    ble_cfg.gap_cfg.role_count_cfg.central_sec_count  = 0;
-    err_code = sd_ble_cfg_set(BLE_GAP_CFG_ROLE_COUNT, &ble_cfg, ram_start);
-    APP_ERROR_CHECK(err_code);
-
-    // Configure the maximum ATT MTU.
-    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
-    ble_cfg.conn_cfg.conn_cfg_tag                 = CONN_CFG_TAG;
-    ble_cfg.conn_cfg.params.gatt_conn_cfg.att_mtu = NRF_BLE_GATT_MAX_MTU_SIZE;
-    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GATT, &ble_cfg, ram_start);
-    APP_ERROR_CHECK(err_code);
-
-    // Configure the maximum event length.
-    memset(&ble_cfg, 0x00, sizeof(ble_cfg));
-    ble_cfg.conn_cfg.conn_cfg_tag                     = CONN_CFG_TAG;
-    ble_cfg.conn_cfg.params.gap_conn_cfg.event_length = 320;
-    ble_cfg.conn_cfg.params.gap_conn_cfg.conn_count   = BLE_GAP_CONN_COUNT_DEFAULT;
-    err_code = sd_ble_cfg_set(BLE_CONN_CFG_GAP, &ble_cfg, ram_start);
-    APP_ERROR_CHECK(err_code);
-
-    // Enable BLE stack.
-    err_code = softdevice_enable(&ram_start);
-    APP_ERROR_CHECK(err_code);
-
-    // Subscribe for BLE events.
-    err_code = softdevice_ble_evt_handler_set(ble_evt_dispatch);
-    APP_ERROR_CHECK(err_code);
-}
-
-/**@brief Function for handling events from the GATT library. */
-static void gatt_evt_handler(nrf_ble_gatt_t * p_gatt, const nrf_ble_gatt_evt_t * p_evt)
-{
-    if ((m_conn_handle == p_evt->conn_handle) && (p_evt->evt_id == NRF_BLE_GATT_EVT_ATT_MTU_UPDATED))
-    {
-        m_ble_nus_max_data_len = p_evt->params.att_mtu_effective - OPCODE_LENGTH - HANDLE_LENGTH;
-        rt_kprintf("Data len is set to 0x%X(%d)\r\n", m_ble_nus_max_data_len, m_ble_nus_max_data_len);
-    }
-    rt_kprintf("ATT MTU exchange completed. central 0x%x peripheral 0x%x\r\n", p_gatt->att_mtu_desired_central, p_gatt->att_mtu_desired_periph);
-}
-
-/**@brief Function for initializing the GATT library. */
-static void gatt_init(void)
-{
-    ret_code_t err_code;
-
-    err_code = nrf_ble_gatt_init(&m_gatt, gatt_evt_handler);
-    APP_ERROR_CHECK(err_code);
-
-    err_code = nrf_ble_gatt_att_mtu_periph_set(&m_gatt, 64);
-    APP_ERROR_CHECK(err_code);
-}
-
-/**@brief Function for initializing the Advertising functionality.
- */
-static void advertising_init(void)
-{
-    uint32_t               err_code;
-    ble_advdata_t          advdata;
-    ble_advdata_t          scanrsp;
-    ble_adv_modes_config_t options;
-
-    // Build advertising data struct to pass into @ref ble_advertising_init.
-    memset(&advdata, 0, sizeof(advdata));
-    advdata.name_type          = BLE_ADVDATA_FULL_NAME;
-    advdata.include_appearance = false;
-    advdata.flags              = BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE;
-
-    memset(&scanrsp, 0, sizeof(scanrsp));
-    scanrsp.uuids_complete.uuid_cnt = sizeof(m_adv_uuids) / sizeof(m_adv_uuids[0]);
-    scanrsp.uuids_complete.p_uuids  = m_adv_uuids;
-
-    memset(&options, 0, sizeof(options));
-    options.ble_adv_fast_enabled  = true;
-    options.ble_adv_fast_interval = APP_ADV_INTERVAL;
-    options.ble_adv_fast_timeout  = APP_ADV_TIMEOUT_IN_SECONDS;
-
-    err_code = ble_advertising_init(&advdata, &scanrsp, &options, on_adv_evt, NULL);
-    APP_ERROR_CHECK(err_code);
-
-    ble_advertising_conn_cfg_tag_set(CONN_CFG_TAG);
-}
-
-/**@brief   Function for handling app_uart events.
- *
- * @details This function will receive a single character from the app_uart module and append it to
- *          a string. The string will be be sent over BLE when the last character received was a
- *          'new line' '\n' (hex 0x0A) or if the string has reached the maximum data length.
- */
-/**@snippet [Handling the data received over UART] */
-void uart_event_handle(rt_device_t uart)
-{
-    uint8_t data_array[BLE_NUS_MAX_DATA_LEN];
-    rt_size_t size = 0;
-    uint32_t       err_code;
-
-    size = rt_device_read(uart, 0, data_array, BLE_NUS_MAX_DATA_LEN);
-
-    if (size <= 0)
-    {
-        return;
-    }
-
-    do
-    {
-        err_code = ble_nus_string_send(&m_nus, data_array, size);
-        if ( (err_code != NRF_ERROR_INVALID_STATE) && (err_code != NRF_ERROR_BUSY) )
-        {
-            APP_ERROR_CHECK(err_code);
-        }
-    } while (err_code == NRF_ERROR_BUSY);
-}
-/**@snippet [Handling the data received over UART] */
-
-/**@brief  Function for initializing the UART module.
- */
-/**@snippet [UART Initialization] */
-static rt_bool_t _stack_init(void)
-{
-    uint32_t err_code;
-
-    stack_event = rt_event_create("stackev", RT_IPC_FLAG_FIFO);
-    sd_evt_sem = rt_sem_create("sdsem", 0, RT_IPC_FLAG_FIFO);
-    stack_evt_mq = rt_mq_create("stackmq", BLE_STACK_EVT_MSG_BUF_SIZE, STACK_EVT_MQ_NUM, RT_IPC_FLAG_FIFO);
-    evt_sample = rt_malloc(BLE_STACK_EVT_MSG_BUF_SIZE);
-
-    if (!stack_event || !sd_evt_sem || !stack_evt_mq || !evt_sample)
-    {
-        rt_kprintf("uart rx sem create failure\n");
-        return RT_FALSE;
-    }
-
-    // Initialize.
-    err_code = app_timer_init();
-    APP_ERROR_CHECK(err_code);
-
-    ble_stack_init();
-    gap_params_init();
-    gatt_init();
-    services_init();
-    advertising_init();
-    conn_params_init();
-
-    return RT_TRUE;
-}
-
-/**@brief Application main function.
- */
-static void _stack_thread(void *parameter)
-{
-    rt_tick_t next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
-
-    FAST_ADV();
-    // Enter main loop.
-    for (;;)
-    {
-        rt_uint32_t event = 0;
-        rt_tick_t dispatch_timeout = RT_WAITING_NO;
-
-        rt_event_recv(stack_event, STACK_EV_DISCON | STACK_EV_DISPATCH | STACK_EV_KEY,
-                    RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, next_timeout, &event);
-
-        if (evt_dispatch_worker() != RT_EOK)
-        {
-            dispatch_timeout = (rt_tick_t)RT_WAITING_FOREVER;
-        }
-
-        if (event & STACK_EV_DISCON)
-        {
-            if (BLE_CONN_HANDLE_INVALID != m_conn_handle)
-            {
-                sd_ble_gap_disconnect(m_conn_handle, BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION);
-            }
-        }
-
-        if (event & STACK_EV_KEY)
-        {
-            if (stack_state != STACK_STATE_CON && stack_state != STACK_STATE_ADV)
-            {
-                FAST_ADV();
-            }
-        }
-
-        next_timeout = (rt_tick_t)RT_WAITING_FOREVER;
-
-        if (dispatch_timeout < next_timeout)
-        {
-            next_timeout = dispatch_timeout;
-        }
-    }
-}
-
-static void _softdevice_thread(void* parameter)
-{
-    for (;;)
-    {
-        rt_sem_take(sd_evt_sem, RT_WAITING_FOREVER);
-        intern_softdevice_events_execute();
-    }
-}
-
-rt_err_t ble_init(void)
-{
-    rt_thread_t thread;
-
-    _stack_init();
-
-    thread = rt_thread_create("sdth", _softdevice_thread, RT_NULL, 512, 0, 10);
-
-    if (thread != RT_NULL)
-    {
-        rt_thread_startup(thread);
-    }
-    else
-    {
-        return RT_ERROR;
-    }
-
-    thread = rt_thread_create("bleth", _stack_thread, RT_NULL, 2048, 1, 10);
-
-    if (thread != RT_NULL)
-    {
-        return rt_thread_startup(thread);
-    }
-
-    return RT_ERROR;
-}
diff --git a/bsp/nrf5x/nrf52840/applications/sdk_config.h b/bsp/nrf5x/nrf52840/applications/sdk_config.h
deleted file mode 100644
index 72abeeed7c..0000000000
--- a/bsp/nrf5x/nrf52840/applications/sdk_config.h
+++ /dev/null
@@ -1,3991 +0,0 @@
-
-
-#ifndef SDK_CONFIG_H
-#define SDK_CONFIG_H
-// <<< Use Configuration Wizard in Context Menu >>>\n
-#ifdef USE_APP_CONFIG
-#include "app_config.h"
-#endif
-// <h> nRF_BLE
-
-//==========================================================
-// <q> BLE_ADVERTISING_ENABLED  - ble_advertising - Advertising module
-
-
-#ifndef BLE_ADVERTISING_ENABLED
-#define BLE_ADVERTISING_ENABLED 1
-#endif
-
-// <q> BLE_DTM_ENABLED  - ble_dtm - Module for testing RF/PHY using DTM commands
-
-
-#ifndef BLE_DTM_ENABLED
-#define BLE_DTM_ENABLED 0
-#endif
-
-// <q> BLE_RACP_ENABLED  - ble_racp - Record Access Control Point library
-
-
-#ifndef BLE_RACP_ENABLED
-#define BLE_RACP_ENABLED 0
-#endif
-
-// <e> NRF_BLE_GATT_ENABLED - nrf_ble_gatt - GATT module
-//==========================================================
-#ifndef NRF_BLE_GATT_ENABLED
-#define NRF_BLE_GATT_ENABLED 1
-#endif
-#if  NRF_BLE_GATT_ENABLED
-// <o> NRF_BLE_GATT_MAX_MTU_SIZE - Static maximum MTU size that is passed to the @ref sd_ble_enable function.
-#ifndef NRF_BLE_GATT_MAX_MTU_SIZE
-#define NRF_BLE_GATT_MAX_MTU_SIZE 158
-#endif
-
-#endif //NRF_BLE_GATT_ENABLED
-// </e>
-
-// <q> NRF_BLE_QWR_ENABLED  - nrf_ble_qwr - Queued writes support module (prepare/execute write)
-
-
-#ifndef NRF_BLE_QWR_ENABLED
-#define NRF_BLE_QWR_ENABLED 0
-#endif
-
-// <q> PEER_MANAGER_ENABLED  - peer_manager - Peer Manager
-
-
-#ifndef PEER_MANAGER_ENABLED
-#define PEER_MANAGER_ENABLED 0
-#endif
-
-// </h>
-//==========================================================
-
-// <h> nRF_BLE_Services
-
-//==========================================================
-// <q> BLE_ANCS_C_ENABLED  - ble_ancs_c - Apple Notification Service Client
-
-
-#ifndef BLE_ANCS_C_ENABLED
-#define BLE_ANCS_C_ENABLED 0
-#endif
-
-// <q> BLE_ANS_C_ENABLED  - ble_ans_c - Alert Notification Service Client
-
-
-#ifndef BLE_ANS_C_ENABLED
-#define BLE_ANS_C_ENABLED 0
-#endif
-
-// <q> BLE_BAS_C_ENABLED  - ble_bas_c - Battery Service Client
-
-
-#ifndef BLE_BAS_C_ENABLED
-#define BLE_BAS_C_ENABLED 0
-#endif
-
-// <q> BLE_BAS_ENABLED  - ble_bas - Battery Service
-
-
-#ifndef BLE_BAS_ENABLED
-#define BLE_BAS_ENABLED 0
-#endif
-
-// <q> BLE_CSCS_ENABLED  - ble_cscs - Cycling Speed and Cadence Service
-
-
-#ifndef BLE_CSCS_ENABLED
-#define BLE_CSCS_ENABLED 0
-#endif
-
-// <q> BLE_CTS_C_ENABLED  - ble_cts_c - Current Time Service Client
-
-
-#ifndef BLE_CTS_C_ENABLED
-#define BLE_CTS_C_ENABLED 0
-#endif
-
-// <q> BLE_DIS_ENABLED  - ble_dis - Device Information Service
-
-
-#ifndef BLE_DIS_ENABLED
-#define BLE_DIS_ENABLED 0
-#endif
-
-// <q> BLE_GLS_ENABLED  - ble_gls - Glucose Service
-
-
-#ifndef BLE_GLS_ENABLED
-#define BLE_GLS_ENABLED 0
-#endif
-
-// <q> BLE_HIDS_ENABLED  - ble_hids - Human Interface Device Service
-
-
-#ifndef BLE_HIDS_ENABLED
-#define BLE_HIDS_ENABLED 0
-#endif
-
-// <e> BLE_HRS_C_ENABLED - ble_hrs_c - Heart Rate Service Client
-//==========================================================
-#ifndef BLE_HRS_C_ENABLED
-#define BLE_HRS_C_ENABLED 0
-#endif
-#if  BLE_HRS_C_ENABLED
-// <o> BLE_HRS_C_RR_INTERVALS_MAX_CNT - Maximum number of RR_INTERVALS per notification to be decoded
-#ifndef BLE_HRS_C_RR_INTERVALS_MAX_CNT
-#define BLE_HRS_C_RR_INTERVALS_MAX_CNT 30
-#endif
-
-#endif //BLE_HRS_C_ENABLED
-// </e>
-
-// <q> BLE_HRS_ENABLED  - ble_hrs - Heart Rate Service
-
-
-#ifndef BLE_HRS_ENABLED
-#define BLE_HRS_ENABLED 0
-#endif
-
-// <q> BLE_HTS_ENABLED  - ble_hts - Health Thermometer Service
-
-
-#ifndef BLE_HTS_ENABLED
-#define BLE_HTS_ENABLED 0
-#endif
-
-// <q> BLE_IAS_C_ENABLED  - ble_ias_c - Immediate Alert Service Client
-
-
-#ifndef BLE_IAS_C_ENABLED
-#define BLE_IAS_C_ENABLED 0
-#endif
-
-// <q> BLE_IAS_ENABLED  - ble_ias - Immediate Alert Service
-
-
-#ifndef BLE_IAS_ENABLED
-#define BLE_IAS_ENABLED 0
-#endif
-
-// <q> BLE_LBS_C_ENABLED  - ble_lbs_c - Nordic LED Button Service Client
-
-
-#ifndef BLE_LBS_C_ENABLED
-#define BLE_LBS_C_ENABLED 0
-#endif
-
-// <q> BLE_LBS_ENABLED  - ble_lbs - LED Button Service
-
-
-#ifndef BLE_LBS_ENABLED
-#define BLE_LBS_ENABLED 0
-#endif
-
-// <q> BLE_LLS_ENABLED  - ble_lls - Link Loss Service
-
-
-#ifndef BLE_LLS_ENABLED
-#define BLE_LLS_ENABLED 0
-#endif
-
-// <q> BLE_NUS_C_ENABLED  - ble_nus_c - Nordic UART Central Service
-
-
-#ifndef BLE_NUS_C_ENABLED
-#define BLE_NUS_C_ENABLED 0
-#endif
-
-// <q> BLE_NUS_ENABLED  - ble_nus - Nordic UART Service
-
-
-#ifndef BLE_NUS_ENABLED
-#define BLE_NUS_ENABLED 1
-#endif
-
-// <q> BLE_RSCS_C_ENABLED  - ble_rscs_c - Running Speed and Cadence Client
-
-
-#ifndef BLE_RSCS_C_ENABLED
-#define BLE_RSCS_C_ENABLED 0
-#endif
-
-// <q> BLE_RSCS_ENABLED  - ble_rscs - Running Speed and Cadence Service
-
-
-#ifndef BLE_RSCS_ENABLED
-#define BLE_RSCS_ENABLED 0
-#endif
-
-// <q> BLE_TPS_ENABLED  - ble_tps - TX Power Service
-
-
-#ifndef BLE_TPS_ENABLED
-#define BLE_TPS_ENABLED 0
-#endif
-
-// </h>
-//==========================================================
-
-// <h> nRF_Drivers
-
-//==========================================================
-// <e> APP_USBD_ENABLED - app_usbd - USB Device library
-//==========================================================
-#ifndef APP_USBD_ENABLED
-#define APP_USBD_ENABLED 0
-#endif
-#if  APP_USBD_ENABLED
-// <o> APP_USBD_VID - Vendor ID  <0x0000-0xFFFF>
-
-
-// <i> Vendor ID ordered from USB IF: http://www.usb.org/developers/vendor/
-
-#ifndef APP_USBD_VID
-#define APP_USBD_VID 0
-#endif
-
-// <o> APP_USBD_PID - Product ID  <0x0000-0xFFFF>
-
-
-// <i> Selected Product ID
-
-#ifndef APP_USBD_PID
-#define APP_USBD_PID 0
-#endif
-
-// <o> APP_USBD_DEVICE_VER_MAJOR - Device version, major part  <0-99>
-
-
-// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
-
-#ifndef APP_USBD_DEVICE_VER_MAJOR
-#define APP_USBD_DEVICE_VER_MAJOR 1
-#endif
-
-// <o> APP_USBD_DEVICE_VER_MINOR - Device version, minor part  <0-99>
-
-
-// <i> Device version, will be converted automatically to BCD notation. Use just decimal values.
-
-#ifndef APP_USBD_DEVICE_VER_MINOR
-#define APP_USBD_DEVICE_VER_MINOR 0
-#endif
-
-#endif //APP_USBD_ENABLED
-// </e>
-
-// <e> CLOCK_ENABLED - nrf_drv_clock - CLOCK peripheral driver
-//==========================================================
-#ifndef CLOCK_ENABLED
-#define CLOCK_ENABLED 1
-#endif
-#if  CLOCK_ENABLED
-// <o> CLOCK_CONFIG_XTAL_FREQ  - HF XTAL Frequency
-
-// <0=> Default (64 MHz)
-
-#ifndef CLOCK_CONFIG_XTAL_FREQ
-#define CLOCK_CONFIG_XTAL_FREQ 0
-#endif
-
-// <o> CLOCK_CONFIG_LF_SRC  - LF Clock Source
-
-// <0=> RC
-// <1=> XTAL
-// <2=> Synth
-
-#ifndef CLOCK_CONFIG_LF_SRC
-#define CLOCK_CONFIG_LF_SRC 1
-#endif
-
-// <o> CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef CLOCK_CONFIG_IRQ_PRIORITY
-#define CLOCK_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef CLOCK_CONFIG_LOG_ENABLED
-#define CLOCK_CONFIG_LOG_ENABLED 0
-#endif
-#if  CLOCK_CONFIG_LOG_ENABLED
-// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef CLOCK_CONFIG_LOG_LEVEL
-#define CLOCK_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef CLOCK_CONFIG_INFO_COLOR
-#define CLOCK_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef CLOCK_CONFIG_DEBUG_COLOR
-#define CLOCK_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //CLOCK_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //CLOCK_ENABLED
-// </e>
-
-// <e> COMP_ENABLED - nrf_drv_comp - COMP peripheral driver
-//==========================================================
-#ifndef COMP_ENABLED
-#define COMP_ENABLED 0
-#endif
-#if  COMP_ENABLED
-// <o> COMP_CONFIG_REF  - Reference voltage
-
-// <0=> Internal 1.2V
-// <1=> Internal 1.8V
-// <2=> Internal 2.4V
-// <4=> VDD
-// <7=> ARef
-
-#ifndef COMP_CONFIG_REF
-#define COMP_CONFIG_REF 1
-#endif
-
-// <o> COMP_CONFIG_MAIN_MODE  - Main mode
-
-// <0=> Single ended
-// <1=> Differential
-
-#ifndef COMP_CONFIG_MAIN_MODE
-#define COMP_CONFIG_MAIN_MODE 0
-#endif
-
-// <o> COMP_CONFIG_SPEED_MODE  - Speed mode
-
-// <0=> Low power
-// <1=> Normal
-// <2=> High speed
-
-#ifndef COMP_CONFIG_SPEED_MODE
-#define COMP_CONFIG_SPEED_MODE 2
-#endif
-
-// <o> COMP_CONFIG_HYST  - Hystheresis
-
-// <0=> No
-// <1=> 50mV
-
-#ifndef COMP_CONFIG_HYST
-#define COMP_CONFIG_HYST 0
-#endif
-
-// <o> COMP_CONFIG_ISOURCE  - Current Source
-
-// <0=> Off
-// <1=> 2.5 uA
-// <2=> 5 uA
-// <3=> 10 uA
-
-#ifndef COMP_CONFIG_ISOURCE
-#define COMP_CONFIG_ISOURCE 0
-#endif
-
-// <o> COMP_CONFIG_INPUT  - Analog input
-
-// <0=> 0
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef COMP_CONFIG_INPUT
-#define COMP_CONFIG_INPUT 0
-#endif
-
-// <o> COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef COMP_CONFIG_IRQ_PRIORITY
-#define COMP_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef COMP_CONFIG_LOG_ENABLED
-#define COMP_CONFIG_LOG_ENABLED 0
-#endif
-#if  COMP_CONFIG_LOG_ENABLED
-// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef COMP_CONFIG_LOG_LEVEL
-#define COMP_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef COMP_CONFIG_INFO_COLOR
-#define COMP_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef COMP_CONFIG_DEBUG_COLOR
-#define COMP_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //COMP_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //COMP_ENABLED
-// </e>
-
-// <e> EGU_ENABLED - nrf_drv_swi - SWI(EGU) peripheral driver
-//==========================================================
-#ifndef EGU_ENABLED
-#define EGU_ENABLED 0
-#endif
-#if  EGU_ENABLED
-// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef SWI_CONFIG_LOG_ENABLED
-#define SWI_CONFIG_LOG_ENABLED 0
-#endif
-#if  SWI_CONFIG_LOG_ENABLED
-// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef SWI_CONFIG_LOG_LEVEL
-#define SWI_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SWI_CONFIG_INFO_COLOR
-#define SWI_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SWI_CONFIG_DEBUG_COLOR
-#define SWI_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //SWI_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //EGU_ENABLED
-// </e>
-
-// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
-//==========================================================
-#ifndef GPIOTE_ENABLED
-#define GPIOTE_ENABLED 1
-#endif
-#if  GPIOTE_ENABLED
-// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins
-#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
-#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
-#endif
-
-// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
-#define GPIOTE_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef GPIOTE_CONFIG_LOG_ENABLED
-#define GPIOTE_CONFIG_LOG_ENABLED 0
-#endif
-#if  GPIOTE_CONFIG_LOG_ENABLED
-// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef GPIOTE_CONFIG_LOG_LEVEL
-#define GPIOTE_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef GPIOTE_CONFIG_INFO_COLOR
-#define GPIOTE_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef GPIOTE_CONFIG_DEBUG_COLOR
-#define GPIOTE_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //GPIOTE_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //GPIOTE_ENABLED
-// </e>
-
-// <e> I2S_ENABLED - nrf_drv_i2s - I2S peripheral driver
-//==========================================================
-#ifndef I2S_ENABLED
-#define I2S_ENABLED 0
-#endif
-#if  I2S_ENABLED
-// <o> I2S_CONFIG_SCK_PIN - SCK pin  <0-31>
-
-
-#ifndef I2S_CONFIG_SCK_PIN
-#define I2S_CONFIG_SCK_PIN 31
-#endif
-
-// <o> I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31>
-
-
-#ifndef I2S_CONFIG_LRCK_PIN
-#define I2S_CONFIG_LRCK_PIN 30
-#endif
-
-// <o> I2S_CONFIG_MCK_PIN - MCK pin
-#ifndef I2S_CONFIG_MCK_PIN
-#define I2S_CONFIG_MCK_PIN 255
-#endif
-
-// <o> I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31>
-
-
-#ifndef I2S_CONFIG_SDOUT_PIN
-#define I2S_CONFIG_SDOUT_PIN 29
-#endif
-
-// <o> I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31>
-
-
-#ifndef I2S_CONFIG_SDIN_PIN
-#define I2S_CONFIG_SDIN_PIN 28
-#endif
-
-// <o> I2S_CONFIG_MASTER  - Mode
-
-// <0=> Master
-// <1=> Slave
-
-#ifndef I2S_CONFIG_MASTER
-#define I2S_CONFIG_MASTER 0
-#endif
-
-// <o> I2S_CONFIG_FORMAT  - Format
-
-// <0=> I2S
-// <1=> Aligned
-
-#ifndef I2S_CONFIG_FORMAT
-#define I2S_CONFIG_FORMAT 0
-#endif
-
-// <o> I2S_CONFIG_ALIGN  - Alignment
-
-// <0=> Left
-// <1=> Right
-
-#ifndef I2S_CONFIG_ALIGN
-#define I2S_CONFIG_ALIGN 0
-#endif
-
-// <o> I2S_CONFIG_SWIDTH  - Sample width (bits)
-
-// <0=> 8
-// <1=> 16
-// <2=> 24
-
-#ifndef I2S_CONFIG_SWIDTH
-#define I2S_CONFIG_SWIDTH 1
-#endif
-
-// <o> I2S_CONFIG_CHANNELS  - Channels
-
-// <0=> Stereo
-// <1=> Left
-// <2=> Right
-
-#ifndef I2S_CONFIG_CHANNELS
-#define I2S_CONFIG_CHANNELS 1
-#endif
-
-// <o> I2S_CONFIG_MCK_SETUP  - MCK behavior
-
-// <0=> Disabled
-// <2147483648=> 32MHz/2
-// <1342177280=> 32MHz/3
-// <1073741824=> 32MHz/4
-// <805306368=> 32MHz/5
-// <671088640=> 32MHz/6
-// <536870912=> 32MHz/8
-// <402653184=> 32MHz/10
-// <369098752=> 32MHz/11
-// <285212672=> 32MHz/15
-// <268435456=> 32MHz/16
-// <201326592=> 32MHz/21
-// <184549376=> 32MHz/23
-// <142606336=> 32MHz/30
-// <138412032=> 32MHz/31
-// <134217728=> 32MHz/32
-// <100663296=> 32MHz/42
-// <68157440=> 32MHz/63
-// <34340864=> 32MHz/125
-
-#ifndef I2S_CONFIG_MCK_SETUP
-#define I2S_CONFIG_MCK_SETUP 536870912
-#endif
-
-// <o> I2S_CONFIG_RATIO  - MCK/LRCK ratio
-
-// <0=> 32x
-// <1=> 48x
-// <2=> 64x
-// <3=> 96x
-// <4=> 128x
-// <5=> 192x
-// <6=> 256x
-// <7=> 384x
-// <8=> 512x
-
-#ifndef I2S_CONFIG_RATIO
-#define I2S_CONFIG_RATIO 2000
-#endif
-
-// <o> I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef I2S_CONFIG_IRQ_PRIORITY
-#define I2S_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef I2S_CONFIG_LOG_ENABLED
-#define I2S_CONFIG_LOG_ENABLED 0
-#endif
-#if  I2S_CONFIG_LOG_ENABLED
-// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef I2S_CONFIG_LOG_LEVEL
-#define I2S_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef I2S_CONFIG_INFO_COLOR
-#define I2S_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef I2S_CONFIG_DEBUG_COLOR
-#define I2S_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //I2S_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //I2S_ENABLED
-// </e>
-
-// <e> LPCOMP_ENABLED - nrf_drv_lpcomp - LPCOMP peripheral driver
-//==========================================================
-#ifndef LPCOMP_ENABLED
-#define LPCOMP_ENABLED 0
-#endif
-#if  LPCOMP_ENABLED
-// <o> LPCOMP_CONFIG_REFERENCE  - Reference voltage
-
-// <0=> Supply 1/8
-// <1=> Supply 2/8
-// <2=> Supply 3/8
-// <3=> Supply 4/8
-// <4=> Supply 5/8
-// <5=> Supply 6/8
-// <6=> Supply 7/8
-// <8=> Supply 1/16 (nRF52)
-// <9=> Supply 3/16 (nRF52)
-// <10=> Supply 5/16 (nRF52)
-// <11=> Supply 7/16 (nRF52)
-// <12=> Supply 9/16 (nRF52)
-// <13=> Supply 11/16 (nRF52)
-// <14=> Supply 13/16 (nRF52)
-// <15=> Supply 15/16 (nRF52)
-// <7=> External Ref 0
-// <65543=> External Ref 1
-
-#ifndef LPCOMP_CONFIG_REFERENCE
-#define LPCOMP_CONFIG_REFERENCE 3
-#endif
-
-// <o> LPCOMP_CONFIG_DETECTION  - Detection
-
-// <0=> Crossing
-// <1=> Up
-// <2=> Down
-
-#ifndef LPCOMP_CONFIG_DETECTION
-#define LPCOMP_CONFIG_DETECTION 2
-#endif
-
-// <o> LPCOMP_CONFIG_INPUT  - Analog input
-
-// <0=> 0
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef LPCOMP_CONFIG_INPUT
-#define LPCOMP_CONFIG_INPUT 0
-#endif
-
-// <q> LPCOMP_CONFIG_HYST  - Hysteresis
-
-
-#ifndef LPCOMP_CONFIG_HYST
-#define LPCOMP_CONFIG_HYST 0
-#endif
-
-// <o> LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef LPCOMP_CONFIG_IRQ_PRIORITY
-#define LPCOMP_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef LPCOMP_CONFIG_LOG_ENABLED
-#define LPCOMP_CONFIG_LOG_ENABLED 0
-#endif
-#if  LPCOMP_CONFIG_LOG_ENABLED
-// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef LPCOMP_CONFIG_LOG_LEVEL
-#define LPCOMP_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef LPCOMP_CONFIG_INFO_COLOR
-#define LPCOMP_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef LPCOMP_CONFIG_DEBUG_COLOR
-#define LPCOMP_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //LPCOMP_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //LPCOMP_ENABLED
-// </e>
-
-// <e> PDM_ENABLED - nrf_drv_pdm - PDM peripheral driver
-//==========================================================
-#ifndef PDM_ENABLED
-#define PDM_ENABLED 0
-#endif
-#if  PDM_ENABLED
-// <o> PDM_CONFIG_MODE  - Mode
-
-// <0=> Stereo
-// <1=> Mono
-
-#ifndef PDM_CONFIG_MODE
-#define PDM_CONFIG_MODE 1
-#endif
-
-// <o> PDM_CONFIG_EDGE  - Edge
-
-// <0=> Left falling
-// <1=> Left rising
-
-#ifndef PDM_CONFIG_EDGE
-#define PDM_CONFIG_EDGE 0
-#endif
-
-// <o> PDM_CONFIG_CLOCK_FREQ  - Clock frequency
-
-// <134217728=> 1000k
-// <138412032=> 1032k (default)
-// <142606336=> 1067k
-
-#ifndef PDM_CONFIG_CLOCK_FREQ
-#define PDM_CONFIG_CLOCK_FREQ 138412032
-#endif
-
-// <o> PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef PDM_CONFIG_IRQ_PRIORITY
-#define PDM_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef PDM_CONFIG_LOG_ENABLED
-#define PDM_CONFIG_LOG_ENABLED 0
-#endif
-#if  PDM_CONFIG_LOG_ENABLED
-// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef PDM_CONFIG_LOG_LEVEL
-#define PDM_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PDM_CONFIG_INFO_COLOR
-#define PDM_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PDM_CONFIG_DEBUG_COLOR
-#define PDM_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //PDM_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //PDM_ENABLED
-// </e>
-
-// <e> PERIPHERAL_RESOURCE_SHARING_ENABLED - nrf_drv_common - Peripheral drivers common module
-//==========================================================
-#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
-#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
-#endif
-#if  PERIPHERAL_RESOURCE_SHARING_ENABLED
-// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef COMMON_CONFIG_LOG_ENABLED
-#define COMMON_CONFIG_LOG_ENABLED 0
-#endif
-#if  COMMON_CONFIG_LOG_ENABLED
-// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef COMMON_CONFIG_LOG_LEVEL
-#define COMMON_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef COMMON_CONFIG_INFO_COLOR
-#define COMMON_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef COMMON_CONFIG_DEBUG_COLOR
-#define COMMON_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //COMMON_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //PERIPHERAL_RESOURCE_SHARING_ENABLED
-// </e>
-
-// <e> POWER_ENABLED - nrf_drv_power - POWER peripheral driver
-//==========================================================
-#ifndef POWER_ENABLED
-#define POWER_ENABLED 0
-#endif
-#if  POWER_ENABLED
-// <o> POWER_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef POWER_CONFIG_IRQ_PRIORITY
-#define POWER_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
-
-
-// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
-
-#ifndef POWER_CONFIG_DEFAULT_DCDCEN
-#define POWER_CONFIG_DEFAULT_DCDCEN 0
-#endif
-
-// <q> POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
-
-
-// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
-
-#ifndef POWER_CONFIG_DEFAULT_DCDCENHV
-#define POWER_CONFIG_DEFAULT_DCDCENHV 0
-#endif
-
-#endif //POWER_ENABLED
-// </e>
-
-// <e> PPI_ENABLED - nrf_drv_ppi - PPI peripheral driver
-//==========================================================
-#ifndef PPI_ENABLED
-#define PPI_ENABLED 0
-#endif
-#if  PPI_ENABLED
-// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef PPI_CONFIG_LOG_ENABLED
-#define PPI_CONFIG_LOG_ENABLED 0
-#endif
-#if  PPI_CONFIG_LOG_ENABLED
-// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef PPI_CONFIG_LOG_LEVEL
-#define PPI_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PPI_CONFIG_INFO_COLOR
-#define PPI_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PPI_CONFIG_DEBUG_COLOR
-#define PPI_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //PPI_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //PPI_ENABLED
-// </e>
-
-// <e> PWM_ENABLED - nrf_drv_pwm - PWM peripheral driver
-//==========================================================
-#ifndef PWM_ENABLED
-#define PWM_ENABLED 1
-#endif
-#if  PWM_ENABLED
-// <o> PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31>
-
-
-#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
-#define PWM_DEFAULT_CONFIG_OUT0_PIN 2
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31>
-
-
-#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
-#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31>
-
-
-#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
-#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31>
-
-
-#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
-#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
-
-// <0=> 16 MHz
-// <1=> 8 MHz
-// <2=> 4 MHz
-// <3=> 2 MHz
-// <4=> 1 MHz
-// <5=> 500 kHz
-// <6=> 250 kHz
-// <7=> 125 MHz
-
-#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
-#define PWM_DEFAULT_CONFIG_BASE_CLOCK 7
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
-
-// <0=> Up
-// <1=> Up and Down
-
-#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
-#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_TOP_VALUE - Top value
-#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
-#define PWM_DEFAULT_CONFIG_TOP_VALUE 46
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
-
-// <0=> Common
-// <1=> Grouped
-// <2=> Individual
-// <3=> Waveform
-
-#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
-#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
-
-// <0=> Auto
-// <1=> Triggered
-
-#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
-#define PWM_DEFAULT_CONFIG_STEP_MODE 0
-#endif
-
-// <o> PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
-#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> PWM0_ENABLED  - Enable PWM0 instance
-
-
-#ifndef PWM0_ENABLED
-#define PWM0_ENABLED 1
-#endif
-
-// <q> PWM1_ENABLED  - Enable PWM1 instance
-
-
-#ifndef PWM1_ENABLED
-#define PWM1_ENABLED 0
-#endif
-
-// <q> PWM2_ENABLED  - Enable PWM2 instance
-
-
-#ifndef PWM2_ENABLED
-#define PWM2_ENABLED 0
-#endif
-
-// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef PWM_CONFIG_LOG_ENABLED
-#define PWM_CONFIG_LOG_ENABLED 0
-#endif
-#if  PWM_CONFIG_LOG_ENABLED
-// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef PWM_CONFIG_LOG_LEVEL
-#define PWM_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PWM_CONFIG_INFO_COLOR
-#define PWM_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef PWM_CONFIG_DEBUG_COLOR
-#define PWM_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //PWM_CONFIG_LOG_ENABLED
-// </e>
-
-// <e> PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED - Enables nRF52 Anomaly 109 workaround for PWM.
-
-// <i> The workaround uses interrupts to wake up the CPU and ensure
-// <i> it is active when PWM is about to start a DMA transfer. For
-// <i> initial transfer, done when a playback is started via PPI,
-// <i> a specific EGU instance is used to generate the interrupt.
-// <i> During the playback, the PWM interrupt triggered on SEQEND
-// <i> event of a preceding sequence is used to protect the transfer
-// <i> done for the next sequence to be played.
-//==========================================================
-#ifndef PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-#define PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
-#endif
-#if  PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-// <o> PWM_NRF52_ANOMALY_109_EGU_INSTANCE  - EGU instance used by the nRF52 Anomaly 109 workaround for PWM.
-
-// <0=> EGU0
-// <1=> EGU1
-// <2=> EGU2
-// <3=> EGU3
-// <4=> EGU4
-// <5=> EGU5
-
-#ifndef PWM_NRF52_ANOMALY_109_EGU_INSTANCE
-#define PWM_NRF52_ANOMALY_109_EGU_INSTANCE 5
-#endif
-
-#endif //PWM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-// </e>
-
-#endif //PWM_ENABLED
-// </e>
-
-// <e> QDEC_ENABLED - nrf_drv_qdec - QDEC peripheral driver
-//==========================================================
-#ifndef QDEC_ENABLED
-#define QDEC_ENABLED 0
-#endif
-#if  QDEC_ENABLED
-// <o> QDEC_CONFIG_REPORTPER  - Report period
-
-// <0=> 10 Samples
-// <1=> 40 Samples
-// <2=> 80 Samples
-// <3=> 120 Samples
-// <4=> 160 Samples
-// <5=> 200 Samples
-// <6=> 240 Samples
-// <7=> 280 Samples
-
-#ifndef QDEC_CONFIG_REPORTPER
-#define QDEC_CONFIG_REPORTPER 0
-#endif
-
-// <o> QDEC_CONFIG_SAMPLEPER  - Sample period
-
-// <0=> 128 us
-// <1=> 256 us
-// <2=> 512 us
-// <3=> 1024 us
-// <4=> 2048 us
-// <5=> 4096 us
-// <6=> 8192 us
-// <7=> 16384 us
-
-#ifndef QDEC_CONFIG_SAMPLEPER
-#define QDEC_CONFIG_SAMPLEPER 7
-#endif
-
-// <o> QDEC_CONFIG_PIO_A - A pin  <0-31>
-
-
-#ifndef QDEC_CONFIG_PIO_A
-#define QDEC_CONFIG_PIO_A 31
-#endif
-
-// <o> QDEC_CONFIG_PIO_B - B pin  <0-31>
-
-
-#ifndef QDEC_CONFIG_PIO_B
-#define QDEC_CONFIG_PIO_B 31
-#endif
-
-// <o> QDEC_CONFIG_PIO_LED - LED pin  <0-31>
-
-
-#ifndef QDEC_CONFIG_PIO_LED
-#define QDEC_CONFIG_PIO_LED 31
-#endif
-
-// <o> QDEC_CONFIG_LEDPRE - LED pre
-#ifndef QDEC_CONFIG_LEDPRE
-#define QDEC_CONFIG_LEDPRE 511
-#endif
-
-// <o> QDEC_CONFIG_LEDPOL  - LED polarity
-
-// <0=> Active low
-// <1=> Active high
-
-#ifndef QDEC_CONFIG_LEDPOL
-#define QDEC_CONFIG_LEDPOL 1
-#endif
-
-// <q> QDEC_CONFIG_DBFEN  - Debouncing enable
-
-
-#ifndef QDEC_CONFIG_DBFEN
-#define QDEC_CONFIG_DBFEN 0
-#endif
-
-// <q> QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
-
-
-#ifndef QDEC_CONFIG_SAMPLE_INTEN
-#define QDEC_CONFIG_SAMPLE_INTEN 0
-#endif
-
-// <o> QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef QDEC_CONFIG_IRQ_PRIORITY
-#define QDEC_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef QDEC_CONFIG_LOG_ENABLED
-#define QDEC_CONFIG_LOG_ENABLED 0
-#endif
-#if  QDEC_CONFIG_LOG_ENABLED
-// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef QDEC_CONFIG_LOG_LEVEL
-#define QDEC_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef QDEC_CONFIG_INFO_COLOR
-#define QDEC_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef QDEC_CONFIG_DEBUG_COLOR
-#define QDEC_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //QDEC_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //QDEC_ENABLED
-// </e>
-
-// <e> RNG_ENABLED - nrf_drv_rng - RNG peripheral driver
-//==========================================================
-#ifndef RNG_ENABLED
-#define RNG_ENABLED 0
-#endif
-#if  RNG_ENABLED
-// <q> RNG_CONFIG_ERROR_CORRECTION  - Error correction
-
-
-#ifndef RNG_CONFIG_ERROR_CORRECTION
-#define RNG_CONFIG_ERROR_CORRECTION 0
-#endif
-
-// <o> RNG_CONFIG_POOL_SIZE - Pool size
-#ifndef RNG_CONFIG_POOL_SIZE
-#define RNG_CONFIG_POOL_SIZE 32
-#endif
-
-// <o> RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef RNG_CONFIG_IRQ_PRIORITY
-#define RNG_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef RNG_CONFIG_LOG_ENABLED
-#define RNG_CONFIG_LOG_ENABLED 0
-#endif
-#if  RNG_CONFIG_LOG_ENABLED
-// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef RNG_CONFIG_LOG_LEVEL
-#define RNG_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef RNG_CONFIG_INFO_COLOR
-#define RNG_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef RNG_CONFIG_DEBUG_COLOR
-#define RNG_CONFIG_DEBUG_COLOR 0
-#endif
-
-// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
-
-
-#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
-#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
-#endif
-
-#endif //RNG_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //RNG_ENABLED
-// </e>
-
-// <e> RTC_ENABLED - nrf_drv_rtc - RTC peripheral driver
-//==========================================================
-#ifndef RTC_ENABLED
-#define RTC_ENABLED 0
-#endif
-#if  RTC_ENABLED
-// <o> RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768>
-
-
-#ifndef RTC_DEFAULT_CONFIG_FREQUENCY
-#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
-#endif
-
-// <q> RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
-
-
-#ifndef RTC_DEFAULT_CONFIG_RELIABLE
-#define RTC_DEFAULT_CONFIG_RELIABLE 0
-#endif
-
-// <o> RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef RTC_DEFAULT_CONFIG_IRQ_PRIORITY
-#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> RTC0_ENABLED  - Enable RTC0 instance
-
-
-#ifndef RTC0_ENABLED
-#define RTC0_ENABLED 0
-#endif
-
-// <q> RTC1_ENABLED  - Enable RTC1 instance
-
-
-#ifndef RTC1_ENABLED
-#define RTC1_ENABLED 0
-#endif
-
-// <q> RTC2_ENABLED  - Enable RTC2 instance
-
-
-#ifndef RTC2_ENABLED
-#define RTC2_ENABLED 0
-#endif
-
-// <o> NRF_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt
-#ifndef NRF_MAXIMUM_LATENCY_US
-#define NRF_MAXIMUM_LATENCY_US 2000
-#endif
-
-// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef RTC_CONFIG_LOG_ENABLED
-#define RTC_CONFIG_LOG_ENABLED 0
-#endif
-#if  RTC_CONFIG_LOG_ENABLED
-// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef RTC_CONFIG_LOG_LEVEL
-#define RTC_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef RTC_CONFIG_INFO_COLOR
-#define RTC_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef RTC_CONFIG_DEBUG_COLOR
-#define RTC_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //RTC_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //RTC_ENABLED
-// </e>
-
-// <e> SAADC_ENABLED - nrf_drv_saadc - SAADC peripheral driver
-//==========================================================
-#ifndef SAADC_ENABLED
-#define SAADC_ENABLED 1
-#endif
-#if  SAADC_ENABLED
-// <o> SAADC_CONFIG_RESOLUTION  - Resolution
-
-// <0=> 8 bit
-// <1=> 10 bit
-// <2=> 12 bit
-// <3=> 14 bit
-
-#ifndef SAADC_CONFIG_RESOLUTION
-#define SAADC_CONFIG_RESOLUTION 2
-#endif
-
-// <o> SAADC_CONFIG_OVERSAMPLE  - Sample period
-
-// <0=> Disabled
-// <1=> 2x
-// <2=> 4x
-// <3=> 8x
-// <4=> 16x
-// <5=> 32x
-// <6=> 64x
-// <7=> 128x
-// <8=> 256x
-
-#ifndef SAADC_CONFIG_OVERSAMPLE
-#define SAADC_CONFIG_OVERSAMPLE 0
-#endif
-
-// <q> SAADC_CONFIG_LP_MODE  - Enabling low power mode
-
-
-#ifndef SAADC_CONFIG_LP_MODE
-#define SAADC_CONFIG_LP_MODE 0
-#endif
-
-// <o> SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef SAADC_CONFIG_IRQ_PRIORITY
-#define SAADC_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef SAADC_CONFIG_LOG_ENABLED
-#define SAADC_CONFIG_LOG_ENABLED 0
-#endif
-#if  SAADC_CONFIG_LOG_ENABLED
-// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef SAADC_CONFIG_LOG_LEVEL
-#define SAADC_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SAADC_CONFIG_INFO_COLOR
-#define SAADC_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SAADC_CONFIG_DEBUG_COLOR
-#define SAADC_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //SAADC_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //SAADC_ENABLED
-// </e>
-
-// <e> SPIS_ENABLED - nrf_drv_spis - SPI Slave driver
-//==========================================================
-#ifndef SPIS_ENABLED
-#define SPIS_ENABLED 0
-#endif
-#if  SPIS_ENABLED
-// <o> SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
-#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <o> SPIS_DEFAULT_MODE  - Mode
-
-// <0=> MODE_0
-// <1=> MODE_1
-// <2=> MODE_2
-// <3=> MODE_3
-
-#ifndef SPIS_DEFAULT_MODE
-#define SPIS_DEFAULT_MODE 0
-#endif
-
-// <o> SPIS_DEFAULT_BIT_ORDER  - SPIS default bit order
-
-// <0=> MSB first
-// <1=> LSB first
-
-#ifndef SPIS_DEFAULT_BIT_ORDER
-#define SPIS_DEFAULT_BIT_ORDER 0
-#endif
-
-// <o> SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255>
-
-
-#ifndef SPIS_DEFAULT_DEF
-#define SPIS_DEFAULT_DEF 255
-#endif
-
-// <o> SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255>
-
-
-#ifndef SPIS_DEFAULT_ORC
-#define SPIS_DEFAULT_ORC 255
-#endif
-
-// <q> SPIS0_ENABLED  - Enable SPIS0 instance
-
-
-#ifndef SPIS0_ENABLED
-#define SPIS0_ENABLED 0
-#endif
-
-// <q> SPIS1_ENABLED  - Enable SPIS1 instance
-
-
-#ifndef SPIS1_ENABLED
-#define SPIS1_ENABLED 0
-#endif
-
-// <q> SPIS2_ENABLED  - Enable SPIS2 instance
-
-
-#ifndef SPIS2_ENABLED
-#define SPIS2_ENABLED 0
-#endif
-
-// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef SPIS_CONFIG_LOG_ENABLED
-#define SPIS_CONFIG_LOG_ENABLED 0
-#endif
-#if  SPIS_CONFIG_LOG_ENABLED
-// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef SPIS_CONFIG_LOG_LEVEL
-#define SPIS_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SPIS_CONFIG_INFO_COLOR
-#define SPIS_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SPIS_CONFIG_DEBUG_COLOR
-#define SPIS_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //SPIS_CONFIG_LOG_ENABLED
-// </e>
-
-// <q> SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 Anomaly 109 workaround for SPIS.
-
-
-// <i> The workaround uses a GPIOTE channel to generate interrupts
-// <i> on falling edges detected on the CSN line. This will make
-// <i> the CPU active for the moment when SPIS starts DMA transfers,
-// <i> and this way the transfers will be protected.
-// <i> This workaround uses GPIOTE driver, so this driver must be
-// <i> enabled as well.
-
-#ifndef SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-#define SPIS_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
-#endif
-
-#endif //SPIS_ENABLED
-// </e>
-
-// <e> SPI_ENABLED - nrf_drv_spi - SPI/SPIM peripheral driver
-//==========================================================
-#ifndef SPI_ENABLED
-#define SPI_ENABLED 0
-#endif
-#if  SPI_ENABLED
-// <o> SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
-#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> SPI0_ENABLED - Enable SPI0 instance
-//==========================================================
-#ifndef SPI0_ENABLED
-#define SPI0_ENABLED 0
-#endif
-#if  SPI0_ENABLED
-// <q> SPI0_USE_EASY_DMA  - Use EasyDMA
-
-
-#ifndef SPI0_USE_EASY_DMA
-#define SPI0_USE_EASY_DMA 1
-#endif
-
-// <o> SPI0_DEFAULT_FREQUENCY  - SPI frequency
-
-// <33554432=> 125 kHz
-// <67108864=> 250 kHz
-// <134217728=> 500 kHz
-// <268435456=> 1 MHz
-// <536870912=> 2 MHz
-// <1073741824=> 4 MHz
-// <2147483648=> 8 MHz
-
-#ifndef SPI0_DEFAULT_FREQUENCY
-#define SPI0_DEFAULT_FREQUENCY 1073741824
-#endif
-
-#endif //SPI0_ENABLED
-// </e>
-
-// <e> SPI1_ENABLED - Enable SPI1 instance
-//==========================================================
-#ifndef SPI1_ENABLED
-#define SPI1_ENABLED 0
-#endif
-#if  SPI1_ENABLED
-// <q> SPI1_USE_EASY_DMA  - Use EasyDMA
-
-
-#ifndef SPI1_USE_EASY_DMA
-#define SPI1_USE_EASY_DMA 1
-#endif
-
-// <o> SPI1_DEFAULT_FREQUENCY  - SPI frequency
-
-// <33554432=> 125 kHz
-// <67108864=> 250 kHz
-// <134217728=> 500 kHz
-// <268435456=> 1 MHz
-// <536870912=> 2 MHz
-// <1073741824=> 4 MHz
-// <2147483648=> 8 MHz
-
-#ifndef SPI1_DEFAULT_FREQUENCY
-#define SPI1_DEFAULT_FREQUENCY 1073741824
-#endif
-
-#endif //SPI1_ENABLED
-// </e>
-
-// <e> SPI2_ENABLED - Enable SPI2 instance
-//==========================================================
-#ifndef SPI2_ENABLED
-#define SPI2_ENABLED 0
-#endif
-#if  SPI2_ENABLED
-// <q> SPI2_USE_EASY_DMA  - Use EasyDMA
-
-
-#ifndef SPI2_USE_EASY_DMA
-#define SPI2_USE_EASY_DMA 1
-#endif
-
-// <q> SPI2_DEFAULT_FREQUENCY  - Use EasyDMA
-
-
-#ifndef SPI2_DEFAULT_FREQUENCY
-#define SPI2_DEFAULT_FREQUENCY 1
-#endif
-
-#endif //SPI2_ENABLED
-// </e>
-
-// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef SPI_CONFIG_LOG_ENABLED
-#define SPI_CONFIG_LOG_ENABLED 0
-#endif
-#if  SPI_CONFIG_LOG_ENABLED
-// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef SPI_CONFIG_LOG_LEVEL
-#define SPI_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SPI_CONFIG_INFO_COLOR
-#define SPI_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef SPI_CONFIG_DEBUG_COLOR
-#define SPI_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //SPI_CONFIG_LOG_ENABLED
-// </e>
-
-// <q> SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for SPIM.
-
-
-// <i> The workaround uses interrupts to wake up the CPU by catching
-// <i> a start event of zero-length transmission to start the clock. This
-// <i> ensures that the DMA transfer will be executed without issues and
-// <i> that the proper transfer will be started. See more in the Errata
-// <i> document or Anomaly 109 Addendum located at
-// <i> https://infocenter.nordicsemi.com/
-
-#ifndef SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-#define SPIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
-#endif
-
-#endif //SPI_ENABLED
-// </e>
-
-// <e> TIMER_ENABLED - nrf_drv_timer - TIMER periperal driver
-//==========================================================
-#ifndef TIMER_ENABLED
-#define TIMER_ENABLED 0
-#endif
-#if  TIMER_ENABLED
-// <o> TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
-
-// <0=> 16 MHz
-// <1=> 8 MHz
-// <2=> 4 MHz
-// <3=> 2 MHz
-// <4=> 1 MHz
-// <5=> 500 kHz
-// <6=> 250 kHz
-// <7=> 125 kHz
-// <8=> 62.5 kHz
-// <9=> 31.25 kHz
-
-#ifndef TIMER_DEFAULT_CONFIG_FREQUENCY
-#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
-#endif
-
-// <o> TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
-
-// <0=> Timer
-// <1=> Counter
-
-#ifndef TIMER_DEFAULT_CONFIG_MODE
-#define TIMER_DEFAULT_CONFIG_MODE 0
-#endif
-
-// <o> TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
-
-// <0=> 16 bit
-// <1=> 8 bit
-// <2=> 24 bit
-// <3=> 32 bit
-
-#ifndef TIMER_DEFAULT_CONFIG_BIT_WIDTH
-#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
-#endif
-
-// <o> TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
-#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> TIMER0_ENABLED  - Enable TIMER0 instance
-
-
-#ifndef TIMER0_ENABLED
-#define TIMER0_ENABLED 0
-#endif
-
-// <q> TIMER1_ENABLED  - Enable TIMER1 instance
-
-
-#ifndef TIMER1_ENABLED
-#define TIMER1_ENABLED 0
-#endif
-
-// <q> TIMER2_ENABLED  - Enable TIMER2 instance
-
-
-#ifndef TIMER2_ENABLED
-#define TIMER2_ENABLED 0
-#endif
-
-// <q> TIMER3_ENABLED  - Enable TIMER3 instance
-
-
-#ifndef TIMER3_ENABLED
-#define TIMER3_ENABLED 0
-#endif
-
-// <q> TIMER4_ENABLED  - Enable TIMER4 instance
-
-
-#ifndef TIMER4_ENABLED
-#define TIMER4_ENABLED 0
-#endif
-
-// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef TIMER_CONFIG_LOG_ENABLED
-#define TIMER_CONFIG_LOG_ENABLED 0
-#endif
-#if  TIMER_CONFIG_LOG_ENABLED
-// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef TIMER_CONFIG_LOG_LEVEL
-#define TIMER_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TIMER_CONFIG_INFO_COLOR
-#define TIMER_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TIMER_CONFIG_DEBUG_COLOR
-#define TIMER_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //TIMER_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //TIMER_ENABLED
-// </e>
-
-// <e> TWIS_ENABLED - nrf_drv_twis - TWIS peripheral driver
-//==========================================================
-#ifndef TWIS_ENABLED
-#define TWIS_ENABLED 0
-#endif
-#if  TWIS_ENABLED
-// <o> TWIS_DEFAULT_CONFIG_ADDR0 - Address0
-#ifndef TWIS_DEFAULT_CONFIG_ADDR0
-#define TWIS_DEFAULT_CONFIG_ADDR0 0
-#endif
-
-// <o> TWIS_DEFAULT_CONFIG_ADDR1 - Address1
-#ifndef TWIS_DEFAULT_CONFIG_ADDR1
-#define TWIS_DEFAULT_CONFIG_ADDR1 0
-#endif
-
-// <o> TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
-
-// <0=> Disabled
-// <1=> Pull down
-// <3=> Pull up
-
-#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
-#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
-#endif
-
-// <o> TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
-
-// <0=> Disabled
-// <1=> Pull down
-// <3=> Pull up
-
-#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
-#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
-#endif
-
-// <o> TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
-#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> TWIS0_ENABLED  - Enable TWIS0 instance
-
-
-#ifndef TWIS0_ENABLED
-#define TWIS0_ENABLED 0
-#endif
-
-// <q> TWIS1_ENABLED  - Enable TWIS1 instance
-
-
-#ifndef TWIS1_ENABLED
-#define TWIS1_ENABLED 0
-#endif
-
-// <q> TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
-
-
-// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
-
-#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
-#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
-#endif
-
-// <q> TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
-
-
-// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
-
-#ifndef TWIS_NO_SYNC_MODE
-#define TWIS_NO_SYNC_MODE 0
-#endif
-
-// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef TWIS_CONFIG_LOG_ENABLED
-#define TWIS_CONFIG_LOG_ENABLED 0
-#endif
-#if  TWIS_CONFIG_LOG_ENABLED
-// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef TWIS_CONFIG_LOG_LEVEL
-#define TWIS_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TWIS_CONFIG_INFO_COLOR
-#define TWIS_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TWIS_CONFIG_DEBUG_COLOR
-#define TWIS_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //TWIS_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //TWIS_ENABLED
-// </e>
-
-// <e> TWI_ENABLED - nrf_drv_twi - TWI/TWIM peripheral driver
-//==========================================================
-#ifndef TWI_ENABLED
-#define TWI_ENABLED 0
-#endif
-#if  TWI_ENABLED
-// <o> TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
-
-// <26738688=> 100k
-// <67108864=> 250k
-// <104857600=> 400k
-
-#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
-#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
-#endif
-
-// <q> TWI_DEFAULT_CONFIG_CLR_BUS_INIT  - Enables bus clearing procedure during init
-
-
-#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
-#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
-#endif
-
-// <q> TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
-
-
-#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
-#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
-#endif
-
-// <o> TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
-#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> TWI0_ENABLED - Enable TWI0 instance
-//==========================================================
-#ifndef TWI0_ENABLED
-#define TWI0_ENABLED 0
-#endif
-#if  TWI0_ENABLED
-// <q> TWI0_USE_EASY_DMA  - Use EasyDMA (if present)
-
-
-#ifndef TWI0_USE_EASY_DMA
-#define TWI0_USE_EASY_DMA 0
-#endif
-
-#endif //TWI0_ENABLED
-// </e>
-
-// <e> TWI1_ENABLED - Enable TWI1 instance
-//==========================================================
-#ifndef TWI1_ENABLED
-#define TWI1_ENABLED 0
-#endif
-#if  TWI1_ENABLED
-// <q> TWI1_USE_EASY_DMA  - Use EasyDMA (if present)
-
-
-#ifndef TWI1_USE_EASY_DMA
-#define TWI1_USE_EASY_DMA 0
-#endif
-
-#endif //TWI1_ENABLED
-// </e>
-
-// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef TWI_CONFIG_LOG_ENABLED
-#define TWI_CONFIG_LOG_ENABLED 0
-#endif
-#if  TWI_CONFIG_LOG_ENABLED
-// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef TWI_CONFIG_LOG_LEVEL
-#define TWI_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TWI_CONFIG_INFO_COLOR
-#define TWI_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef TWI_CONFIG_DEBUG_COLOR
-#define TWI_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //TWI_CONFIG_LOG_ENABLED
-// </e>
-
-// <q> TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED  - Enables nRF52 anomaly 109 workaround for TWIM.
-
-
-// <i> The workaround uses interrupts to wake up the CPU by catching
-// <i> the start event of zero-frequency transmission, clear the
-// <i> peripheral, set desired frequency, start the peripheral, and
-// <i> the proper transmission. See more in the Errata document or
-// <i> Anomaly 109 Addendum located at https://infocenter.nordicsemi.com/
-
-#ifndef TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED
-#define TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED 0
-#endif
-
-#endif //TWI_ENABLED
-// </e>
-
-// <e> UART_ENABLED - nrf_drv_uart - UART/UARTE peripheral driver
-//==========================================================
-#ifndef UART_ENABLED
-#define UART_ENABLED 1
-#endif
-#if  UART_ENABLED
-// <o> UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
-
-// <0=> Disabled
-// <1=> Enabled
-
-#ifndef UART_DEFAULT_CONFIG_HWFC
-#define UART_DEFAULT_CONFIG_HWFC 0
-#endif
-
-// <o> UART_DEFAULT_CONFIG_PARITY  - Parity
-
-// <0=> Excluded
-// <14=> Included
-
-#ifndef UART_DEFAULT_CONFIG_PARITY
-#define UART_DEFAULT_CONFIG_PARITY 0
-#endif
-
-// <o> UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
-
-// <323584=> 1200 baud
-// <643072=> 2400 baud
-// <1290240=> 4800 baud
-// <2576384=> 9600 baud
-// <3862528=> 14400 baud
-// <5152768=> 19200 baud
-// <7716864=> 28800 baud
-// <10289152=> 38400 baud
-// <15400960=> 57600 baud
-// <20615168=> 76800 baud
-// <30801920=> 115200 baud
-// <61865984=> 230400 baud
-// <67108864=> 250000 baud
-// <121634816=> 460800 baud
-// <251658240=> 921600 baud
-// <268435456=> 57600 baud
-
-#ifndef UART_DEFAULT_CONFIG_BAUDRATE
-#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
-#endif
-
-// <o> UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef UART_DEFAULT_CONFIG_IRQ_PRIORITY
-#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <q> UART_EASY_DMA_SUPPORT  - Driver supporting EasyDMA
-
-
-#ifndef UART_EASY_DMA_SUPPORT
-#define UART_EASY_DMA_SUPPORT 0
-#endif
-
-// <q> UART_LEGACY_SUPPORT  - Driver supporting Legacy mode
-
-
-#ifndef UART_LEGACY_SUPPORT
-#define UART_LEGACY_SUPPORT 1
-#endif
-
-// <e> UART0_ENABLED - Enable UART0 instance
-//==========================================================
-#ifndef UART0_ENABLED
-#define UART0_ENABLED 1
-#endif
-#if  UART0_ENABLED
-// <q> UART0_CONFIG_USE_EASY_DMA  - Default setting for using EasyDMA
-
-
-#ifndef UART0_CONFIG_USE_EASY_DMA
-#define UART0_CONFIG_USE_EASY_DMA 0
-#endif
-
-#endif //UART0_ENABLED
-// </e>
-
-// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef UART_CONFIG_LOG_ENABLED
-#define UART_CONFIG_LOG_ENABLED 0
-#endif
-#if  UART_CONFIG_LOG_ENABLED
-// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef UART_CONFIG_LOG_LEVEL
-#define UART_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef UART_CONFIG_INFO_COLOR
-#define UART_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef UART_CONFIG_DEBUG_COLOR
-#define UART_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //UART_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //UART_ENABLED
-// </e>
-
-// <e> USBD_ENABLED - nrf_drv_usbd - USB driver
-//==========================================================
-#ifndef USBD_ENABLED
-#define USBD_ENABLED 0
-#endif
-#if  USBD_ENABLED
-// <o> USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef USBD_CONFIG_IRQ_PRIORITY
-#define USBD_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <o> NRF_DRV_USBD_DMASCHEDULER_MODE  - USBD SMA scheduler working scheme
-
-// <0=> Prioritized access
-// <1=> Round Robin
-
-#ifndef NRF_DRV_USBD_DMASCHEDULER_MODE
-#define NRF_DRV_USBD_DMASCHEDULER_MODE 0
-#endif
-
-// <q> NRF_USBD_DRV_LOG_ENABLED  - Enable logging
-
-
-#ifndef NRF_USBD_DRV_LOG_ENABLED
-#define NRF_USBD_DRV_LOG_ENABLED 0
-#endif
-
-#endif //USBD_ENABLED
-// </e>
-
-// <e> WDT_ENABLED - nrf_drv_wdt - WDT peripheral driver
-//==========================================================
-#ifndef WDT_ENABLED
-#define WDT_ENABLED 0
-#endif
-#if  WDT_ENABLED
-// <o> WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
-
-// <1=> Run in SLEEP, Pause in HALT
-// <8=> Pause in SLEEP, Run in HALT
-// <9=> Run in SLEEP and HALT
-// <0=> Pause in SLEEP and HALT
-
-#ifndef WDT_CONFIG_BEHAVIOUR
-#define WDT_CONFIG_BEHAVIOUR 1
-#endif
-
-// <o> WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295>
-
-
-#ifndef WDT_CONFIG_RELOAD_VALUE
-#define WDT_CONFIG_RELOAD_VALUE 2000
-#endif
-
-// <o> WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef WDT_CONFIG_IRQ_PRIORITY
-#define WDT_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
-//==========================================================
-#ifndef WDT_CONFIG_LOG_ENABLED
-#define WDT_CONFIG_LOG_ENABLED 0
-#endif
-#if  WDT_CONFIG_LOG_ENABLED
-// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef WDT_CONFIG_LOG_LEVEL
-#define WDT_CONFIG_LOG_LEVEL 3
-#endif
-
-// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef WDT_CONFIG_INFO_COLOR
-#define WDT_CONFIG_INFO_COLOR 0
-#endif
-
-// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef WDT_CONFIG_DEBUG_COLOR
-#define WDT_CONFIG_DEBUG_COLOR 0
-#endif
-
-#endif //WDT_CONFIG_LOG_ENABLED
-// </e>
-
-#endif //WDT_ENABLED
-// </e>
-
-// </h>
-//==========================================================
-
-// <h> nRF_Libraries
-
-//==========================================================
-// <q> APP_FIFO_ENABLED  - app_fifo - Software FIFO implementation
-
-
-#ifndef APP_FIFO_ENABLED
-#define APP_FIFO_ENABLED 1
-#endif
-
-// <q> APP_GPIOTE_ENABLED  - app_gpiote - GPIOTE events dispatcher
-
-
-#ifndef APP_GPIOTE_ENABLED
-#define APP_GPIOTE_ENABLED 0
-#endif
-
-// <q> APP_PWM_ENABLED  - app_pwm - PWM functionality
-
-
-#ifndef APP_PWM_ENABLED
-#define APP_PWM_ENABLED 0
-#endif
-
-// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
-//==========================================================
-#ifndef APP_SCHEDULER_ENABLED
-#define APP_SCHEDULER_ENABLED 1
-#endif
-#if  APP_SCHEDULER_ENABLED
-// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
-
-
-#ifndef APP_SCHEDULER_WITH_PAUSE
-#define APP_SCHEDULER_WITH_PAUSE 0
-#endif
-
-// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
-
-
-#ifndef APP_SCHEDULER_WITH_PROFILER
-#define APP_SCHEDULER_WITH_PROFILER 0
-#endif
-
-#endif //APP_SCHEDULER_ENABLED
-// </e>
-
-// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
-//==========================================================
-#ifndef APP_TIMER_ENABLED
-#define APP_TIMER_ENABLED 1
-#endif
-#if  APP_TIMER_ENABLED
-// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
-
-// <0=> 32768 Hz
-// <1=> 16384 Hz
-// <3=> 8192 Hz
-// <7=> 4096 Hz
-// <15=> 2048 Hz
-// <31=> 1024 Hz
-
-#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
-#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
-#endif
-
-// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
-
-
-// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
-// <0=> 0 (highest)
-// <1=> 1
-// <2=> 2
-// <3=> 3
-// <4=> 4
-// <5=> 5
-// <6=> 6
-// <7=> 7
-
-#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
-#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
-#endif
-
-// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue.
-// <i> Size of the queue depends on how many timers are used
-// <i> in the system, how often timers are started and overall
-// <i> system latency. If queue size is too small app_timer calls
-// <i> will fail.
-
-#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
-#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
-#endif
-
-// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
-
-
-#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
-#define APP_TIMER_CONFIG_USE_SCHEDULER 0
-#endif
-
-// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
-
-
-#ifndef APP_TIMER_WITH_PROFILER
-#define APP_TIMER_WITH_PROFILER 0
-#endif
-
-// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
-
-
-// <i> If option is enabled RTC is kept running even if there is no active timers.
-// <i> This option can be used when app_timer is used for timestamping.
-
-#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
-#define APP_TIMER_KEEPS_RTC_ACTIVE 0
-#endif
-
-// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
-
-// <0=> 0
-// <1=> 1
-
-#ifndef APP_TIMER_CONFIG_SWI_NUMBER
-#define APP_TIMER_CONFIG_SWI_NUMBER 0
-#endif
-
-#endif //APP_TIMER_ENABLED
-// </e>
-
-// <q> APP_TWI_ENABLED  - app_twi - TWI transaction manager
-
-
-#ifndef APP_TWI_ENABLED
-#define APP_TWI_ENABLED 0
-#endif
-
-// <e> APP_UART_ENABLED - app_uart - UART driver
-//==========================================================
-#ifndef APP_UART_ENABLED
-#define APP_UART_ENABLED 1
-#endif
-#if  APP_UART_ENABLED
-// <o> APP_UART_DRIVER_INSTANCE  - UART instance used
-
-// <0=> 0
-
-#ifndef APP_UART_DRIVER_INSTANCE
-#define APP_UART_DRIVER_INSTANCE 0
-#endif
-
-#endif //APP_UART_ENABLED
-// </e>
-
-// <q> APP_USBD_CLASS_AUDIO_ENABLED  - app_usbd_audio - USB AUDIO class
-
-
-#ifndef APP_USBD_CLASS_AUDIO_ENABLED
-#define APP_USBD_CLASS_AUDIO_ENABLED 0
-#endif
-
-// <q> APP_USBD_CLASS_HID_ENABLED  - app_usbd_hid - USB HID class
-
-
-#ifndef APP_USBD_CLASS_HID_ENABLED
-#define APP_USBD_CLASS_HID_ENABLED 0
-#endif
-
-// <q> APP_USBD_HID_GENERIC_ENABLED  - app_usbd_hid_generic - USB HID generic
-
-
-#ifndef APP_USBD_HID_GENERIC_ENABLED
-#define APP_USBD_HID_GENERIC_ENABLED 0
-#endif
-
-// <q> APP_USBD_HID_KBD_ENABLED  - app_usbd_hid_kbd - USB HID keyboard
-
-
-#ifndef APP_USBD_HID_KBD_ENABLED
-#define APP_USBD_HID_KBD_ENABLED 0
-#endif
-
-// <q> APP_USBD_HID_MOUSE_ENABLED  - app_usbd_hid_mouse - USB HID mouse
-
-
-#ifndef APP_USBD_HID_MOUSE_ENABLED
-#define APP_USBD_HID_MOUSE_ENABLED 0
-#endif
-
-// <q> BUTTON_ENABLED  - app_button - buttons handling module
-
-
-#ifndef BUTTON_ENABLED
-#define BUTTON_ENABLED 1
-#endif
-
-// <q> CRC16_ENABLED  - crc16 - CRC16 calculation routines
-
-
-#ifndef CRC16_ENABLED
-#define CRC16_ENABLED 0
-#endif
-
-// <q> CRC32_ENABLED  - crc32 - CRC32 calculation routines
-
-
-#ifndef CRC32_ENABLED
-#define CRC32_ENABLED 0
-#endif
-
-// <q> ECC_ENABLED  - ecc - Elliptic Curve Cryptography Library
-
-
-#ifndef ECC_ENABLED
-#define ECC_ENABLED 0
-#endif
-
-// <e> FDS_ENABLED - fds - Flash data storage module
-//==========================================================
-#ifndef FDS_ENABLED
-#define FDS_ENABLED 0
-#endif
-#if  FDS_ENABLED
-// <o> FDS_OP_QUEUE_SIZE - Size of the internal queue.
-#ifndef FDS_OP_QUEUE_SIZE
-#define FDS_OP_QUEUE_SIZE 4
-#endif
-
-// <o> FDS_CHUNK_QUEUE_SIZE - Determines how many @ref fds_record_chunk_t structures can be buffered at any time.
-#ifndef FDS_CHUNK_QUEUE_SIZE
-#define FDS_CHUNK_QUEUE_SIZE 8
-#endif
-
-// <o> FDS_MAX_USERS - Maximum number of callbacks that can be registered.
-#ifndef FDS_MAX_USERS
-#define FDS_MAX_USERS 8
-#endif
-
-// <o> FDS_VIRTUAL_PAGES - Number of virtual flash pages to use.
-// <i> One of the virtual pages is reserved by the system for garbage collection.
-// <i> Therefore, the minimum is two virtual pages: one page to store data and
-// <i> one page to be used by the system for garbage collection. The total amount
-// <i> of flash memory that is used by FDS amounts to @ref FDS_VIRTUAL_PAGES
-// <i> @ref FDS_VIRTUAL_PAGE_SIZE * 4 bytes.
-
-#ifndef FDS_VIRTUAL_PAGES
-#define FDS_VIRTUAL_PAGES 3
-#endif
-
-// <o> FDS_VIRTUAL_PAGE_SIZE  - The size of a virtual page of flash memory, expressed in number of 4-byte words.
-
-
-// <i> By default, a virtual page is the same size as a physical page.
-// <i> The size of a virtual page must be a multiple of the size of a physical page.
-// <1024=> 1024
-// <2048=> 2048
-
-#ifndef FDS_VIRTUAL_PAGE_SIZE
-#define FDS_VIRTUAL_PAGE_SIZE 1024
-#endif
-
-#endif //FDS_ENABLED
-// </e>
-
-// <e> FSTORAGE_ENABLED - fstorage - Flash storage module
-//==========================================================
-#ifndef FSTORAGE_ENABLED
-#define FSTORAGE_ENABLED 1
-#endif
-#if  FSTORAGE_ENABLED
-// <o> FS_QUEUE_SIZE - Configures the size of the internal queue.
-// <i> Increase this if there are many users, or if it is likely that many
-// <i> operation will be queued at once without waiting for the previous operations
-// <i> to complete. In general, increase the queue size if you frequently receive
-// <i> @ref FS_ERR_QUEUE_FULL errors when calling @ref fs_store or @ref fs_erase.
-
-#ifndef FS_QUEUE_SIZE
-#define FS_QUEUE_SIZE 4
-#endif
-
-// <o> FS_OP_MAX_RETRIES - Number attempts to execute an operation if the SoftDevice fails.
-// <i> Increase this value if events return the @ref FS_ERR_OPERATION_TIMEOUT
-// <i> error often. The SoftDevice may fail to schedule flash access due to high BLE activity.
-
-#ifndef FS_OP_MAX_RETRIES
-#define FS_OP_MAX_RETRIES 3
-#endif
-
-// <o> FS_MAX_WRITE_SIZE_WORDS - Maximum number of words to be written to flash in a single operation.
-// <i> Tweaking this value can increase the chances of the SoftDevice being
-// <i> able to fit flash operations in between radio activity. This value is bound by the
-// <i> maximum number of words which the SoftDevice can write to flash in a single call to
-// <i> @ref sd_flash_write, which is 256 words for nRF51 ICs and 1024 words for nRF52 ICs.
-
-#ifndef FS_MAX_WRITE_SIZE_WORDS
-#define FS_MAX_WRITE_SIZE_WORDS 1024
-#endif
-
-#endif //FSTORAGE_ENABLED
-// </e>
-
-// <q> HARDFAULT_HANDLER_ENABLED  - hardfault_default - HardFault default handler for debugging and release
-
-
-#ifndef HARDFAULT_HANDLER_ENABLED
-#define HARDFAULT_HANDLER_ENABLED 0
-#endif
-
-// <e> HCI_MEM_POOL_ENABLED - hci_mem_pool - memory pool implementation used by HCI
-//==========================================================
-#ifndef HCI_MEM_POOL_ENABLED
-#define HCI_MEM_POOL_ENABLED 0
-#endif
-#if  HCI_MEM_POOL_ENABLED
-// <o> HCI_TX_BUF_SIZE - TX buffer size in bytes.
-#ifndef HCI_TX_BUF_SIZE
-#define HCI_TX_BUF_SIZE 600
-#endif
-
-// <o> HCI_RX_BUF_SIZE - RX buffer size in bytes.
-#ifndef HCI_RX_BUF_SIZE
-#define HCI_RX_BUF_SIZE 600
-#endif
-
-// <o> HCI_RX_BUF_QUEUE_SIZE - RX buffer queue size.
-#ifndef HCI_RX_BUF_QUEUE_SIZE
-#define HCI_RX_BUF_QUEUE_SIZE 4
-#endif
-
-#endif //HCI_MEM_POOL_ENABLED
-// </e>
-
-// <e> HCI_SLIP_ENABLED - hci_slip - SLIP protocol implementation used by HCI
-//==========================================================
-#ifndef HCI_SLIP_ENABLED
-#define HCI_SLIP_ENABLED 0
-#endif
-#if  HCI_SLIP_ENABLED
-// <o> HCI_UART_BAUDRATE  - Default Baudrate
-
-// <323584=> 1200 baud
-// <643072=> 2400 baud
-// <1290240=> 4800 baud
-// <2576384=> 9600 baud
-// <3862528=> 14400 baud
-// <5152768=> 19200 baud
-// <7716864=> 28800 baud
-// <10289152=> 38400 baud
-// <15400960=> 57600 baud
-// <20615168=> 76800 baud
-// <30801920=> 115200 baud
-// <61865984=> 230400 baud
-// <67108864=> 250000 baud
-// <121634816=> 460800 baud
-// <251658240=> 921600 baud
-// <268435456=> 57600 baud
-
-#ifndef HCI_UART_BAUDRATE
-#define HCI_UART_BAUDRATE 30801920
-#endif
-
-// <o> HCI_UART_FLOW_CONTROL  - Hardware Flow Control
-
-// <0=> Disabled
-// <1=> Enabled
-
-#ifndef HCI_UART_FLOW_CONTROL
-#define HCI_UART_FLOW_CONTROL 0
-#endif
-
-// <o> HCI_UART_RX_PIN - UART RX pin
-#ifndef HCI_UART_RX_PIN
-#define HCI_UART_RX_PIN 8
-#endif
-
-// <o> HCI_UART_TX_PIN - UART TX pin
-#ifndef HCI_UART_TX_PIN
-#define HCI_UART_TX_PIN 6
-#endif
-
-// <o> HCI_UART_RTS_PIN - UART RTS pin
-#ifndef HCI_UART_RTS_PIN
-#define HCI_UART_RTS_PIN 5
-#endif
-
-// <o> HCI_UART_CTS_PIN - UART CTS pin
-#ifndef HCI_UART_CTS_PIN
-#define HCI_UART_CTS_PIN 7
-#endif
-
-#endif //HCI_SLIP_ENABLED
-// </e>
-
-// <e> HCI_TRANSPORT_ENABLED - hci_transport - HCI transport
-//==========================================================
-#ifndef HCI_TRANSPORT_ENABLED
-#define HCI_TRANSPORT_ENABLED 0
-#endif
-#if  HCI_TRANSPORT_ENABLED
-// <o> HCI_MAX_PACKET_SIZE_IN_BITS - Maximum size of a single application packet in bits.
-#ifndef HCI_MAX_PACKET_SIZE_IN_BITS
-#define HCI_MAX_PACKET_SIZE_IN_BITS 8000
-#endif
-
-#endif //HCI_TRANSPORT_ENABLED
-// </e>
-
-// <q> LED_SOFTBLINK_ENABLED  - led_softblink - led_softblink module
-
-
-#ifndef LED_SOFTBLINK_ENABLED
-#define LED_SOFTBLINK_ENABLED 0
-#endif
-
-// <q> LOW_POWER_PWM_ENABLED  - low_power_pwm - low_power_pwm module
-
-
-#ifndef LOW_POWER_PWM_ENABLED
-#define LOW_POWER_PWM_ENABLED 0
-#endif
-
-// <e> MEM_MANAGER_ENABLED - mem_manager - Dynamic memory allocator
-//==========================================================
-#ifndef MEM_MANAGER_ENABLED
-#define MEM_MANAGER_ENABLED 0
-#endif
-#if  MEM_MANAGER_ENABLED
-// <o> MEMORY_MANAGER_SMALL_BLOCK_COUNT - Size of each memory blocks identified as 'small' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_SMALL_BLOCK_COUNT
-#define MEMORY_MANAGER_SMALL_BLOCK_COUNT 1
-#endif
-
-// <o> MEMORY_MANAGER_SMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'small' block.
-// <i>  Size of each memory blocks identified as 'small' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_SMALL_BLOCK_SIZE
-#define MEMORY_MANAGER_SMALL_BLOCK_SIZE 32
-#endif
-
-// <o> MEMORY_MANAGER_MEDIUM_BLOCK_COUNT - Size of each memory blocks identified as 'medium' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_COUNT
-#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_MEDIUM_BLOCK_SIZE -  Size of each memory blocks identified as 'medium' block.
-// <i>  Size of each memory blocks identified as 'medium' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_SIZE
-#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE 256
-#endif
-
-// <o> MEMORY_MANAGER_LARGE_BLOCK_COUNT - Size of each memory blocks identified as 'large' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_LARGE_BLOCK_COUNT
-#define MEMORY_MANAGER_LARGE_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_LARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'large' block.
-// <i>  Size of each memory blocks identified as 'large' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_LARGE_BLOCK_SIZE
-#define MEMORY_MANAGER_LARGE_BLOCK_SIZE 256
-#endif
-
-// <o> MEMORY_MANAGER_XLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra large' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_XLARGE_BLOCK_COUNT
-#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_XLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra large' block.
-// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_XLARGE_BLOCK_SIZE
-#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE 1320
-#endif
-
-// <o> MEMORY_MANAGER_XXLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra large' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_COUNT
-#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_XXLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra large' block.
-// <i>  Size of each memory blocks identified as 'extra extra large' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_SIZE
-#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE 3444
-#endif
-
-// <o> MEMORY_MANAGER_XSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra small' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_XSMALL_BLOCK_COUNT
-#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_XSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra small' block.
-// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_XSMALL_BLOCK_SIZE
-#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE 64
-#endif
-
-// <o> MEMORY_MANAGER_XXSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra small' block.  <0-255>
-
-
-#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_COUNT
-#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT 0
-#endif
-
-// <o> MEMORY_MANAGER_XXSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra small' block.
-// <i>  Size of each memory blocks identified as 'extra extra small' block. Memory block are recommended to be word-sized.
-
-#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_SIZE
-#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE 32
-#endif
-
-// <q> MEM_MANAGER_ENABLE_LOGS  - Enable debug trace in the module.
-
-
-#ifndef MEM_MANAGER_ENABLE_LOGS
-#define MEM_MANAGER_ENABLE_LOGS 0
-#endif
-
-// <q> MEM_MANAGER_DISABLE_API_PARAM_CHECK  - Disable API parameter checks in the module.
-
-
-#ifndef MEM_MANAGER_DISABLE_API_PARAM_CHECK
-#define MEM_MANAGER_DISABLE_API_PARAM_CHECK 0
-#endif
-
-#endif //MEM_MANAGER_ENABLED
-// </e>
-
-// <e> NRF_CSENSE_ENABLED - nrf_csense - Capacitive sensor module
-//==========================================================
-#ifndef NRF_CSENSE_ENABLED
-#define NRF_CSENSE_ENABLED 0
-#endif
-#if  NRF_CSENSE_ENABLED
-// <o> NRF_CSENSE_PAD_HYSTERESIS - Minimum value of change required to determine that a pad was touched.
-#ifndef NRF_CSENSE_PAD_HYSTERESIS
-#define NRF_CSENSE_PAD_HYSTERESIS 15
-#endif
-
-// <o> NRF_CSENSE_PAD_DEVIATION - Minimum value measured on a pad required to take it into account while calculating the step.
-#ifndef NRF_CSENSE_PAD_DEVIATION
-#define NRF_CSENSE_PAD_DEVIATION 70
-#endif
-
-// <o> NRF_CSENSE_MIN_PAD_VALUE - Minimum normalized value on a pad required to take its value into account.
-#ifndef NRF_CSENSE_MIN_PAD_VALUE
-#define NRF_CSENSE_MIN_PAD_VALUE 20
-#endif
-
-// <o> NRF_CSENSE_MAX_PADS_NUMBER - Maximum number of pads used for one instance.
-#ifndef NRF_CSENSE_MAX_PADS_NUMBER
-#define NRF_CSENSE_MAX_PADS_NUMBER 20
-#endif
-
-// <o> NRF_CSENSE_MAX_VALUE - Maximum normalized value obtained from measurement.
-#ifndef NRF_CSENSE_MAX_VALUE
-#define NRF_CSENSE_MAX_VALUE 1000
-#endif
-
-// <o> NRF_CSENSE_OUTPUT_PIN - Output pin used by the low-level module.
-// <i> This is used when capacitive sensor does not use COMP.
-
-#ifndef NRF_CSENSE_OUTPUT_PIN
-#define NRF_CSENSE_OUTPUT_PIN 26
-#endif
-
-#endif //NRF_CSENSE_ENABLED
-// </e>
-
-// <e> NRF_DRV_CSENSE_ENABLED - nrf_drv_csense - Capacitive sensor low-level module
-//==========================================================
-#ifndef NRF_DRV_CSENSE_ENABLED
-#define NRF_DRV_CSENSE_ENABLED 0
-#endif
-#if  NRF_DRV_CSENSE_ENABLED
-// <e> USE_COMP - Use the comparator to implement the capacitive sensor driver.
-
-// <i> Due to Anomaly 84, COMP I_SOURCE is not functional. It has too high a varation.
-//==========================================================
-#ifndef USE_COMP
-#define USE_COMP 0
-#endif
-#if  USE_COMP
-// <o> TIMER0_FOR_CSENSE - First TIMER instance used by the driver (not used on nRF51).
-#ifndef TIMER0_FOR_CSENSE
-#define TIMER0_FOR_CSENSE 1
-#endif
-
-// <o> TIMER1_FOR_CSENSE - Second TIMER instance used by the driver (not used on nRF51).
-#ifndef TIMER1_FOR_CSENSE
-#define TIMER1_FOR_CSENSE 2
-#endif
-
-// <o> MEASUREMENT_PERIOD - Single measurement period.
-// <i> Time of a single measurement can be calculated as
-// <i> T = (1/2)*MEASUREMENT_PERIOD*(1/f_OSC) where f_OSC = I_SOURCE / (2C*(VUP-VDOWN) ).
-// <i> I_SOURCE, VUP, and VDOWN are values used to initialize COMP and C is the capacitance of the used pad.
-
-#ifndef MEASUREMENT_PERIOD
-#define MEASUREMENT_PERIOD 20
-#endif
-
-#endif //USE_COMP
-// </e>
-
-#endif //NRF_DRV_CSENSE_ENABLED
-// </e>
-
-// <q> NRF_QUEUE_ENABLED  - nrf_queue - Queue module
-
-
-#ifndef NRF_QUEUE_ENABLED
-#define NRF_QUEUE_ENABLED 0
-#endif
-
-// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
-
-
-#ifndef NRF_STRERROR_ENABLED
-#define NRF_STRERROR_ENABLED 1
-#endif
-
-// <q> RETARGET_ENABLED  - retarget - Retargeting stdio functions
-
-
-#ifndef RETARGET_ENABLED
-#define RETARGET_ENABLED 1
-#endif
-
-// <q> SLIP_ENABLED  - slip - SLIP encoding and decoding
-
-
-#ifndef SLIP_ENABLED
-#define SLIP_ENABLED 0
-#endif
-
-// <h> app_usbd_cdc_acm - USB CDC ACM class
-
-//==========================================================
-// <q> APP_USBD_CLASS_CDC_ACM_ENABLED  - Enabling USBD CDC ACM Class library
-
-
-#ifndef APP_USBD_CLASS_CDC_ACM_ENABLED
-#define APP_USBD_CLASS_CDC_ACM_ENABLED 0
-#endif
-
-// <q> APP_USBD_CDC_ACM_LOG_ENABLED  - Enables logging in the module.
-
-
-#ifndef APP_USBD_CDC_ACM_LOG_ENABLED
-#define APP_USBD_CDC_ACM_LOG_ENABLED 0
-#endif
-
-// </h>
-//==========================================================
-
-// <h> app_usbd_msc - USB MSC class
-
-//==========================================================
-// <q> APP_USBD_CLASS_MSC_ENABLED  - Enabling USBD MSC Class library
-
-
-#ifndef APP_USBD_CLASS_MSC_ENABLED
-#define APP_USBD_CLASS_MSC_ENABLED 0
-#endif
-
-// <q> APP_USBD_MSC_CLASS_LOG_ENABLED  - Enables logging in the module.
-
-
-#ifndef APP_USBD_MSC_CLASS_LOG_ENABLED
-#define APP_USBD_MSC_CLASS_LOG_ENABLED 0
-#endif
-
-// </h>
-//==========================================================
-
-// </h>
-//==========================================================
-
-// <h> nRF_Log
-
-//==========================================================
-// <e> NRF_LOG_ENABLED - nrf_log - Logging
-//==========================================================
-#ifndef NRF_LOG_ENABLED
-#define NRF_LOG_ENABLED 0
-#endif
-#if  NRF_LOG_ENABLED
-// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
-//==========================================================
-#ifndef NRF_LOG_USES_COLORS
-#define NRF_LOG_USES_COLORS 0
-#endif
-#if  NRF_LOG_USES_COLORS
-// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef NRF_LOG_COLOR_DEFAULT
-#define NRF_LOG_COLOR_DEFAULT 0
-#endif
-
-// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef NRF_LOG_ERROR_COLOR
-#define NRF_LOG_ERROR_COLOR 0
-#endif
-
-// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
-
-// <0=> Default
-// <1=> Black
-// <2=> Red
-// <3=> Green
-// <4=> Yellow
-// <5=> Blue
-// <6=> Magenta
-// <7=> Cyan
-// <8=> White
-
-#ifndef NRF_LOG_WARNING_COLOR
-#define NRF_LOG_WARNING_COLOR 0
-#endif
-
-#endif //NRF_LOG_USES_COLORS
-// </e>
-
-// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
-
-// <0=> Off
-// <1=> Error
-// <2=> Warning
-// <3=> Info
-// <4=> Debug
-
-#ifndef NRF_LOG_DEFAULT_LEVEL
-#define NRF_LOG_DEFAULT_LEVEL 3
-#endif
-
-// <e> NRF_LOG_DEFERRED - Enable deffered logger.
-
-// <i> Log data is buffered and can be processed in idle.
-//==========================================================
-#ifndef NRF_LOG_DEFERRED
-#define NRF_LOG_DEFERRED 0
-#endif
-#if  NRF_LOG_DEFERRED
-// <o> NRF_LOG_DEFERRED_BUFSIZE - Size of the buffer for logs in words.
-// <i> Must be power of 2
-
-#ifndef NRF_LOG_DEFERRED_BUFSIZE
-#define NRF_LOG_DEFERRED_BUFSIZE 256
-#endif
-
-#endif //NRF_LOG_DEFERRED
-// </e>
-
-// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
-
-
-// <i> Function for getting the timestamp is provided by the user
-
-#ifndef NRF_LOG_USES_TIMESTAMP
-#define NRF_LOG_USES_TIMESTAMP 0
-#endif
-
-#endif //NRF_LOG_ENABLED
-// </e>
-
-// <h> nrf_log_backend - Logging sink
-
-//==========================================================
-// <o> NRF_LOG_BACKEND_MAX_STRING_LENGTH - Buffer for storing single output string
-// <i> Logger backend RAM usage is determined by this value.
-
-#ifndef NRF_LOG_BACKEND_MAX_STRING_LENGTH
-#define NRF_LOG_BACKEND_MAX_STRING_LENGTH 256
-#endif
-
-// <o> NRF_LOG_TIMESTAMP_DIGITS - Number of digits for timestamp
-// <i> If higher resolution timestamp source is used it might be needed to increase that
-
-#ifndef NRF_LOG_TIMESTAMP_DIGITS
-#define NRF_LOG_TIMESTAMP_DIGITS 8
-#endif
-
-// <e> NRF_LOG_BACKEND_SERIAL_USES_UART - If enabled data is printed over UART
-//==========================================================
-#ifndef NRF_LOG_BACKEND_SERIAL_USES_UART
-#define NRF_LOG_BACKEND_SERIAL_USES_UART 0
-#endif
-#if  NRF_LOG_BACKEND_SERIAL_USES_UART
-// <o> NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE  - Default Baudrate
-
-// <323584=> 1200 baud
-// <643072=> 2400 baud
-// <1290240=> 4800 baud
-// <2576384=> 9600 baud
-// <3862528=> 14400 baud
-// <5152768=> 19200 baud
-// <7716864=> 28800 baud
-// <10289152=> 38400 baud
-// <15400960=> 57600 baud
-// <20615168=> 76800 baud
-// <30801920=> 115200 baud
-// <61865984=> 230400 baud
-// <67108864=> 250000 baud
-// <121634816=> 460800 baud
-// <251658240=> 921600 baud
-// <268435456=> 57600 baud
-
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE
-#define NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE 30801920
-#endif
-
-// <o> NRF_LOG_BACKEND_SERIAL_UART_TX_PIN - UART TX pin
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_TX_PIN
-#define NRF_LOG_BACKEND_SERIAL_UART_TX_PIN 4
-#endif
-
-// <o> NRF_LOG_BACKEND_SERIAL_UART_RX_PIN - UART RX pin
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_RX_PIN
-#define NRF_LOG_BACKEND_SERIAL_UART_RX_PIN 3
-#endif
-
-// <o> NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN - UART RTS pin
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN
-#define NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN 5
-#endif
-
-// <o> NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN - UART CTS pin
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN
-#define NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN 7
-#endif
-
-// <o> NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL  - Hardware Flow Control
-
-// <0=> Disabled
-// <1=> Enabled
-
-#ifndef NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL
-#define NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL 0
-#endif
-
-// <o> NRF_LOG_BACKEND_UART_INSTANCE  - UART instance used
-
-// <0=> 0
-
-#ifndef NRF_LOG_BACKEND_UART_INSTANCE
-#define NRF_LOG_BACKEND_UART_INSTANCE 0
-#endif
-
-#endif //NRF_LOG_BACKEND_SERIAL_USES_UART
-// </e>
-
-// <e> NRF_LOG_BACKEND_SERIAL_USES_RTT - If enabled data is printed using RTT
-//==========================================================
-#ifndef NRF_LOG_BACKEND_SERIAL_USES_RTT
-#define NRF_LOG_BACKEND_SERIAL_USES_RTT 0
-#endif
-#if  NRF_LOG_BACKEND_SERIAL_USES_RTT
-// <o> NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE - RTT output buffer size.
-// <i> Should be equal or bigger than \ref NRF_LOG_BACKEND_MAX_STRING_LENGTH.
-// <i> This value is used in Segger RTT configuration to set the buffer size
-// <i> if it is bigger than default RTT buffer size.
-
-#ifndef NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
-#define NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE 512
-#endif
-
-#endif //NRF_LOG_BACKEND_SERIAL_USES_RTT
-// </e>
-
-// </h>
-//==========================================================
-
-// </h>
-//==========================================================
-
-// <h> nRF_Segger_RTT
-
-//==========================================================
-// <h> segger_rtt - SEGGER RTT
-
-//==========================================================
-// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_UP - Size of upstream buffer.
-// <i> Note that either @ref NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE
-// <i> or this value is actually used. It depends on which one is bigger.
-
-#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_UP
-#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 64
-#endif
-
-// <o> SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS - Size of upstream buffer.
-#ifndef SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS
-#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
-#endif
-
-// <o> SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN - Size of upstream buffer.
-#ifndef SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN
-#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
-#endif
-
-// <o> SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS - Size of upstream buffer.
-#ifndef SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS
-#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
-#endif
-
-// <o> SEGGER_RTT_CONFIG_DEFAULT_MODE  - RTT behavior if the buffer is full.
-
-
-// <i> The following modes are supported:
-// <i> - SKIP  - Do not block, output nothing.
-// <i> - TRIM  - Do not block, output as much as fits.
-// <i> - BLOCK - Wait until there is space in the buffer.
-// <0=> SKIP
-// <1=> TRIM
-// <2=> BLOCK_IF_FIFO_FULL
-
-#ifndef SEGGER_RTT_CONFIG_DEFAULT_MODE
-#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
-#endif
-
-// </h>
-//==========================================================
-
-// </h>
-//==========================================================
-
-// <<< end of configuration section >>>
-#endif //SDK_CONFIG_H
-
diff --git a/bsp/nrf5x/nrf52840/applications/startup.c b/bsp/nrf5x/nrf52840/applications/startup.c
deleted file mode 100644
index a48524814c..0000000000
--- a/bsp/nrf5x/nrf52840/applications/startup.c
+++ /dev/null
@@ -1,98 +0,0 @@
-/*
- * File      : startup.c
- * This file is part of RT-Thread RTOS
- * COPYRIGHT (C) 2015, RT-Thread Develop Team
- *
- * The license and distribution terms for this file may be
- * found in the file LICENSE in this distribution or at
- * http://openlab.rt-thread.com/license/LICENSE
- *
- * Change Logs:
- * Date           Author       Notes
- * 2015-03-01     Yangfs       the first version
- * 2015-03-27     Bernard      code cleanup.
- */
-
-#include <rthw.h>
-#include <rtthread.h>
-
-#include "board.h"
-
-/**
- * @addtogroup NRF52832
- */
-
-/*@{*/
-
-extern int  rt_application_init(void);
-
-#ifdef __CC_ARM
-extern int Image$$RW_IRAM1$$ZI$$Limit;
-#define NRF_SRAM_BEGIN    (&Image$$RW_IRAM1$$ZI$$Limit)
-#elif __ICCARM__
-#pragma section="HEAP"
-#define NRF_SRAM_BEGIN    (__segment_end("HEAP"))
-#else
-extern int __bss_end;
-#define NRF_SRAM_BEGIN    (&__bss_end)
-#endif
-
-/**
- * This function will startup RT-Thread RTOS.
- */
-void rtthread_startup(void)
-{
-    /* init board */
-    rt_hw_board_init();
-
-    /* show version */
-    rt_show_version();
-
-    /* init tick */
-    rt_system_tick_init();
-
-    /* init kernel object */
-    rt_system_object_init();
-
-    /* init timer system */
-    rt_system_timer_init();
-
-#ifdef RT_USING_HEAP
-    rt_system_heap_init((void*)NRF_SRAM_BEGIN, (void*)CHIP_SRAM_END);
-#endif
-
-    /* init scheduler system */
-    rt_system_scheduler_init();
-
-#ifdef RT_USING_COMPONENTS_INIT
-    rt_components_init();
-#endif
-
-    /* init application */
-    rt_application_init();
-
-    /* init timer thread */
-    rt_system_timer_thread_init();
-
-    /* init idle thread */
-    rt_thread_idle_init();
-
-    /* start scheduler */
-    rt_system_scheduler_start();
-
-    /* never reach here */
-    return ;
-}
-
-int main(void)
-{
-    /* disable interrupt first */
-    // rt_hw_interrupt_disable();
-
-    /* startup RT-Thread RTOS */
-    rtthread_startup();
-
-    return 0;
-}
-
-/*@}*/
diff --git a/bsp/nrf5x/nrf52840/board/Kconfig b/bsp/nrf5x/nrf52840/board/Kconfig
index 37a160f9ac..b7edace9e8 100644
--- a/bsp/nrf5x/nrf52840/board/Kconfig
+++ b/bsp/nrf5x/nrf52840/board/Kconfig
@@ -2,8 +2,9 @@ menu "Hardware Drivers Config"
 
 config SOC_NRF52840
     bool
+	config SOC_NRF52840
     select RT_USING_COMPONENTS_INIT
-    # select RT_USING_USER_MAIN
+    select RT_USING_USER_MAIN
     default y
 
 menu "Onboard Peripheral Drivers"
diff --git a/bsp/nrf5x/nrf52840/board/SConscript b/bsp/nrf5x/nrf52840/board/SConscript
index abe43c5729..27bcddd310 100644
--- a/bsp/nrf5x/nrf52840/board/SConscript
+++ b/bsp/nrf5x/nrf52840/board/SConscript
@@ -5,6 +5,7 @@ from building import *
 cwd = GetCurrentDir()
 src = Glob('*.c')
 CPPPATH = [cwd]
+define = ['USE_APP_CONFIG']
 
-group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH,)
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = CPPPATH,CPPDEFINES = define)
 Return('group')
diff --git a/bsp/nrf5x/nrf52840/board/app_config.h b/bsp/nrf5x/nrf52840/board/app_config.h
new file mode 100644
index 0000000000..7909dd55b4
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/app_config.h
@@ -0,0 +1,4 @@
+#ifndef APP_CONFIG_H
+#define APP_CONFIG_H
+
+#endif	//APP_CONFIG_H
diff --git a/bsp/nrf5x/nrf52840/board/board.c b/bsp/nrf5x/nrf52840/board/board.c
index 7ff8bfd9c4..d62fbee9f3 100644
--- a/bsp/nrf5x/nrf52840/board/board.c
+++ b/bsp/nrf5x/nrf52840/board/board.c
@@ -1,205 +1,38 @@
-#include "board.h"
-#include "drv_uart.h"
-#include "app_util_platform.h"
-#include "nrf_drv_common.h"
-#include "nrf_systick.h"
-#include "nrf_rtc.h"
-#include "nrf_drv_clock.h"
-#include "softdevice_handler.h"
-#include "nrf_drv_uart.h"
-#include "nrf_gpio.h"
-
 #include <rtthread.h>
 #include <rthw.h>
+#include <nrfx_systick.h>
 
-#define TICK_RATE_HZ  RT_TICK_PER_SECOND
-#define SYSTICK_CLOCK_HZ  ( 32768UL )
-
-#define NRF_RTC_REG        NRF_RTC1
-    /* IRQn used by the selected RTC */
-#define NRF_RTC_IRQn       RTC1_IRQn
-    /* Constants required to manipulate the NVIC. */
-#define NRF_RTC_PRESCALER  ( (uint32_t) (ROUNDED_DIV(SYSTICK_CLOCK_HZ, TICK_RATE_HZ) - 1) )
-    /* Maximum RTC ticks */
-#define NRF_RTC_MAXTICKS   ((1U<<24)-1U)
-
-static volatile uint32_t m_tick_overflow_count = 0;
-#define NRF_RTC_BITWIDTH 24
-#define OSTick_Handler     RTC1_IRQHandler
-#define EXPECTED_IDLE_TIME_BEFORE_SLEEP   2
+#include "board.h"
+#include "drv_uart.h"
 
 void SysTick_Configuration(void)
 {
-    nrf_drv_clock_lfclk_request(NULL);
-
-    /* Configure SysTick to interrupt at the requested rate. */
-    nrf_rtc_prescaler_set(NRF_RTC_REG, NRF_RTC_PRESCALER);
-    nrf_rtc_int_enable   (NRF_RTC_REG, RTC_INTENSET_TICK_Msk);
-    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_CLEAR);
-    nrf_rtc_task_trigger (NRF_RTC_REG, NRF_RTC_TASK_START);
-    nrf_rtc_event_enable(NRF_RTC_REG, RTC_EVTEN_OVRFLW_Msk);
-
-    NVIC_SetPriority(NRF_RTC_IRQn, 0xF);
-    NVIC_EnableIRQ(NRF_RTC_IRQn);
+    /* Set interrupt priority */
+    NVIC_SetPriority(SysTick_IRQn, 0xf);
+    
+    /* Configure SysTick to interrupt at the requested rate. */   
+    nrf_systick_load_set(SystemCoreClock / RT_TICK_PER_SECOND);
+    nrf_systick_val_clear();
+    nrf_systick_csr_set(NRF_SYSTICK_CSR_CLKSOURCE_CPU | NRF_SYSTICK_CSR_TICKINT_ENABLE
+                        | NRF_SYSTICK_CSR_ENABLE);
 }
 
-static rt_tick_t _tick_distance(void)
+/**
+ * This is the timer interrupt service routine.
+ *
+ */
+void SysTick_Handler(void)
 {
-    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
-
-    uint32_t systick_counter = nrf_rtc_counter_get(NRF_RTC_REG);
-    nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
-
-    /* check for overflow in TICK counter */
-    if(nrf_rtc_event_pending(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW))
-    {
-        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_OVERFLOW);
-        m_tick_overflow_count++;
-    }
-
-    return ((m_tick_overflow_count << NRF_RTC_BITWIDTH) + systick_counter) - rt_tick_get();
-}
-
-void OSTick_Handler( void )
-{
-    uint32_t diff;
-
-	/* enter interrupt */
+    /* enter interrupt */
     rt_interrupt_enter();
-    diff = _tick_distance();
 
-    while((diff--) > 0)
-    {
-        if (rt_thread_self() != RT_NULL)
-        {
-          rt_tick_increase();
-        }
-    }
+    rt_tick_increase();
+
     /* leave interrupt */
     rt_interrupt_leave();
 }
 
-static void _wakeup_tick_adjust(void)
-{
-    uint32_t diff;
-    uint32_t level;
 
-    level = rt_hw_interrupt_disable();
-
-    diff = _tick_distance();
-
-    rt_tick_set(rt_tick_get() + diff);
-
-    if (rt_thread_self() != RT_NULL)
-    {
-    	struct rt_thread *thread;
-
-        /* check time slice */
-        thread = rt_thread_self();
-
-        if (thread->remaining_tick <= diff)
-        {
-            /* change to initialized tick */
-            thread->remaining_tick = thread->init_tick;
-
-            /* yield */
-            rt_thread_yield();
-        }
-        else
-        {
-            thread->remaining_tick -= diff;
-        }
-
-        /* check timer */
-        rt_timer_check();
-    }
-
-    rt_hw_interrupt_enable(level);
-}
-
-static void _sleep_ongo( uint32_t sleep_tick )
-{
-    uint32_t enterTime;
-    uint32_t entry_tick;
-
-    /* Make sure the SysTick reload value does not overflow the counter. */
-    if ( sleep_tick > NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP )
-    {
-        sleep_tick = NRF_RTC_MAXTICKS - EXPECTED_IDLE_TIME_BEFORE_SLEEP;
-    }
-
-    rt_enter_critical();
-
-    enterTime = nrf_rtc_counter_get(NRF_RTC_REG);
-
-    {
-        uint32_t wakeupTime = (enterTime + sleep_tick) & NRF_RTC_MAXTICKS;
-
-        /* Stop tick events */
-        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
-
-        /* Configure CTC interrupt */
-        nrf_rtc_cc_set(NRF_RTC_REG, 0, wakeupTime);
-        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
-        nrf_rtc_int_enable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
-
-        entry_tick = rt_tick_get();
-
-        __DSB();
-
-        if ( sleep_tick > 0 )
-        {
-#ifdef SOFTDEVICE_PRESENT
-            if (softdevice_handler_is_enabled())
-            {
-                uint32_t err_code = sd_app_evt_wait();
-                APP_ERROR_CHECK(err_code);
-            }
-            else
-#endif
-            {
-                /* No SD -  we would just block interrupts globally.
-                * BASEPRI cannot be used for that because it would prevent WFE from wake up.
-                */
-                do{
-                    __WFE();
-                } while (0 == (NVIC->ISPR[0] | NVIC->ISPR[1]));
-            }
-        }
-
-        nrf_rtc_int_disable(NRF_RTC_REG, NRF_RTC_INT_COMPARE0_MASK);
-        nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_COMPARE_0);
-
-        _wakeup_tick_adjust();
-
-        /* Correct the system ticks */
-        {
-
-            nrf_rtc_event_clear(NRF_RTC_REG, NRF_RTC_EVENT_TICK);
-            nrf_rtc_int_enable (NRF_RTC_REG, NRF_RTC_INT_TICK_MASK);
-            /* It is important that we clear pending here so that our corrections are latest and in sync with tick_interrupt handler */
-            NVIC_ClearPendingIRQ(NRF_RTC_IRQn);
-        }
-
-        // rt_kprintf("entry tick:%u, expected:%u, current tick:%u\n", entry_tick, sleep_tick, rt_tick_get());
-    }
-
-    rt_exit_critical();
-}
-
-
-void rt_hw_system_powersave(void)
-{
-    uint32_t sleep_tick;
-
-    sleep_tick = rt_timer_next_timeout_tick() - rt_tick_get();
-
-    if ( sleep_tick >= EXPECTED_IDLE_TIME_BEFORE_SLEEP)
-    {
-        // rt_kprintf("sleep entry:%u\n", rt_tick_get());
-        _sleep_ongo( sleep_tick );
-    }
-}
 
 void rt_hw_board_init(void)
 {
@@ -207,14 +40,16 @@ void rt_hw_board_init(void)
     /* Activate deep sleep mode */
     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 
-    nrf_drv_clock_init();
-    // nrf_drv_clock_hfclk_request(0);
 
     SysTick_Configuration();
-
-    rt_thread_idle_sethook(rt_hw_system_powersave);
-
+    
+#if defined(RT_USING_HEAP)
+    rt_system_heap_init((void *)HEAP_BEGIN, (void *)HEAP_END);
+#endif
+    
+#ifdef RT_USING_SERIAL
     rt_hw_uart_init();
+#endif
 
 #ifdef RT_USING_CONSOLE
     rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
@@ -223,5 +58,6 @@ void rt_hw_board_init(void)
 #ifdef RT_USING_COMPONENTS_INIT
     rt_components_board_init();
 #endif
+
 }
 
diff --git a/bsp/nrf5x/nrf52840/board/board.h b/bsp/nrf5x/nrf52840/board/board.h
index f9d291792a..021abe9f95 100644
--- a/bsp/nrf5x/nrf52840/board/board.h
+++ b/bsp/nrf5x/nrf52840/board/board.h
@@ -5,7 +5,18 @@
 
 #include "nrf.h"
 
-#define CHIP_SRAM_END       (0x20000000 + 64*1024)
+#if defined(__CC_ARM) || defined(__CLANG_ARM)
+extern int Image$$RW_IRAM1$$ZI$$Limit;
+#define HEAP_BEGIN      ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
+#elif __ICCARM__
+#pragma section="CSTACK"
+#define HEAP_BEGIN      (__segment_end("CSTACK"))
+#else
+extern int __bss_end;
+#define HEAP_BEGIN      ((void *)&__bss_end)
+#endif
+
+#define HEAP_END       (0x20000000 + 64*1024)
 
 void rt_hw_board_init(void);
 
diff --git a/bsp/nrf5x/nrf52840/board/nrfx_config.h b/bsp/nrf5x/nrf52840/board/nrfx_config.h
new file mode 100644
index 0000000000..b006b6bcd5
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/nrfx_config.h
@@ -0,0 +1,47 @@
+/**
+ * Copyright (c) 2017 - 2019, Nordic Semiconductor ASA
+ *
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without modification,
+ * are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice, this
+ *    list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form, except as embedded into a Nordic
+ *    Semiconductor ASA integrated circuit in a product or a software update for
+ *    such product, must reproduce the above copyright notice, this list of
+ *    conditions and the following disclaimer in the documentation and/or other
+ *    materials provided with the distribution.
+ *
+ * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
+ *    contributors may be used to endorse or promote products derived from this
+ *    software without specific prior written permission.
+ *
+ * 4. This software, with or without modification, must only be used with a
+ *    Nordic Semiconductor ASA integrated circuit.
+ *
+ * 5. Any software provided in binary form under this license must not be reverse
+ *    engineered, decompiled, modified and/or disassembled.
+ *
+ * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
+ * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
+ * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
+ * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ */
+
+#ifndef NRFX_CONFIG_H__
+#define NRFX_CONFIG_H__
+
+// TODO - temporary redirection
+#include <sdk_config.h>
+
+#endif // NRFX_CONFIG_H__
diff --git a/bsp/nrf5x/nrf52840/board/nrfx_glue.h b/bsp/nrf5x/nrf52840/board/nrfx_glue.h
new file mode 100644
index 0000000000..28025dafae
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/nrfx_glue.h
@@ -0,0 +1,269 @@
+/*
+ * Copyright (c) 2017 - 2020, Nordic Semiconductor ASA
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice, this
+ *    list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * 3. Neither the name of the copyright holder nor the names of its
+ *    contributors may be used to endorse or promote products derived from this
+ *    software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef NRFX_GLUE_H__
+#define NRFX_GLUE_H__
+
+// THIS IS A TEMPLATE FILE.
+// It should be copied to a suitable location within the host environment into
+// which nrfx is integrated, and the following macros should be provided with
+// appropriate implementations.
+// And this comment should be removed from the customized file.
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+#include <stdbool.h>
+#include "nrf.h"
+/**
+ * @defgroup nrfx_glue nrfx_glue.h
+ * @{
+ * @ingroup nrfx
+ *
+ * @brief This file contains macros that should be implemented according to
+ *        the needs of the host environment into which @em nrfx is integrated.
+ */
+
+// Uncomment this line to use the standard MDK way of binding IRQ handlers
+// at linking time.
+#include <soc/nrfx_irqs.h>
+
+//------------------------------------------------------------------------------
+
+/**
+ * @brief Macro for placing a runtime assertion.
+ *
+ * @param expression Expression to be evaluated.
+ */
+#define NRFX_ASSERT(expression)
+
+/**
+ * @brief Macro for placing a compile time assertion.
+ *
+ * @param expression Expression to be evaluated.
+ */
+#define NRFX_STATIC_ASSERT(expression)
+
+//------------------------------------------------------------------------------
+
+/**
+ * @brief Macro for setting the priority of a specific IRQ.
+ *
+ * @param irq_number IRQ number.
+ * @param priority   Priority to be set.
+ */
+#define NRFX_IRQ_PRIORITY_SET(irq_number, priority)     NVIC_SetPriority(irq_number, priority)
+
+/**
+ * @brief Macro for enabling a specific IRQ.
+ *
+ * @param irq_number IRQ number.
+ */
+#define NRFX_IRQ_ENABLE(irq_number)     NVIC_EnableIRQ(irq_number)
+
+/**
+ * @brief Macro for checking if a specific IRQ is enabled.
+ *
+ * @param irq_number IRQ number.
+ *
+ * @retval true  If the IRQ is enabled.
+ * @retval false Otherwise.
+ */
+#define NRFX_IRQ_IS_ENABLED(irq_number)  _NRFX_IRQ_IS_ENABLED(irq_number)
+static inline bool _NRFX_IRQ_IS_ENABLED(IRQn_Type irq_number)
+{
+    return 0 != (NVIC->ISER[irq_number / 32] & (1UL << (irq_number % 32)));
+}
+
+
+/**
+ * @brief Macro for disabling a specific IRQ.
+ *
+ * @param irq_number IRQ number.
+ */
+#define NRFX_IRQ_DISABLE(irq_number)  _NRFX_IRQ_DISABLE(irq_number)
+static inline void _NRFX_IRQ_DISABLE(IRQn_Type irq_number)
+{
+    NVIC_DisableIRQ(irq_number);
+}
+
+
+/**
+ * @brief Macro for setting a specific IRQ as pending.
+ *
+ * @param irq_number IRQ number.
+ */
+#define NRFX_IRQ_PENDING_SET(irq_number)
+
+/**
+ * @brief Macro for clearing the pending status of a specific IRQ.
+ *
+ * @param irq_number IRQ number.
+ */
+#define NRFX_IRQ_PENDING_CLEAR(irq_number)
+
+/**
+ * @brief Macro for checking the pending status of a specific IRQ.
+ *
+ * @retval true  If the IRQ is pending.
+ * @retval false Otherwise.
+ */
+#define NRFX_IRQ_IS_PENDING(irq_number)
+
+/** @brief Macro for entering into a critical section. */
+#define NRFX_CRITICAL_SECTION_ENTER()
+
+/** @brief Macro for exiting from a critical section. */
+#define NRFX_CRITICAL_SECTION_EXIT()
+
+//------------------------------------------------------------------------------
+
+/**
+ * @brief When set to a non-zero value, this macro specifies that
+ *        @ref nrfx_coredep_delay_us uses a precise DWT-based solution.
+ *        A compilation error is generated if the DWT unit is not present
+ *        in the SoC used.
+ */
+#define NRFX_DELAY_DWT_BASED    0
+
+/**
+ * @brief Macro for delaying the code execution for at least the specified time.
+ *
+ * @param us_time Number of microseconds to wait.
+ */
+#define NRFX_DELAY_US(us_time)
+
+//------------------------------------------------------------------------------
+
+/** @brief Atomic 32-bit unsigned type. */
+#define nrfx_atomic_t
+
+/**
+ * @brief Macro for storing a value to an atomic object and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value to store.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_STORE(p_data, value)
+
+/**
+ * @brief Macro for running a bitwise OR operation on an atomic object and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value of the second operand in the OR operation.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_OR(p_data, value)
+
+/**
+ * @brief Macro for running a bitwise AND operation on an atomic object
+ *        and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value of the second operand in the AND operation.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_AND(p_data, value)
+
+/**
+ * @brief Macro for running a bitwise XOR operation on an atomic object
+ *        and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value of the second operand in the XOR operation.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_XOR(p_data, value)
+
+/**
+ * @brief Macro for running an addition operation on an atomic object
+ *        and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value of the second operand in the ADD operation.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_ADD(p_data, value)
+
+/**
+ * @brief Macro for running a subtraction operation on an atomic object
+ *        and returning its previous value.
+ *
+ * @param[in] p_data Atomic memory pointer.
+ * @param[in] value  Value of the second operand in the SUB operation.
+ *
+ * @return Previous value of the atomic object.
+ */
+#define NRFX_ATOMIC_FETCH_SUB(p_data, value)
+
+//------------------------------------------------------------------------------
+
+/**
+ * @brief When set to a non-zero value, this macro specifies that the
+ *        @ref nrfx_error_codes and the @ref nrfx_err_t type itself are defined
+ *        in a customized way and the default definitions from @c <nrfx_error.h>
+ *        should not be used.
+ */
+#define NRFX_CUSTOM_ERROR_CODES 0
+
+//------------------------------------------------------------------------------
+
+/** @brief Bitmask that defines DPPI channels that are reserved for use outside of the nrfx library. */
+#define NRFX_DPPI_CHANNELS_USED  0
+
+/** @brief Bitmask that defines DPPI groups that are reserved for use outside of the nrfx library. */
+#define NRFX_DPPI_GROUPS_USED    0
+
+/** @brief Bitmask that defines PPI channels that are reserved for use outside of the nrfx library. */
+#define NRFX_PPI_CHANNELS_USED  0
+
+/** @brief Bitmask that defines PPI groups that are reserved for use outside of the nrfx library. */
+#define NRFX_PPI_GROUPS_USED    0
+
+/** @brief Bitmask that defines EGU instances that are reserved for use outside of the nrfx library. */
+#define NRFX_EGUS_USED          0
+
+/** @brief Bitmask that defines TIMER instances that are reserved for use outside of the nrfx library. */
+#define NRFX_TIMERS_USED        0
+
+/** @} */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // NRFX_GLUE_H__
diff --git a/bsp/nrf5x/nrf52840/board/nrfx_log.h b/bsp/nrf5x/nrf52840/board/nrfx_log.h
new file mode 100644
index 0000000000..80d8efbdf1
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/nrfx_log.h
@@ -0,0 +1,135 @@
+/*
+ * Copyright (c) 2017 - 2020, Nordic Semiconductor ASA
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice, this
+ *    list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * 3. Neither the name of the copyright holder nor the names of its
+ *    contributors may be used to endorse or promote products derived from this
+ *    software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef NRFX_LOG_H__
+#define NRFX_LOG_H__
+
+// THIS IS A TEMPLATE FILE.
+// It should be copied to a suitable location within the host environment into
+// which nrfx is integrated, and the following macros should be provided with
+// appropriate implementations.
+// And this comment should be removed from the customized file.
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @defgroup nrfx_log nrfx_log.h
+ * @{
+ * @ingroup nrfx
+ *
+ * @brief This file contains macros that should be implemented according to
+ *        the needs of the host environment into which @em nrfx is integrated.
+ */
+
+/**
+ * @brief Macro for logging a message with the severity level ERROR.
+ *
+ * @param format printf-style format string, optionally followed by arguments
+ *               to be formatted and inserted in the resulting string.
+ */
+#define NRFX_LOG_ERROR(format, ...)
+
+/**
+ * @brief Macro for logging a message with the severity level WARNING.
+ *
+ * @param format printf-style format string, optionally followed by arguments
+ *               to be formatted and inserted in the resulting string.
+ */
+#define NRFX_LOG_WARNING(format, ...)
+
+/**
+ * @brief Macro for logging a message with the severity level INFO.
+ *
+ * @param format printf-style format string, optionally followed by arguments
+ *               to be formatted and inserted in the resulting string.
+ */
+#define NRFX_LOG_INFO(format, ...)
+
+/**
+ * @brief Macro for logging a message with the severity level DEBUG.
+ *
+ * @param format printf-style format string, optionally followed by arguments
+ *               to be formatted and inserted in the resulting string.
+ */
+#define NRFX_LOG_DEBUG(format, ...)
+
+
+/**
+ * @brief Macro for logging a memory dump with the severity level ERROR.
+ *
+ * @param[in] p_memory Pointer to the memory region to be dumped.
+ * @param[in] length   Length of the memory region in bytes.
+ */
+#define NRFX_LOG_HEXDUMP_ERROR(p_memory, length)
+
+/**
+ * @brief Macro for logging a memory dump with the severity level WARNING.
+ *
+ * @param[in] p_memory Pointer to the memory region to be dumped.
+ * @param[in] length   Length of the memory region in bytes.
+ */
+#define NRFX_LOG_HEXDUMP_WARNING(p_memory, length)
+
+/**
+ * @brief Macro for logging a memory dump with the severity level INFO.
+ *
+ * @param[in] p_memory Pointer to the memory region to be dumped.
+ * @param[in] length   Length of the memory region in bytes.
+ */
+#define NRFX_LOG_HEXDUMP_INFO(p_memory, length)
+
+/**
+ * @brief Macro for logging a memory dump with the severity level DEBUG.
+ *
+ * @param[in] p_memory Pointer to the memory region to be dumped.
+ * @param[in] length   Length of the memory region in bytes.
+ */
+#define NRFX_LOG_HEXDUMP_DEBUG(p_memory, length)
+
+
+/**
+ * @brief Macro for getting the textual representation of a given error code.
+ *
+ * @param[in] error_code Error code.
+ *
+ * @return String containing the textual representation of the error code.
+ */
+#define NRFX_LOG_ERROR_STRING_GET(error_code)
+
+/** @} */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // NRFX_LOG_H__
diff --git a/bsp/nrf5x/nrf52840/board/sdk_config.h b/bsp/nrf5x/nrf52840/board/sdk_config.h
new file mode 100644
index 0000000000..aeffd2905c
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/sdk_config.h
@@ -0,0 +1,11698 @@
+/**
+ * Copyright (c) 2017 - 2019, Nordic Semiconductor ASA
+ *
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without modification,
+ * are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice, this
+ *    list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form, except as embedded into a Nordic
+ *    Semiconductor ASA integrated circuit in a product or a software update for
+ *    such product, must reproduce the above copyright notice, this list of
+ *    conditions and the following disclaimer in the documentation and/or other
+ *    materials provided with the distribution.
+ *
+ * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
+ *    contributors may be used to endorse or promote products derived from this
+ *    software without specific prior written permission.
+ *
+ * 4. This software, with or without modification, must only be used with a
+ *    Nordic Semiconductor ASA integrated circuit.
+ *
+ * 5. Any software provided in binary form under this license must not be reverse
+ *    engineered, decompiled, modified and/or disassembled.
+ *
+ * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
+ * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
+ * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
+ * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ *
+ */
+
+
+
+#ifndef SDK_CONFIG_H
+#define SDK_CONFIG_H
+// <<< Use Configuration Wizard in Context Menu >>>\n
+#ifdef USE_APP_CONFIG
+#include "app_config.h"
+#endif
+// <h> nRF_BLE 
+
+//==========================================================
+// <q> BLE_ADVERTISING_ENABLED  - ble_advertising - Advertising module
+ 
+
+#ifndef BLE_ADVERTISING_ENABLED
+#define BLE_ADVERTISING_ENABLED 0
+#endif
+
+// <q> BLE_DTM_ENABLED  - ble_dtm - Module for testing RF/PHY using DTM commands
+ 
+
+#ifndef BLE_DTM_ENABLED
+#define BLE_DTM_ENABLED 0
+#endif
+
+// <q> BLE_RACP_ENABLED  - ble_racp - Record Access Control Point library
+ 
+
+#ifndef BLE_RACP_ENABLED
+#define BLE_RACP_ENABLED 0
+#endif
+
+// <e> NRF_BLE_QWR_ENABLED - nrf_ble_qwr - Queued writes support module (prepare/execute write)
+//==========================================================
+#ifndef NRF_BLE_QWR_ENABLED
+#define NRF_BLE_QWR_ENABLED 0
+#endif
+// <o> NRF_BLE_QWR_MAX_ATTR - Maximum number of attribute handles that can be registered. This number must be adjusted according to the number of attributes for which Queued Writes will be enabled. If it is zero, the module will reject all Queued Write requests. 
+#ifndef NRF_BLE_QWR_MAX_ATTR
+#define NRF_BLE_QWR_MAX_ATTR 0
+#endif
+
+// </e>
+
+// <e> PEER_MANAGER_ENABLED - peer_manager - Peer Manager
+//==========================================================
+#ifndef PEER_MANAGER_ENABLED
+#define PEER_MANAGER_ENABLED 0
+#endif
+// <o> PM_MAX_REGISTRANTS - Number of event handlers that can be registered. 
+#ifndef PM_MAX_REGISTRANTS
+#define PM_MAX_REGISTRANTS 3
+#endif
+
+// <o> PM_FLASH_BUFFERS - Number of internal buffers for flash operations. 
+// <i> Decrease this value to lower RAM usage.
+
+#ifndef PM_FLASH_BUFFERS
+#define PM_FLASH_BUFFERS 4
+#endif
+
+// <q> PM_CENTRAL_ENABLED  - Enable/disable central-specific Peer Manager functionality.
+ 
+
+// <i> Enable/disable central-specific Peer Manager functionality.
+
+#ifndef PM_CENTRAL_ENABLED
+#define PM_CENTRAL_ENABLED 1
+#endif
+
+// <q> PM_SERVICE_CHANGED_ENABLED  - Enable/disable the service changed management for GATT server in Peer Manager.
+ 
+
+// <i> If not using a GATT server, or using a server wihout a service changed characteristic,
+// <i> disable this to save code space.
+
+#ifndef PM_SERVICE_CHANGED_ENABLED
+#define PM_SERVICE_CHANGED_ENABLED 1
+#endif
+
+// <q> PM_PEER_RANKS_ENABLED  - Enable/disable the peer rank management in Peer Manager.
+ 
+
+// <i> Set this to false to save code space if not using the peer rank API.
+
+#ifndef PM_PEER_RANKS_ENABLED
+#define PM_PEER_RANKS_ENABLED 1
+#endif
+
+// <q> PM_LESC_ENABLED  - Enable/disable LESC support in Peer Manager.
+ 
+
+// <i> If set to true, you need to call nrf_ble_lesc_request_handler() in the main loop to respond to LESC-related BLE events. If LESC support is not required, set this to false to save code space.
+
+#ifndef PM_LESC_ENABLED
+#define PM_LESC_ENABLED 0
+#endif
+
+// <e> PM_RA_PROTECTION_ENABLED - Enable/disable protection against repeated pairing attempts in Peer Manager.
+//==========================================================
+#ifndef PM_RA_PROTECTION_ENABLED
+#define PM_RA_PROTECTION_ENABLED 0
+#endif
+// <o> PM_RA_PROTECTION_TRACKED_PEERS_NUM - Maximum number of peers whose authorization status can be tracked. 
+#ifndef PM_RA_PROTECTION_TRACKED_PEERS_NUM
+#define PM_RA_PROTECTION_TRACKED_PEERS_NUM 8
+#endif
+
+// <o> PM_RA_PROTECTION_MIN_WAIT_INTERVAL - Minimum waiting interval (in ms) before a new pairing attempt can be initiated. 
+#ifndef PM_RA_PROTECTION_MIN_WAIT_INTERVAL
+#define PM_RA_PROTECTION_MIN_WAIT_INTERVAL 4000
+#endif
+
+// <o> PM_RA_PROTECTION_MAX_WAIT_INTERVAL - Maximum waiting interval (in ms) before a new pairing attempt can be initiated. 
+#ifndef PM_RA_PROTECTION_MAX_WAIT_INTERVAL
+#define PM_RA_PROTECTION_MAX_WAIT_INTERVAL 64000
+#endif
+
+// <o> PM_RA_PROTECTION_REWARD_PERIOD - Reward period (in ms). 
+// <i> The waiting interval is gradually decreased when no new failed pairing attempts are made during reward period.
+
+#ifndef PM_RA_PROTECTION_REWARD_PERIOD
+#define PM_RA_PROTECTION_REWARD_PERIOD 10000
+#endif
+
+// </e>
+
+// <o> PM_HANDLER_SEC_DELAY_MS - Delay before starting security. 
+// <i>  This might be necessary for interoperability reasons, especially as peripheral.
+
+#ifndef PM_HANDLER_SEC_DELAY_MS
+#define PM_HANDLER_SEC_DELAY_MS 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nRF_BLE_Services 
+
+//==========================================================
+// <q> BLE_ANCS_C_ENABLED  - ble_ancs_c - Apple Notification Service Client
+ 
+
+#ifndef BLE_ANCS_C_ENABLED
+#define BLE_ANCS_C_ENABLED 0
+#endif
+
+// <q> BLE_ANS_C_ENABLED  - ble_ans_c - Alert Notification Service Client
+ 
+
+#ifndef BLE_ANS_C_ENABLED
+#define BLE_ANS_C_ENABLED 0
+#endif
+
+// <q> BLE_BAS_C_ENABLED  - ble_bas_c - Battery Service Client
+ 
+
+#ifndef BLE_BAS_C_ENABLED
+#define BLE_BAS_C_ENABLED 0
+#endif
+
+// <e> BLE_BAS_ENABLED - ble_bas - Battery Service
+//==========================================================
+#ifndef BLE_BAS_ENABLED
+#define BLE_BAS_ENABLED 0
+#endif
+// <e> BLE_BAS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef BLE_BAS_CONFIG_LOG_ENABLED
+#define BLE_BAS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> BLE_BAS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef BLE_BAS_CONFIG_LOG_LEVEL
+#define BLE_BAS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> BLE_BAS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_BAS_CONFIG_INFO_COLOR
+#define BLE_BAS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> BLE_BAS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_BAS_CONFIG_DEBUG_COLOR
+#define BLE_BAS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <q> BLE_CSCS_ENABLED  - ble_cscs - Cycling Speed and Cadence Service
+ 
+
+#ifndef BLE_CSCS_ENABLED
+#define BLE_CSCS_ENABLED 0
+#endif
+
+// <q> BLE_CTS_C_ENABLED  - ble_cts_c - Current Time Service Client
+ 
+
+#ifndef BLE_CTS_C_ENABLED
+#define BLE_CTS_C_ENABLED 0
+#endif
+
+// <q> BLE_DIS_ENABLED  - ble_dis - Device Information Service
+ 
+
+#ifndef BLE_DIS_ENABLED
+#define BLE_DIS_ENABLED 0
+#endif
+
+// <q> BLE_GLS_ENABLED  - ble_gls - Glucose Service
+ 
+
+#ifndef BLE_GLS_ENABLED
+#define BLE_GLS_ENABLED 0
+#endif
+
+// <q> BLE_HIDS_ENABLED  - ble_hids - Human Interface Device Service
+ 
+
+#ifndef BLE_HIDS_ENABLED
+#define BLE_HIDS_ENABLED 0
+#endif
+
+// <q> BLE_HRS_C_ENABLED  - ble_hrs_c - Heart Rate Service Client
+ 
+
+#ifndef BLE_HRS_C_ENABLED
+#define BLE_HRS_C_ENABLED 0
+#endif
+
+// <q> BLE_HRS_ENABLED  - ble_hrs - Heart Rate Service
+ 
+
+#ifndef BLE_HRS_ENABLED
+#define BLE_HRS_ENABLED 0
+#endif
+
+// <q> BLE_HTS_ENABLED  - ble_hts - Health Thermometer Service
+ 
+
+#ifndef BLE_HTS_ENABLED
+#define BLE_HTS_ENABLED 0
+#endif
+
+// <q> BLE_IAS_C_ENABLED  - ble_ias_c - Immediate Alert Service Client
+ 
+
+#ifndef BLE_IAS_C_ENABLED
+#define BLE_IAS_C_ENABLED 0
+#endif
+
+// <e> BLE_IAS_ENABLED - ble_ias - Immediate Alert Service
+//==========================================================
+#ifndef BLE_IAS_ENABLED
+#define BLE_IAS_ENABLED 0
+#endif
+// <e> BLE_IAS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef BLE_IAS_CONFIG_LOG_ENABLED
+#define BLE_IAS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> BLE_IAS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef BLE_IAS_CONFIG_LOG_LEVEL
+#define BLE_IAS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> BLE_IAS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_IAS_CONFIG_INFO_COLOR
+#define BLE_IAS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> BLE_IAS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_IAS_CONFIG_DEBUG_COLOR
+#define BLE_IAS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <q> BLE_LBS_C_ENABLED  - ble_lbs_c - Nordic LED Button Service Client
+ 
+
+#ifndef BLE_LBS_C_ENABLED
+#define BLE_LBS_C_ENABLED 0
+#endif
+
+// <q> BLE_LBS_ENABLED  - ble_lbs - LED Button Service
+ 
+
+#ifndef BLE_LBS_ENABLED
+#define BLE_LBS_ENABLED 0
+#endif
+
+// <q> BLE_LLS_ENABLED  - ble_lls - Link Loss Service
+ 
+
+#ifndef BLE_LLS_ENABLED
+#define BLE_LLS_ENABLED 0
+#endif
+
+// <q> BLE_NUS_C_ENABLED  - ble_nus_c - Nordic UART Central Service
+ 
+
+#ifndef BLE_NUS_C_ENABLED
+#define BLE_NUS_C_ENABLED 0
+#endif
+
+// <e> BLE_NUS_ENABLED - ble_nus - Nordic UART Service
+//==========================================================
+#ifndef BLE_NUS_ENABLED
+#define BLE_NUS_ENABLED 0
+#endif
+// <e> BLE_NUS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef BLE_NUS_CONFIG_LOG_ENABLED
+#define BLE_NUS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> BLE_NUS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef BLE_NUS_CONFIG_LOG_LEVEL
+#define BLE_NUS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> BLE_NUS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_NUS_CONFIG_INFO_COLOR
+#define BLE_NUS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> BLE_NUS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef BLE_NUS_CONFIG_DEBUG_COLOR
+#define BLE_NUS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <q> BLE_RSCS_C_ENABLED  - ble_rscs_c - Running Speed and Cadence Client
+ 
+
+#ifndef BLE_RSCS_C_ENABLED
+#define BLE_RSCS_C_ENABLED 0
+#endif
+
+// <q> BLE_RSCS_ENABLED  - ble_rscs - Running Speed and Cadence Service
+ 
+
+#ifndef BLE_RSCS_ENABLED
+#define BLE_RSCS_ENABLED 0
+#endif
+
+// <q> BLE_TPS_ENABLED  - ble_tps - TX Power Service
+ 
+
+#ifndef BLE_TPS_ENABLED
+#define BLE_TPS_ENABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Core 
+
+//==========================================================
+// <e> NRF_MPU_LIB_ENABLED - nrf_mpu_lib - Module for MPU
+//==========================================================
+#ifndef NRF_MPU_LIB_ENABLED
+#define NRF_MPU_LIB_ENABLED 0
+#endif
+// <q> NRF_MPU_LIB_CLI_CMDS  - Enable CLI commands specific to the module.
+ 
+
+#ifndef NRF_MPU_LIB_CLI_CMDS
+#define NRF_MPU_LIB_CLI_CMDS 0
+#endif
+
+// </e>
+
+// <e> NRF_STACK_GUARD_ENABLED - nrf_stack_guard - Stack guard
+//==========================================================
+#ifndef NRF_STACK_GUARD_ENABLED
+#define NRF_STACK_GUARD_ENABLED 0
+#endif
+// <o> NRF_STACK_GUARD_CONFIG_SIZE  - Size of the stack guard.
+ 
+// <5=> 32 bytes 
+// <6=> 64 bytes 
+// <7=> 128 bytes 
+// <8=> 256 bytes 
+// <9=> 512 bytes 
+// <10=> 1024 bytes 
+// <11=> 2048 bytes 
+// <12=> 4096 bytes 
+
+#ifndef NRF_STACK_GUARD_CONFIG_SIZE
+#define NRF_STACK_GUARD_CONFIG_SIZE 7
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Crypto 
+
+//==========================================================
+// <e> NRF_CRYPTO_ENABLED - nrf_crypto - Cryptography library.
+//==========================================================
+#ifndef NRF_CRYPTO_ENABLED
+#define NRF_CRYPTO_ENABLED 1
+#endif
+// <o> NRF_CRYPTO_ALLOCATOR  - Memory allocator
+ 
+
+// <i> Choose memory allocator used by nrf_crypto. Default is alloca if possible or nrf_malloc otherwise. If 'User macros' are selected, the user has to create 'nrf_crypto_allocator.h' file that contains NRF_CRYPTO_ALLOC, NRF_CRYPTO_FREE, and NRF_CRYPTO_ALLOC_ON_STACK.
+// <0=> Default 
+// <1=> User macros 
+// <2=> On stack (alloca) 
+// <3=> C dynamic memory (malloc) 
+// <4=> SDK Memory Manager (nrf_malloc) 
+
+#ifndef NRF_CRYPTO_ALLOCATOR
+#define NRF_CRYPTO_ALLOCATOR 0
+#endif
+
+// <e> NRF_CRYPTO_BACKEND_CC310_BL_ENABLED - Enable the ARM Cryptocell CC310 reduced backend.
+
+// <i> The CC310 hardware-accelerated cryptography backend with reduced functionality and footprint (only available on nRF52840).
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED  - Enable the secp224r1 elliptic curve support using CC310_BL.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED 0
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED  - Enable the secp256r1 elliptic curve support using CC310_BL.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED  - CC310_BL SHA-256 hash functionality.
+ 
+
+// <i> CC310_BL backend implementation for hardware-accelerated SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED  - nrf_cc310_bl buffers to RAM before running hash operation
+ 
+
+// <i> Enabling this makes hashing of addresses in FLASH range possible. Size of buffer allocated for hashing is set by NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED 0
+#endif
+
+// <o> NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE - nrf_cc310_bl hash outputs digests in little endian 
+// <i> Makes the nrf_cc310_bl hash functions output digests in little endian format. Only for use in nRF SDK DFU!
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE
+#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE 4096
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED  - Enable Interrupts while support using CC310 bl.
+ 
+
+// <i> Select a library version compatible with the configuration. When interrupts are disable, a version named _noint must be used
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_CC310_ENABLED - Enable the ARM Cryptocell CC310 backend.
+
+// <i> The CC310 hardware-accelerated cryptography backend (only available on nRF52840).
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_CC310_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED  - Enable the AES CBC mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED  - Enable the AES CTR mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED  - Enable the AES ECB mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED  - Enable the AES CBC_MAC mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED  - Enable the AES CMAC mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED  - Enable the AES CCM mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED  - Enable the AES CCM* mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED  - Enable the CHACHA-POLY mode using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED  - Enable the secp160r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED  - Enable the secp160r2 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED  - Enable the secp192r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED  - Enable the secp224r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED  - Enable the secp256r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED  - Enable the secp384r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED  - Enable the secp521r1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED  - Enable the secp160k1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED  - Enable the secp192k1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED  - Enable the secp224k1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED  - Enable the secp256k1 elliptic curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED  - Enable the Curve25519 curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED  - Enable the Ed25519 curve support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED  - CC310 SHA-256 hash functionality.
+ 
+
+// <i> CC310 backend implementation for hardware-accelerated SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED  - CC310 SHA-512 hash functionality
+ 
+
+// <i> CC310 backend implementation for SHA-512 (in software).
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED  - CC310 HMAC using SHA-256
+ 
+
+// <i> CC310 backend implementation for HMAC using hardware-accelerated SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED  - CC310 HMAC using SHA-512
+ 
+
+// <i> CC310 backend implementation for HMAC using SHA-512 (in software).
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_RNG_ENABLED  - Enable RNG support using CC310.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_RNG_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_RNG_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED  - Enable Interrupts while support using CC310.
+ 
+
+// <i> Select a library version compatible with the configuration. When interrupts are disable, a version named _noint must be used
+
+#ifndef NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED
+#define NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_CIFRA_ENABLED - Enable the Cifra backend.
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_CIFRA_ENABLED
+#define NRF_CRYPTO_BACKEND_CIFRA_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED  - Enable the AES EAX mode using Cifra.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED
+#define NRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_MBEDTLS_ENABLED - Enable the mbed TLS backend.
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED  - Enable the AES CBC mode mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED  - Enable the AES CTR mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED  - Enable the AES CFB mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED  - Enable the AES ECB mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED  - Enable the AES CBC MAC mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED  - Enable the AES CMAC mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED  - Enable the AES CCM mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED  - Enable the AES GCM mode using mbed TLS.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED  - Enable secp192r1 (NIST 192-bit) curve
+ 
+
+// <i> Enable this setting if you need secp192r1 (NIST 192-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED  - Enable secp224r1 (NIST 224-bit) curve
+ 
+
+// <i> Enable this setting if you need secp224r1 (NIST 224-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED  - Enable secp256r1 (NIST 256-bit) curve
+ 
+
+// <i> Enable this setting if you need secp256r1 (NIST 256-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED  - Enable secp384r1 (NIST 384-bit) curve
+ 
+
+// <i> Enable this setting if you need secp384r1 (NIST 384-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED  - Enable secp521r1 (NIST 521-bit) curve
+ 
+
+// <i> Enable this setting if you need secp521r1 (NIST 521-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED  - Enable secp192k1 (Koblitz 192-bit) curve
+ 
+
+// <i> Enable this setting if you need secp192k1 (Koblitz 192-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED  - Enable secp224k1 (Koblitz 224-bit) curve
+ 
+
+// <i> Enable this setting if you need secp224k1 (Koblitz 224-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED  - Enable secp256k1 (Koblitz 256-bit) curve
+ 
+
+// <i> Enable this setting if you need secp256k1 (Koblitz 256-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED  - Enable bp256r1 (Brainpool 256-bit) curve
+ 
+
+// <i> Enable this setting if you need bp256r1 (Brainpool 256-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED  - Enable bp384r1 (Brainpool 384-bit) curve
+ 
+
+// <i> Enable this setting if you need bp384r1 (Brainpool 384-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED  - Enable bp512r1 (Brainpool 512-bit) curve
+ 
+
+// <i> Enable this setting if you need bp512r1 (Brainpool 512-bit) support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED  - Enable Curve25519 curve
+ 
+
+// <i> Enable this setting if you need Curve25519 support using MBEDTLS
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED  - Enable mbed TLS SHA-256 hash functionality.
+ 
+
+// <i> mbed TLS backend implementation for SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED  - Enable mbed TLS SHA-512 hash functionality.
+ 
+
+// <i> mbed TLS backend implementation for SHA-512.
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED  - Enable mbed TLS HMAC using SHA-256.
+ 
+
+// <i> mbed TLS backend implementation for HMAC using SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED  - Enable mbed TLS HMAC using SHA-512.
+ 
+
+// <i> mbed TLS backend implementation for HMAC using SHA-512.
+
+#ifndef NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED - Enable the micro-ecc backend.
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED
+#define NRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED  - Enable secp192r1 (NIST 192-bit) curve
+ 
+
+// <i> Enable this setting if you need secp192r1 (NIST 192-bit) support using micro-ecc
+
+#ifndef NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED  - Enable secp224r1 (NIST 224-bit) curve
+ 
+
+// <i> Enable this setting if you need secp224r1 (NIST 224-bit) support using micro-ecc
+
+#ifndef NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED  - Enable secp256r1 (NIST 256-bit) curve
+ 
+
+// <i> Enable this setting if you need secp256r1 (NIST 256-bit) support using micro-ecc
+
+#ifndef NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED  - Enable secp256k1 (Koblitz 256-bit) curve
+ 
+
+// <i> Enable this setting if you need secp256k1 (Koblitz 256-bit) support using micro-ecc
+
+#ifndef NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED
+#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED - Enable the nRF HW RNG backend.
+
+// <i> The nRF HW backend provide access to RNG peripheral in nRF5x devices.
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED
+#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED  - Enable mbed TLS CTR-DRBG algorithm.
+ 
+
+// <i> Enable mbed TLS CTR-DRBG standardized by NIST (NIST SP 800-90A Rev. 1). The nRF HW RNG is used as an entropy source for seeding.
+
+#ifndef NRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED
+#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_NRF_SW_ENABLED - Enable the legacy nRFx sw for crypto.
+
+// <i> The nRF SW cryptography backend (only used in bootloader context).
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_NRF_SW_ENABLED
+#define NRF_CRYPTO_BACKEND_NRF_SW_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED  - nRF SW hash backend support for SHA-256
+ 
+
+// <i> The nRF SW backend provide access to nRF SDK legacy hash implementation of SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_OBERON_ENABLED - Enable the Oberon backend
+
+// <i> The Oberon backend
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_OBERON_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED  - Enable the CHACHA-POLY mode using Oberon.
+ 
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED  - Enable secp256r1 curve
+ 
+
+// <i> Enable this setting if you need secp256r1 curve support using Oberon library
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED  - Enable Curve25519 ECDH
+ 
+
+// <i> Enable this setting if you need Curve25519 ECDH support using Oberon library
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED  - Enable Ed25519 signature scheme
+ 
+
+// <i> Enable this setting if you need Ed25519 support using Oberon library
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED  - Oberon SHA-256 hash functionality
+ 
+
+// <i> Oberon backend implementation for SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED  - Oberon SHA-512 hash functionality
+ 
+
+// <i> Oberon backend implementation for SHA-512.
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED  - Oberon HMAC using SHA-256
+ 
+
+// <i> Oberon backend implementation for HMAC using SHA-256.
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED 1
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED  - Oberon HMAC using SHA-512
+ 
+
+// <i> Oberon backend implementation for HMAC using SHA-512.
+
+#ifndef NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED
+#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED 1
+#endif
+
+// </e>
+
+// <e> NRF_CRYPTO_BACKEND_OPTIGA_ENABLED - Enable the nrf_crypto Optiga Trust X backend.
+
+// <i> Enables the nrf_crypto backend for Optiga Trust X devices.
+//==========================================================
+#ifndef NRF_CRYPTO_BACKEND_OPTIGA_ENABLED
+#define NRF_CRYPTO_BACKEND_OPTIGA_ENABLED 0
+#endif
+// <q> NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED  - Optiga backend support for RNG
+ 
+
+// <i> The Optiga backend provide external chip RNG.
+
+#ifndef NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED
+#define NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED 0
+#endif
+
+// <q> NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED  - Optiga backend support for ECC secp256r1
+ 
+
+// <i> The Optiga backend provide external chip ECC using secp256r1.
+
+#ifndef NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED
+#define NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED 1
+#endif
+
+// </e>
+
+// <q> NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED  - Big-endian byte order in raw Curve25519 data
+ 
+
+// <i> Enable big-endian byte order in Curve25519 API, if set to 1. Use little-endian, if set to 0.
+
+#ifndef NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED
+#define NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nRF_DFU 
+
+//==========================================================
+// <h> ble_dfu - Device Firmware Update
+
+//==========================================================
+// <q> BLE_DFU_ENABLED  - Enable DFU Service.
+ 
+
+#ifndef BLE_DFU_ENABLED
+#define BLE_DFU_ENABLED 0
+#endif
+
+// <q> NRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS  - Buttonless DFU supports bonds.
+ 
+
+#ifndef NRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS
+#define NRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS 0
+#endif
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Drivers 
+
+//==========================================================
+// <e> COMP_ENABLED - nrf_drv_comp - COMP peripheral driver - legacy layer
+//==========================================================
+#ifndef COMP_ENABLED
+#define COMP_ENABLED 0
+#endif
+// <o> COMP_CONFIG_REF  - Reference voltage
+ 
+// <0=> Internal 1.2V 
+// <1=> Internal 1.8V 
+// <2=> Internal 2.4V 
+// <4=> VDD 
+// <7=> ARef 
+
+#ifndef COMP_CONFIG_REF
+#define COMP_CONFIG_REF 1
+#endif
+
+// <o> COMP_CONFIG_MAIN_MODE  - Main mode
+ 
+// <0=> Single ended 
+// <1=> Differential 
+
+#ifndef COMP_CONFIG_MAIN_MODE
+#define COMP_CONFIG_MAIN_MODE 0
+#endif
+
+// <o> COMP_CONFIG_SPEED_MODE  - Speed mode
+ 
+// <0=> Low power 
+// <1=> Normal 
+// <2=> High speed 
+
+#ifndef COMP_CONFIG_SPEED_MODE
+#define COMP_CONFIG_SPEED_MODE 2
+#endif
+
+// <o> COMP_CONFIG_HYST  - Hystheresis
+ 
+// <0=> No 
+// <1=> 50mV 
+
+#ifndef COMP_CONFIG_HYST
+#define COMP_CONFIG_HYST 0
+#endif
+
+// <o> COMP_CONFIG_ISOURCE  - Current Source
+ 
+// <0=> Off 
+// <1=> 2.5 uA 
+// <2=> 5 uA 
+// <3=> 10 uA 
+
+#ifndef COMP_CONFIG_ISOURCE
+#define COMP_CONFIG_ISOURCE 0
+#endif
+
+// <o> COMP_CONFIG_INPUT  - Analog input
+ 
+// <0=> 0 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef COMP_CONFIG_INPUT
+#define COMP_CONFIG_INPUT 0
+#endif
+
+// <o> COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef COMP_CONFIG_IRQ_PRIORITY
+#define COMP_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <q> EGU_ENABLED  - nrf_drv_swi - SWI(EGU) peripheral driver - legacy layer
+ 
+
+#ifndef EGU_ENABLED
+#define EGU_ENABLED 0
+#endif
+
+// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver - legacy layer
+//==========================================================
+#ifndef GPIOTE_ENABLED
+#define GPIOTE_ENABLED 0
+#endif
+// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins 
+#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
+#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 1
+#endif
+
+// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
+#define GPIOTE_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> I2S_ENABLED - nrf_drv_i2s - I2S peripheral driver - legacy layer
+//==========================================================
+#ifndef I2S_ENABLED
+#define I2S_ENABLED 0
+#endif
+// <o> I2S_CONFIG_SCK_PIN - SCK pin  <0-31> 
+
+
+#ifndef I2S_CONFIG_SCK_PIN
+#define I2S_CONFIG_SCK_PIN 31
+#endif
+
+// <o> I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31> 
+
+
+#ifndef I2S_CONFIG_LRCK_PIN
+#define I2S_CONFIG_LRCK_PIN 30
+#endif
+
+// <o> I2S_CONFIG_MCK_PIN - MCK pin 
+#ifndef I2S_CONFIG_MCK_PIN
+#define I2S_CONFIG_MCK_PIN 255
+#endif
+
+// <o> I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31> 
+
+
+#ifndef I2S_CONFIG_SDOUT_PIN
+#define I2S_CONFIG_SDOUT_PIN 29
+#endif
+
+// <o> I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31> 
+
+
+#ifndef I2S_CONFIG_SDIN_PIN
+#define I2S_CONFIG_SDIN_PIN 28
+#endif
+
+// <o> I2S_CONFIG_MASTER  - Mode
+ 
+// <0=> Master 
+// <1=> Slave 
+
+#ifndef I2S_CONFIG_MASTER
+#define I2S_CONFIG_MASTER 0
+#endif
+
+// <o> I2S_CONFIG_FORMAT  - Format
+ 
+// <0=> I2S 
+// <1=> Aligned 
+
+#ifndef I2S_CONFIG_FORMAT
+#define I2S_CONFIG_FORMAT 0
+#endif
+
+// <o> I2S_CONFIG_ALIGN  - Alignment
+ 
+// <0=> Left 
+// <1=> Right 
+
+#ifndef I2S_CONFIG_ALIGN
+#define I2S_CONFIG_ALIGN 0
+#endif
+
+// <o> I2S_CONFIG_SWIDTH  - Sample width (bits)
+ 
+// <0=> 8 
+// <1=> 16 
+// <2=> 24 
+
+#ifndef I2S_CONFIG_SWIDTH
+#define I2S_CONFIG_SWIDTH 1
+#endif
+
+// <o> I2S_CONFIG_CHANNELS  - Channels
+ 
+// <0=> Stereo 
+// <1=> Left 
+// <2=> Right 
+
+#ifndef I2S_CONFIG_CHANNELS
+#define I2S_CONFIG_CHANNELS 1
+#endif
+
+// <o> I2S_CONFIG_MCK_SETUP  - MCK behavior
+ 
+// <0=> Disabled 
+// <2147483648=> 32MHz/2 
+// <1342177280=> 32MHz/3 
+// <1073741824=> 32MHz/4 
+// <805306368=> 32MHz/5 
+// <671088640=> 32MHz/6 
+// <536870912=> 32MHz/8 
+// <402653184=> 32MHz/10 
+// <369098752=> 32MHz/11 
+// <285212672=> 32MHz/15 
+// <268435456=> 32MHz/16 
+// <201326592=> 32MHz/21 
+// <184549376=> 32MHz/23 
+// <142606336=> 32MHz/30 
+// <138412032=> 32MHz/31 
+// <134217728=> 32MHz/32 
+// <100663296=> 32MHz/42 
+// <68157440=> 32MHz/63 
+// <34340864=> 32MHz/125 
+
+#ifndef I2S_CONFIG_MCK_SETUP
+#define I2S_CONFIG_MCK_SETUP 536870912
+#endif
+
+// <o> I2S_CONFIG_RATIO  - MCK/LRCK ratio
+ 
+// <0=> 32x 
+// <1=> 48x 
+// <2=> 64x 
+// <3=> 96x 
+// <4=> 128x 
+// <5=> 192x 
+// <6=> 256x 
+// <7=> 384x 
+// <8=> 512x 
+
+#ifndef I2S_CONFIG_RATIO
+#define I2S_CONFIG_RATIO 2000
+#endif
+
+// <o> I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef I2S_CONFIG_IRQ_PRIORITY
+#define I2S_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef I2S_CONFIG_LOG_ENABLED
+#define I2S_CONFIG_LOG_ENABLED 0
+#endif
+// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef I2S_CONFIG_LOG_LEVEL
+#define I2S_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef I2S_CONFIG_INFO_COLOR
+#define I2S_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef I2S_CONFIG_DEBUG_COLOR
+#define I2S_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> LPCOMP_ENABLED - nrf_drv_lpcomp - LPCOMP peripheral driver - legacy layer
+//==========================================================
+#ifndef LPCOMP_ENABLED
+#define LPCOMP_ENABLED 0
+#endif
+// <o> LPCOMP_CONFIG_REFERENCE  - Reference voltage
+ 
+// <0=> Supply 1/8 
+// <1=> Supply 2/8 
+// <2=> Supply 3/8 
+// <3=> Supply 4/8 
+// <4=> Supply 5/8 
+// <5=> Supply 6/8 
+// <6=> Supply 7/8 
+// <8=> Supply 1/16 (nRF52) 
+// <9=> Supply 3/16 (nRF52) 
+// <10=> Supply 5/16 (nRF52) 
+// <11=> Supply 7/16 (nRF52) 
+// <12=> Supply 9/16 (nRF52) 
+// <13=> Supply 11/16 (nRF52) 
+// <14=> Supply 13/16 (nRF52) 
+// <15=> Supply 15/16 (nRF52) 
+// <7=> External Ref 0 
+// <65543=> External Ref 1 
+
+#ifndef LPCOMP_CONFIG_REFERENCE
+#define LPCOMP_CONFIG_REFERENCE 3
+#endif
+
+// <o> LPCOMP_CONFIG_DETECTION  - Detection
+ 
+// <0=> Crossing 
+// <1=> Up 
+// <2=> Down 
+
+#ifndef LPCOMP_CONFIG_DETECTION
+#define LPCOMP_CONFIG_DETECTION 2
+#endif
+
+// <o> LPCOMP_CONFIG_INPUT  - Analog input
+ 
+// <0=> 0 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef LPCOMP_CONFIG_INPUT
+#define LPCOMP_CONFIG_INPUT 0
+#endif
+
+// <q> LPCOMP_CONFIG_HYST  - Hysteresis
+ 
+
+#ifndef LPCOMP_CONFIG_HYST
+#define LPCOMP_CONFIG_HYST 0
+#endif
+
+// <o> LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef LPCOMP_CONFIG_IRQ_PRIORITY
+#define LPCOMP_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> NRFX_CLOCK_ENABLED - nrfx_clock - CLOCK peripheral driver
+//==========================================================
+#ifndef NRFX_CLOCK_ENABLED
+#define NRFX_CLOCK_ENABLED 0
+#endif
+// <o> NRFX_CLOCK_CONFIG_LF_SRC  - LF Clock Source
+ 
+// <0=> RC 
+// <1=> XTAL 
+// <2=> Synth 
+// <131073=> External Low Swing 
+// <196609=> External Full Swing 
+
+#ifndef NRFX_CLOCK_CONFIG_LF_SRC
+#define NRFX_CLOCK_CONFIG_LF_SRC 1
+#endif
+
+// <o> NRFX_CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_CLOCK_CONFIG_IRQ_PRIORITY
+#define NRFX_CLOCK_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_CLOCK_CONFIG_LOG_ENABLED
+#define NRFX_CLOCK_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_CLOCK_CONFIG_LOG_LEVEL
+#define NRFX_CLOCK_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_CLOCK_CONFIG_INFO_COLOR
+#define NRFX_CLOCK_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_CLOCK_CONFIG_DEBUG_COLOR
+#define NRFX_CLOCK_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_COMP_ENABLED - nrfx_comp - COMP peripheral driver
+//==========================================================
+#ifndef NRFX_COMP_ENABLED
+#define NRFX_COMP_ENABLED 0
+#endif
+// <o> NRFX_COMP_CONFIG_REF  - Reference voltage
+ 
+// <0=> Internal 1.2V 
+// <1=> Internal 1.8V 
+// <2=> Internal 2.4V 
+// <4=> VDD 
+// <7=> ARef 
+
+#ifndef NRFX_COMP_CONFIG_REF
+#define NRFX_COMP_CONFIG_REF 1
+#endif
+
+// <o> NRFX_COMP_CONFIG_MAIN_MODE  - Main mode
+ 
+// <0=> Single ended 
+// <1=> Differential 
+
+#ifndef NRFX_COMP_CONFIG_MAIN_MODE
+#define NRFX_COMP_CONFIG_MAIN_MODE 0
+#endif
+
+// <o> NRFX_COMP_CONFIG_SPEED_MODE  - Speed mode
+ 
+// <0=> Low power 
+// <1=> Normal 
+// <2=> High speed 
+
+#ifndef NRFX_COMP_CONFIG_SPEED_MODE
+#define NRFX_COMP_CONFIG_SPEED_MODE 2
+#endif
+
+// <o> NRFX_COMP_CONFIG_HYST  - Hystheresis
+ 
+// <0=> No 
+// <1=> 50mV 
+
+#ifndef NRFX_COMP_CONFIG_HYST
+#define NRFX_COMP_CONFIG_HYST 0
+#endif
+
+// <o> NRFX_COMP_CONFIG_ISOURCE  - Current Source
+ 
+// <0=> Off 
+// <1=> 2.5 uA 
+// <2=> 5 uA 
+// <3=> 10 uA 
+
+#ifndef NRFX_COMP_CONFIG_ISOURCE
+#define NRFX_COMP_CONFIG_ISOURCE 0
+#endif
+
+// <o> NRFX_COMP_CONFIG_INPUT  - Analog input
+ 
+// <0=> 0 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_COMP_CONFIG_INPUT
+#define NRFX_COMP_CONFIG_INPUT 0
+#endif
+
+// <o> NRFX_COMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_COMP_CONFIG_IRQ_PRIORITY
+#define NRFX_COMP_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_COMP_CONFIG_LOG_ENABLED
+#define NRFX_COMP_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_COMP_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_COMP_CONFIG_LOG_LEVEL
+#define NRFX_COMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_COMP_CONFIG_INFO_COLOR
+#define NRFX_COMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_COMP_CONFIG_DEBUG_COLOR
+#define NRFX_COMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_GPIOTE_ENABLED - nrfx_gpiote - GPIOTE peripheral driver
+//==========================================================
+#ifndef NRFX_GPIOTE_ENABLED
+#define NRFX_GPIOTE_ENABLED 0
+#endif
+// <o> NRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins 
+#ifndef NRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
+#define NRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 1
+#endif
+
+// <o> NRFX_GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_GPIOTE_CONFIG_IRQ_PRIORITY
+#define NRFX_GPIOTE_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_GPIOTE_CONFIG_LOG_ENABLED
+#define NRFX_GPIOTE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_GPIOTE_CONFIG_LOG_LEVEL
+#define NRFX_GPIOTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_GPIOTE_CONFIG_INFO_COLOR
+#define NRFX_GPIOTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_GPIOTE_CONFIG_DEBUG_COLOR
+#define NRFX_GPIOTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_I2S_ENABLED - nrfx_i2s - I2S peripheral driver
+//==========================================================
+#ifndef NRFX_I2S_ENABLED
+#define NRFX_I2S_ENABLED 0
+#endif
+// <o> NRFX_I2S_CONFIG_SCK_PIN - SCK pin  <0-31> 
+
+
+#ifndef NRFX_I2S_CONFIG_SCK_PIN
+#define NRFX_I2S_CONFIG_SCK_PIN 31
+#endif
+
+// <o> NRFX_I2S_CONFIG_LRCK_PIN - LRCK pin  <1-31> 
+
+
+#ifndef NRFX_I2S_CONFIG_LRCK_PIN
+#define NRFX_I2S_CONFIG_LRCK_PIN 30
+#endif
+
+// <o> NRFX_I2S_CONFIG_MCK_PIN - MCK pin 
+#ifndef NRFX_I2S_CONFIG_MCK_PIN
+#define NRFX_I2S_CONFIG_MCK_PIN 255
+#endif
+
+// <o> NRFX_I2S_CONFIG_SDOUT_PIN - SDOUT pin  <0-31> 
+
+
+#ifndef NRFX_I2S_CONFIG_SDOUT_PIN
+#define NRFX_I2S_CONFIG_SDOUT_PIN 29
+#endif
+
+// <o> NRFX_I2S_CONFIG_SDIN_PIN - SDIN pin  <0-31> 
+
+
+#ifndef NRFX_I2S_CONFIG_SDIN_PIN
+#define NRFX_I2S_CONFIG_SDIN_PIN 28
+#endif
+
+// <o> NRFX_I2S_CONFIG_MASTER  - Mode
+ 
+// <0=> Master 
+// <1=> Slave 
+
+#ifndef NRFX_I2S_CONFIG_MASTER
+#define NRFX_I2S_CONFIG_MASTER 0
+#endif
+
+// <o> NRFX_I2S_CONFIG_FORMAT  - Format
+ 
+// <0=> I2S 
+// <1=> Aligned 
+
+#ifndef NRFX_I2S_CONFIG_FORMAT
+#define NRFX_I2S_CONFIG_FORMAT 0
+#endif
+
+// <o> NRFX_I2S_CONFIG_ALIGN  - Alignment
+ 
+// <0=> Left 
+// <1=> Right 
+
+#ifndef NRFX_I2S_CONFIG_ALIGN
+#define NRFX_I2S_CONFIG_ALIGN 0
+#endif
+
+// <o> NRFX_I2S_CONFIG_SWIDTH  - Sample width (bits)
+ 
+// <0=> 8 
+// <1=> 16 
+// <2=> 24 
+
+#ifndef NRFX_I2S_CONFIG_SWIDTH
+#define NRFX_I2S_CONFIG_SWIDTH 1
+#endif
+
+// <o> NRFX_I2S_CONFIG_CHANNELS  - Channels
+ 
+// <0=> Stereo 
+// <1=> Left 
+// <2=> Right 
+
+#ifndef NRFX_I2S_CONFIG_CHANNELS
+#define NRFX_I2S_CONFIG_CHANNELS 1
+#endif
+
+// <o> NRFX_I2S_CONFIG_MCK_SETUP  - MCK behavior
+ 
+// <0=> Disabled 
+// <2147483648=> 32MHz/2 
+// <1342177280=> 32MHz/3 
+// <1073741824=> 32MHz/4 
+// <805306368=> 32MHz/5 
+// <671088640=> 32MHz/6 
+// <536870912=> 32MHz/8 
+// <402653184=> 32MHz/10 
+// <369098752=> 32MHz/11 
+// <285212672=> 32MHz/15 
+// <268435456=> 32MHz/16 
+// <201326592=> 32MHz/21 
+// <184549376=> 32MHz/23 
+// <142606336=> 32MHz/30 
+// <138412032=> 32MHz/31 
+// <134217728=> 32MHz/32 
+// <100663296=> 32MHz/42 
+// <68157440=> 32MHz/63 
+// <34340864=> 32MHz/125 
+
+#ifndef NRFX_I2S_CONFIG_MCK_SETUP
+#define NRFX_I2S_CONFIG_MCK_SETUP 536870912
+#endif
+
+// <o> NRFX_I2S_CONFIG_RATIO  - MCK/LRCK ratio
+ 
+// <0=> 32x 
+// <1=> 48x 
+// <2=> 64x 
+// <3=> 96x 
+// <4=> 128x 
+// <5=> 192x 
+// <6=> 256x 
+// <7=> 384x 
+// <8=> 512x 
+
+#ifndef NRFX_I2S_CONFIG_RATIO
+#define NRFX_I2S_CONFIG_RATIO 2000
+#endif
+
+// <o> NRFX_I2S_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_I2S_CONFIG_IRQ_PRIORITY
+#define NRFX_I2S_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_I2S_CONFIG_LOG_ENABLED
+#define NRFX_I2S_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_I2S_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_I2S_CONFIG_LOG_LEVEL
+#define NRFX_I2S_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_I2S_CONFIG_INFO_COLOR
+#define NRFX_I2S_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_I2S_CONFIG_DEBUG_COLOR
+#define NRFX_I2S_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_LPCOMP_ENABLED - nrfx_lpcomp - LPCOMP peripheral driver
+//==========================================================
+#ifndef NRFX_LPCOMP_ENABLED
+#define NRFX_LPCOMP_ENABLED 0
+#endif
+// <o> NRFX_LPCOMP_CONFIG_REFERENCE  - Reference voltage
+ 
+// <0=> Supply 1/8 
+// <1=> Supply 2/8 
+// <2=> Supply 3/8 
+// <3=> Supply 4/8 
+// <4=> Supply 5/8 
+// <5=> Supply 6/8 
+// <6=> Supply 7/8 
+// <8=> Supply 1/16 (nRF52) 
+// <9=> Supply 3/16 (nRF52) 
+// <10=> Supply 5/16 (nRF52) 
+// <11=> Supply 7/16 (nRF52) 
+// <12=> Supply 9/16 (nRF52) 
+// <13=> Supply 11/16 (nRF52) 
+// <14=> Supply 13/16 (nRF52) 
+// <15=> Supply 15/16 (nRF52) 
+// <7=> External Ref 0 
+// <65543=> External Ref 1 
+
+#ifndef NRFX_LPCOMP_CONFIG_REFERENCE
+#define NRFX_LPCOMP_CONFIG_REFERENCE 3
+#endif
+
+// <o> NRFX_LPCOMP_CONFIG_DETECTION  - Detection
+ 
+// <0=> Crossing 
+// <1=> Up 
+// <2=> Down 
+
+#ifndef NRFX_LPCOMP_CONFIG_DETECTION
+#define NRFX_LPCOMP_CONFIG_DETECTION 2
+#endif
+
+// <o> NRFX_LPCOMP_CONFIG_INPUT  - Analog input
+ 
+// <0=> 0 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_LPCOMP_CONFIG_INPUT
+#define NRFX_LPCOMP_CONFIG_INPUT 0
+#endif
+
+// <q> NRFX_LPCOMP_CONFIG_HYST  - Hysteresis
+ 
+
+#ifndef NRFX_LPCOMP_CONFIG_HYST
+#define NRFX_LPCOMP_CONFIG_HYST 0
+#endif
+
+// <o> NRFX_LPCOMP_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_LPCOMP_CONFIG_IRQ_PRIORITY
+#define NRFX_LPCOMP_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_LPCOMP_CONFIG_LOG_ENABLED
+#define NRFX_LPCOMP_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_LPCOMP_CONFIG_LOG_LEVEL
+#define NRFX_LPCOMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_LPCOMP_CONFIG_INFO_COLOR
+#define NRFX_LPCOMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_LPCOMP_CONFIG_DEBUG_COLOR
+#define NRFX_LPCOMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_NFCT_ENABLED - nrfx_nfct - NFCT peripheral driver
+//==========================================================
+#ifndef NRFX_NFCT_ENABLED
+#define NRFX_NFCT_ENABLED 0
+#endif
+// <o> NRFX_NFCT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_NFCT_CONFIG_IRQ_PRIORITY
+#define NRFX_NFCT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_NFCT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_NFCT_CONFIG_LOG_ENABLED
+#define NRFX_NFCT_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_NFCT_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_NFCT_CONFIG_LOG_LEVEL
+#define NRFX_NFCT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_NFCT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_NFCT_CONFIG_INFO_COLOR
+#define NRFX_NFCT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_NFCT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_NFCT_CONFIG_DEBUG_COLOR
+#define NRFX_NFCT_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_PDM_ENABLED - nrfx_pdm - PDM peripheral driver
+//==========================================================
+#ifndef NRFX_PDM_ENABLED
+#define NRFX_PDM_ENABLED 0
+#endif
+// <o> NRFX_PDM_CONFIG_MODE  - Mode
+ 
+// <0=> Stereo 
+// <1=> Mono 
+
+#ifndef NRFX_PDM_CONFIG_MODE
+#define NRFX_PDM_CONFIG_MODE 1
+#endif
+
+// <o> NRFX_PDM_CONFIG_EDGE  - Edge
+ 
+// <0=> Left falling 
+// <1=> Left rising 
+
+#ifndef NRFX_PDM_CONFIG_EDGE
+#define NRFX_PDM_CONFIG_EDGE 0
+#endif
+
+// <o> NRFX_PDM_CONFIG_CLOCK_FREQ  - Clock frequency
+ 
+// <134217728=> 1000k 
+// <138412032=> 1032k (default) 
+// <142606336=> 1067k 
+
+#ifndef NRFX_PDM_CONFIG_CLOCK_FREQ
+#define NRFX_PDM_CONFIG_CLOCK_FREQ 138412032
+#endif
+
+// <o> NRFX_PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_PDM_CONFIG_IRQ_PRIORITY
+#define NRFX_PDM_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_PDM_CONFIG_LOG_ENABLED
+#define NRFX_PDM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_PDM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_PDM_CONFIG_LOG_LEVEL
+#define NRFX_PDM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PDM_CONFIG_INFO_COLOR
+#define NRFX_PDM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PDM_CONFIG_DEBUG_COLOR
+#define NRFX_PDM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_POWER_ENABLED - nrfx_power - POWER peripheral driver
+//==========================================================
+#ifndef NRFX_POWER_ENABLED
+#define NRFX_POWER_ENABLED 0
+#endif
+// <o> NRFX_POWER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+
+// <0=> 0 (highest)
+// <1=> 1
+// <2=> 2
+// <3=> 3
+// <4=> 4
+// <5=> 5
+// <6=> 6
+// <7=> 7
+
+#ifndef NRFX_POWER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_POWER_DEFAULT_CONFIG_IRQ_PRIORITY 7
+#endif
+
+// <q> NRFX_POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
+ 
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef NRFX_POWER_CONFIG_DEFAULT_DCDCEN
+#define NRFX_POWER_CONFIG_DEFAULT_DCDCEN 0
+#endif
+
+// <q> NRFX_POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
+ 
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef NRFX_POWER_CONFIG_DEFAULT_DCDCENHV
+#define NRFX_POWER_CONFIG_DEFAULT_DCDCENHV 0
+#endif
+
+// </e>
+
+// <e> NRFX_PPI_ENABLED - nrfx_ppi - PPI peripheral allocator
+//==========================================================
+#ifndef NRFX_PPI_ENABLED
+#define NRFX_PPI_ENABLED 0
+#endif
+// <e> NRFX_PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_PPI_CONFIG_LOG_ENABLED
+#define NRFX_PPI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_PPI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_PPI_CONFIG_LOG_LEVEL
+#define NRFX_PPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PPI_CONFIG_INFO_COLOR
+#define NRFX_PPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PPI_CONFIG_DEBUG_COLOR
+#define NRFX_PPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_PWM_ENABLED - nrfx_pwm - PWM peripheral driver
+//==========================================================
+#ifndef NRFX_PWM_ENABLED
+#define NRFX_PWM_ENABLED 0
+#endif
+// <q> NRFX_PWM0_ENABLED  - Enable PWM0 instance
+ 
+
+#ifndef NRFX_PWM0_ENABLED
+#define NRFX_PWM0_ENABLED 0
+#endif
+
+// <q> NRFX_PWM1_ENABLED  - Enable PWM1 instance
+ 
+
+#ifndef NRFX_PWM1_ENABLED
+#define NRFX_PWM1_ENABLED 0
+#endif
+
+// <q> NRFX_PWM2_ENABLED  - Enable PWM2 instance
+ 
+
+#ifndef NRFX_PWM2_ENABLED
+#define NRFX_PWM2_ENABLED 0
+#endif
+
+// <q> NRFX_PWM3_ENABLED  - Enable PWM3 instance
+ 
+
+#ifndef NRFX_PWM3_ENABLED
+#define NRFX_PWM3_ENABLED 0
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31> 
+
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_OUT0_PIN
+#define NRFX_PWM_DEFAULT_CONFIG_OUT0_PIN 31
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31> 
+
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_OUT1_PIN
+#define NRFX_PWM_DEFAULT_CONFIG_OUT1_PIN 31
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31> 
+
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_OUT2_PIN
+#define NRFX_PWM_DEFAULT_CONFIG_OUT2_PIN 31
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31> 
+
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_OUT3_PIN
+#define NRFX_PWM_DEFAULT_CONFIG_OUT3_PIN 31
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
+ 
+// <0=> 16 MHz 
+// <1=> 8 MHz 
+// <2=> 4 MHz 
+// <3=> 2 MHz 
+// <4=> 1 MHz 
+// <5=> 500 kHz 
+// <6=> 250 kHz 
+// <7=> 125 kHz 
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK
+#define NRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK 4
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
+ 
+// <0=> Up 
+// <1=> Up and Down 
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_COUNT_MODE
+#define NRFX_PWM_DEFAULT_CONFIG_COUNT_MODE 0
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_TOP_VALUE - Top value 
+#ifndef NRFX_PWM_DEFAULT_CONFIG_TOP_VALUE
+#define NRFX_PWM_DEFAULT_CONFIG_TOP_VALUE 1000
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
+ 
+// <0=> Common 
+// <1=> Grouped 
+// <2=> Individual 
+// <3=> Waveform 
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_LOAD_MODE
+#define NRFX_PWM_DEFAULT_CONFIG_LOAD_MODE 0
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
+ 
+// <0=> Auto 
+// <1=> Triggered 
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_STEP_MODE
+#define NRFX_PWM_DEFAULT_CONFIG_STEP_MODE 0
+#endif
+
+// <o> NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_PWM_CONFIG_LOG_ENABLED
+#define NRFX_PWM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_PWM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_PWM_CONFIG_LOG_LEVEL
+#define NRFX_PWM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PWM_CONFIG_INFO_COLOR
+#define NRFX_PWM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_PWM_CONFIG_DEBUG_COLOR
+#define NRFX_PWM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_QDEC_ENABLED - nrfx_qdec - QDEC peripheral driver
+//==========================================================
+#ifndef NRFX_QDEC_ENABLED
+#define NRFX_QDEC_ENABLED 0
+#endif
+// <o> NRFX_QDEC_CONFIG_REPORTPER  - Report period
+ 
+// <0=> 10 Samples 
+// <1=> 40 Samples 
+// <2=> 80 Samples 
+// <3=> 120 Samples 
+// <4=> 160 Samples 
+// <5=> 200 Samples 
+// <6=> 240 Samples 
+// <7=> 280 Samples 
+
+#ifndef NRFX_QDEC_CONFIG_REPORTPER
+#define NRFX_QDEC_CONFIG_REPORTPER 0
+#endif
+
+// <o> NRFX_QDEC_CONFIG_SAMPLEPER  - Sample period
+ 
+// <0=> 128 us 
+// <1=> 256 us 
+// <2=> 512 us 
+// <3=> 1024 us 
+// <4=> 2048 us 
+// <5=> 4096 us 
+// <6=> 8192 us 
+// <7=> 16384 us 
+
+#ifndef NRFX_QDEC_CONFIG_SAMPLEPER
+#define NRFX_QDEC_CONFIG_SAMPLEPER 7
+#endif
+
+// <o> NRFX_QDEC_CONFIG_PIO_A - A pin  <0-31> 
+
+
+#ifndef NRFX_QDEC_CONFIG_PIO_A
+#define NRFX_QDEC_CONFIG_PIO_A 31
+#endif
+
+// <o> NRFX_QDEC_CONFIG_PIO_B - B pin  <0-31> 
+
+
+#ifndef NRFX_QDEC_CONFIG_PIO_B
+#define NRFX_QDEC_CONFIG_PIO_B 31
+#endif
+
+// <o> NRFX_QDEC_CONFIG_PIO_LED - LED pin  <0-31> 
+
+
+#ifndef NRFX_QDEC_CONFIG_PIO_LED
+#define NRFX_QDEC_CONFIG_PIO_LED 31
+#endif
+
+// <o> NRFX_QDEC_CONFIG_LEDPRE - LED pre 
+#ifndef NRFX_QDEC_CONFIG_LEDPRE
+#define NRFX_QDEC_CONFIG_LEDPRE 511
+#endif
+
+// <o> NRFX_QDEC_CONFIG_LEDPOL  - LED polarity
+ 
+// <0=> Active low 
+// <1=> Active high 
+
+#ifndef NRFX_QDEC_CONFIG_LEDPOL
+#define NRFX_QDEC_CONFIG_LEDPOL 1
+#endif
+
+// <q> NRFX_QDEC_CONFIG_DBFEN  - Debouncing enable
+ 
+
+#ifndef NRFX_QDEC_CONFIG_DBFEN
+#define NRFX_QDEC_CONFIG_DBFEN 0
+#endif
+
+// <q> NRFX_QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
+ 
+
+#ifndef NRFX_QDEC_CONFIG_SAMPLE_INTEN
+#define NRFX_QDEC_CONFIG_SAMPLE_INTEN 0
+#endif
+
+// <o> NRFX_QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_QDEC_CONFIG_IRQ_PRIORITY
+#define NRFX_QDEC_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_QDEC_CONFIG_LOG_ENABLED
+#define NRFX_QDEC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_QDEC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_QDEC_CONFIG_LOG_LEVEL
+#define NRFX_QDEC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_QDEC_CONFIG_INFO_COLOR
+#define NRFX_QDEC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_QDEC_CONFIG_DEBUG_COLOR
+#define NRFX_QDEC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_QSPI_ENABLED - nrfx_qspi - QSPI peripheral driver
+//==========================================================
+#ifndef NRFX_QSPI_ENABLED
+#define NRFX_QSPI_ENABLED 0
+#endif
+// <o> NRFX_QSPI_CONFIG_SCK_DELAY - tSHSL, tWHSL and tSHWL in number of 16 MHz periods (62.5 ns).  <0-255> 
+
+
+#ifndef NRFX_QSPI_CONFIG_SCK_DELAY
+#define NRFX_QSPI_CONFIG_SCK_DELAY 1
+#endif
+
+// <o> NRFX_QSPI_CONFIG_XIP_OFFSET - Address offset in the external memory for Execute in Place operation. 
+#ifndef NRFX_QSPI_CONFIG_XIP_OFFSET
+#define NRFX_QSPI_CONFIG_XIP_OFFSET 0
+#endif
+
+// <o> NRFX_QSPI_CONFIG_READOC  - Number of data lines and opcode used for reading.
+ 
+// <0=> FastRead 
+// <1=> Read2O 
+// <2=> Read2IO 
+// <3=> Read4O 
+// <4=> Read4IO 
+
+#ifndef NRFX_QSPI_CONFIG_READOC
+#define NRFX_QSPI_CONFIG_READOC 0
+#endif
+
+// <o> NRFX_QSPI_CONFIG_WRITEOC  - Number of data lines and opcode used for writing.
+ 
+// <0=> PP 
+// <1=> PP2O 
+// <2=> PP4O 
+// <3=> PP4IO 
+
+#ifndef NRFX_QSPI_CONFIG_WRITEOC
+#define NRFX_QSPI_CONFIG_WRITEOC 0
+#endif
+
+// <o> NRFX_QSPI_CONFIG_ADDRMODE  - Addressing mode.
+ 
+// <0=> 24bit 
+// <1=> 32bit 
+
+#ifndef NRFX_QSPI_CONFIG_ADDRMODE
+#define NRFX_QSPI_CONFIG_ADDRMODE 0
+#endif
+
+// <o> NRFX_QSPI_CONFIG_MODE  - SPI mode.
+ 
+// <0=> Mode 0 
+// <1=> Mode 1 
+
+#ifndef NRFX_QSPI_CONFIG_MODE
+#define NRFX_QSPI_CONFIG_MODE 0
+#endif
+
+// <o> NRFX_QSPI_CONFIG_FREQUENCY  - Frequency divider.
+ 
+// <0=> 32MHz/1 
+// <1=> 32MHz/2 
+// <2=> 32MHz/3 
+// <3=> 32MHz/4 
+// <4=> 32MHz/5 
+// <5=> 32MHz/6 
+// <6=> 32MHz/7 
+// <7=> 32MHz/8 
+// <8=> 32MHz/9 
+// <9=> 32MHz/10 
+// <10=> 32MHz/11 
+// <11=> 32MHz/12 
+// <12=> 32MHz/13 
+// <13=> 32MHz/14 
+// <14=> 32MHz/15 
+// <15=> 32MHz/16 
+
+#ifndef NRFX_QSPI_CONFIG_FREQUENCY
+#define NRFX_QSPI_CONFIG_FREQUENCY 15
+#endif
+
+// <s> NRFX_QSPI_PIN_SCK - SCK pin value.
+#ifndef NRFX_QSPI_PIN_SCK
+#define NRFX_QSPI_PIN_SCK NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> NRFX_QSPI_PIN_CSN - CSN pin value.
+#ifndef NRFX_QSPI_PIN_CSN
+#define NRFX_QSPI_PIN_CSN NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> NRFX_QSPI_PIN_IO0 - IO0 pin value.
+#ifndef NRFX_QSPI_PIN_IO0
+#define NRFX_QSPI_PIN_IO0 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> NRFX_QSPI_PIN_IO1 - IO1 pin value.
+#ifndef NRFX_QSPI_PIN_IO1
+#define NRFX_QSPI_PIN_IO1 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> NRFX_QSPI_PIN_IO2 - IO2 pin value.
+#ifndef NRFX_QSPI_PIN_IO2
+#define NRFX_QSPI_PIN_IO2 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> NRFX_QSPI_PIN_IO3 - IO3 pin value.
+#ifndef NRFX_QSPI_PIN_IO3
+#define NRFX_QSPI_PIN_IO3 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <o> NRFX_QSPI_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_QSPI_CONFIG_IRQ_PRIORITY
+#define NRFX_QSPI_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> NRFX_RNG_ENABLED - nrfx_rng - RNG peripheral driver
+//==========================================================
+#ifndef NRFX_RNG_ENABLED
+#define NRFX_RNG_ENABLED 0
+#endif
+// <q> NRFX_RNG_CONFIG_ERROR_CORRECTION  - Error correction
+ 
+
+#ifndef NRFX_RNG_CONFIG_ERROR_CORRECTION
+#define NRFX_RNG_CONFIG_ERROR_CORRECTION 1
+#endif
+
+// <o> NRFX_RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_RNG_CONFIG_IRQ_PRIORITY
+#define NRFX_RNG_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_RNG_CONFIG_LOG_ENABLED
+#define NRFX_RNG_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_RNG_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_RNG_CONFIG_LOG_LEVEL
+#define NRFX_RNG_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_RNG_CONFIG_INFO_COLOR
+#define NRFX_RNG_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_RNG_CONFIG_DEBUG_COLOR
+#define NRFX_RNG_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_RTC_ENABLED - nrfx_rtc - RTC peripheral driver
+//==========================================================
+#ifndef NRFX_RTC_ENABLED
+#define NRFX_RTC_ENABLED 0
+#endif
+// <q> NRFX_RTC0_ENABLED  - Enable RTC0 instance
+ 
+
+#ifndef NRFX_RTC0_ENABLED
+#define NRFX_RTC0_ENABLED 0
+#endif
+
+// <q> NRFX_RTC1_ENABLED  - Enable RTC1 instance
+ 
+
+#ifndef NRFX_RTC1_ENABLED
+#define NRFX_RTC1_ENABLED 0
+#endif
+
+// <q> NRFX_RTC2_ENABLED  - Enable RTC2 instance
+ 
+
+#ifndef NRFX_RTC2_ENABLED
+#define NRFX_RTC2_ENABLED 0
+#endif
+
+// <o> NRFX_RTC_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt 
+#ifndef NRFX_RTC_MAXIMUM_LATENCY_US
+#define NRFX_RTC_MAXIMUM_LATENCY_US 2000
+#endif
+
+// <o> NRFX_RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768> 
+
+
+#ifndef NRFX_RTC_DEFAULT_CONFIG_FREQUENCY
+#define NRFX_RTC_DEFAULT_CONFIG_FREQUENCY 32768
+#endif
+
+// <q> NRFX_RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
+ 
+
+#ifndef NRFX_RTC_DEFAULT_CONFIG_RELIABLE
+#define NRFX_RTC_DEFAULT_CONFIG_RELIABLE 0
+#endif
+
+// <o> NRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_RTC_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_RTC_CONFIG_LOG_ENABLED
+#define NRFX_RTC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_RTC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_RTC_CONFIG_LOG_LEVEL
+#define NRFX_RTC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_RTC_CONFIG_INFO_COLOR
+#define NRFX_RTC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_RTC_CONFIG_DEBUG_COLOR
+#define NRFX_RTC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_SAADC_ENABLED - nrfx_saadc - SAADC peripheral driver
+//==========================================================
+#ifndef NRFX_SAADC_ENABLED
+#define NRFX_SAADC_ENABLED 0
+#endif
+// <o> NRFX_SAADC_CONFIG_RESOLUTION  - Resolution
+ 
+// <0=> 8 bit 
+// <1=> 10 bit 
+// <2=> 12 bit 
+// <3=> 14 bit 
+
+#ifndef NRFX_SAADC_CONFIG_RESOLUTION
+#define NRFX_SAADC_CONFIG_RESOLUTION 1
+#endif
+
+// <o> NRFX_SAADC_CONFIG_OVERSAMPLE  - Sample period
+ 
+// <0=> Disabled 
+// <1=> 2x 
+// <2=> 4x 
+// <3=> 8x 
+// <4=> 16x 
+// <5=> 32x 
+// <6=> 64x 
+// <7=> 128x 
+// <8=> 256x 
+
+#ifndef NRFX_SAADC_CONFIG_OVERSAMPLE
+#define NRFX_SAADC_CONFIG_OVERSAMPLE 0
+#endif
+
+// <q> NRFX_SAADC_CONFIG_LP_MODE  - Enabling low power mode
+ 
+
+#ifndef NRFX_SAADC_CONFIG_LP_MODE
+#define NRFX_SAADC_CONFIG_LP_MODE 0
+#endif
+
+// <o> NRFX_SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_SAADC_CONFIG_IRQ_PRIORITY
+#define NRFX_SAADC_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_SAADC_CONFIG_LOG_ENABLED
+#define NRFX_SAADC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_SAADC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_SAADC_CONFIG_LOG_LEVEL
+#define NRFX_SAADC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SAADC_CONFIG_INFO_COLOR
+#define NRFX_SAADC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SAADC_CONFIG_DEBUG_COLOR
+#define NRFX_SAADC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_SPIM_ENABLED - nrfx_spim - SPIM peripheral driver
+//==========================================================
+#ifndef NRFX_SPIM_ENABLED
+#define NRFX_SPIM_ENABLED 0
+#endif
+// <q> NRFX_SPIM0_ENABLED  - Enable SPIM0 instance
+ 
+
+#ifndef NRFX_SPIM0_ENABLED
+#define NRFX_SPIM0_ENABLED 0
+#endif
+
+// <q> NRFX_SPIM1_ENABLED  - Enable SPIM1 instance
+ 
+
+#ifndef NRFX_SPIM1_ENABLED
+#define NRFX_SPIM1_ENABLED 0
+#endif
+
+// <q> NRFX_SPIM2_ENABLED  - Enable SPIM2 instance
+ 
+
+#ifndef NRFX_SPIM2_ENABLED
+#define NRFX_SPIM2_ENABLED 0
+#endif
+
+// <q> NRFX_SPIM3_ENABLED  - Enable SPIM3 instance
+ 
+
+#ifndef NRFX_SPIM3_ENABLED
+#define NRFX_SPIM3_ENABLED 0
+#endif
+
+// <q> NRFX_SPIM_EXTENDED_ENABLED  - Enable extended SPIM features
+ 
+
+#ifndef NRFX_SPIM_EXTENDED_ENABLED
+#define NRFX_SPIM_EXTENDED_ENABLED 0
+#endif
+
+// <o> NRFX_SPIM_MISO_PULL_CFG  - MISO pin pull configuration.
+ 
+// <0=> NRF_GPIO_PIN_NOPULL 
+// <1=> NRF_GPIO_PIN_PULLDOWN 
+// <3=> NRF_GPIO_PIN_PULLUP 
+
+#ifndef NRFX_SPIM_MISO_PULL_CFG
+#define NRFX_SPIM_MISO_PULL_CFG 1
+#endif
+
+// <o> NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_SPIM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_SPIM_CONFIG_LOG_ENABLED
+#define NRFX_SPIM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_SPIM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_SPIM_CONFIG_LOG_LEVEL
+#define NRFX_SPIM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_SPIM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPIM_CONFIG_INFO_COLOR
+#define NRFX_SPIM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_SPIM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPIM_CONFIG_DEBUG_COLOR
+#define NRFX_SPIM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_SPIS_ENABLED - nrfx_spis - SPIS peripheral driver
+//==========================================================
+#ifndef NRFX_SPIS_ENABLED
+#define NRFX_SPIS_ENABLED 0
+#endif
+// <q> NRFX_SPIS0_ENABLED  - Enable SPIS0 instance
+ 
+
+#ifndef NRFX_SPIS0_ENABLED
+#define NRFX_SPIS0_ENABLED 0
+#endif
+
+// <q> NRFX_SPIS1_ENABLED  - Enable SPIS1 instance
+ 
+
+#ifndef NRFX_SPIS1_ENABLED
+#define NRFX_SPIS1_ENABLED 0
+#endif
+
+// <q> NRFX_SPIS2_ENABLED  - Enable SPIS2 instance
+ 
+
+#ifndef NRFX_SPIS2_ENABLED
+#define NRFX_SPIS2_ENABLED 0
+#endif
+
+// <o> NRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> NRFX_SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255> 
+
+
+#ifndef NRFX_SPIS_DEFAULT_DEF
+#define NRFX_SPIS_DEFAULT_DEF 255
+#endif
+
+// <o> NRFX_SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255> 
+
+
+#ifndef NRFX_SPIS_DEFAULT_ORC
+#define NRFX_SPIS_DEFAULT_ORC 255
+#endif
+
+// <e> NRFX_SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_SPIS_CONFIG_LOG_ENABLED
+#define NRFX_SPIS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_SPIS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_SPIS_CONFIG_LOG_LEVEL
+#define NRFX_SPIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPIS_CONFIG_INFO_COLOR
+#define NRFX_SPIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPIS_CONFIG_DEBUG_COLOR
+#define NRFX_SPIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_SPI_ENABLED - nrfx_spi - SPI peripheral driver
+//==========================================================
+#ifndef NRFX_SPI_ENABLED
+#define NRFX_SPI_ENABLED 0
+#endif
+// <q> NRFX_SPI0_ENABLED  - Enable SPI0 instance
+ 
+
+#ifndef NRFX_SPI0_ENABLED
+#define NRFX_SPI0_ENABLED 0
+#endif
+
+// <q> NRFX_SPI1_ENABLED  - Enable SPI1 instance
+ 
+
+#ifndef NRFX_SPI1_ENABLED
+#define NRFX_SPI1_ENABLED 0
+#endif
+
+// <q> NRFX_SPI2_ENABLED  - Enable SPI2 instance
+ 
+
+#ifndef NRFX_SPI2_ENABLED
+#define NRFX_SPI2_ENABLED 0
+#endif
+
+// <o> NRFX_SPI_MISO_PULL_CFG  - MISO pin pull configuration.
+ 
+// <0=> NRF_GPIO_PIN_NOPULL 
+// <1=> NRF_GPIO_PIN_PULLDOWN 
+// <3=> NRF_GPIO_PIN_PULLUP 
+
+#ifndef NRFX_SPI_MISO_PULL_CFG
+#define NRFX_SPI_MISO_PULL_CFG 1
+#endif
+
+// <o> NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_SPI_CONFIG_LOG_ENABLED
+#define NRFX_SPI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_SPI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_SPI_CONFIG_LOG_LEVEL
+#define NRFX_SPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPI_CONFIG_INFO_COLOR
+#define NRFX_SPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SPI_CONFIG_DEBUG_COLOR
+#define NRFX_SPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_SWI_ENABLED - nrfx_swi - SWI/EGU peripheral allocator
+//==========================================================
+#ifndef NRFX_SWI_ENABLED
+#define NRFX_SWI_ENABLED 0
+#endif
+// <q> NRFX_EGU_ENABLED  - Enable EGU support
+ 
+
+#ifndef NRFX_EGU_ENABLED
+#define NRFX_EGU_ENABLED 0
+#endif
+
+// <q> NRFX_SWI0_DISABLED  - Exclude SWI0 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI0_DISABLED
+#define NRFX_SWI0_DISABLED 0
+#endif
+
+// <q> NRFX_SWI1_DISABLED  - Exclude SWI1 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI1_DISABLED
+#define NRFX_SWI1_DISABLED 0
+#endif
+
+// <q> NRFX_SWI2_DISABLED  - Exclude SWI2 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI2_DISABLED
+#define NRFX_SWI2_DISABLED 0
+#endif
+
+// <q> NRFX_SWI3_DISABLED  - Exclude SWI3 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI3_DISABLED
+#define NRFX_SWI3_DISABLED 0
+#endif
+
+// <q> NRFX_SWI4_DISABLED  - Exclude SWI4 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI4_DISABLED
+#define NRFX_SWI4_DISABLED 0
+#endif
+
+// <q> NRFX_SWI5_DISABLED  - Exclude SWI5 from being utilized by the driver
+ 
+
+#ifndef NRFX_SWI5_DISABLED
+#define NRFX_SWI5_DISABLED 0
+#endif
+
+// <e> NRFX_SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_SWI_CONFIG_LOG_ENABLED
+#define NRFX_SWI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_SWI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_SWI_CONFIG_LOG_LEVEL
+#define NRFX_SWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SWI_CONFIG_INFO_COLOR
+#define NRFX_SWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_SWI_CONFIG_DEBUG_COLOR
+#define NRFX_SWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_TIMER_ENABLED - nrfx_timer - TIMER periperal driver
+//==========================================================
+#ifndef NRFX_TIMER_ENABLED
+#define NRFX_TIMER_ENABLED 0
+#endif
+// <q> NRFX_TIMER0_ENABLED  - Enable TIMER0 instance
+ 
+
+#ifndef NRFX_TIMER0_ENABLED
+#define NRFX_TIMER0_ENABLED 0
+#endif
+
+// <q> NRFX_TIMER1_ENABLED  - Enable TIMER1 instance
+ 
+
+#ifndef NRFX_TIMER1_ENABLED
+#define NRFX_TIMER1_ENABLED 0
+#endif
+
+// <q> NRFX_TIMER2_ENABLED  - Enable TIMER2 instance
+ 
+
+#ifndef NRFX_TIMER2_ENABLED
+#define NRFX_TIMER2_ENABLED 0
+#endif
+
+// <q> NRFX_TIMER3_ENABLED  - Enable TIMER3 instance
+ 
+
+#ifndef NRFX_TIMER3_ENABLED
+#define NRFX_TIMER3_ENABLED 0
+#endif
+
+// <q> NRFX_TIMER4_ENABLED  - Enable TIMER4 instance
+ 
+
+#ifndef NRFX_TIMER4_ENABLED
+#define NRFX_TIMER4_ENABLED 0
+#endif
+
+// <o> NRFX_TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
+ 
+// <0=> 16 MHz 
+// <1=> 8 MHz 
+// <2=> 4 MHz 
+// <3=> 2 MHz 
+// <4=> 1 MHz 
+// <5=> 500 kHz 
+// <6=> 250 kHz 
+// <7=> 125 kHz 
+// <8=> 62.5 kHz 
+// <9=> 31.25 kHz 
+
+#ifndef NRFX_TIMER_DEFAULT_CONFIG_FREQUENCY
+#define NRFX_TIMER_DEFAULT_CONFIG_FREQUENCY 0
+#endif
+
+// <o> NRFX_TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
+ 
+// <0=> Timer 
+// <1=> Counter 
+
+#ifndef NRFX_TIMER_DEFAULT_CONFIG_MODE
+#define NRFX_TIMER_DEFAULT_CONFIG_MODE 0
+#endif
+
+// <o> NRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
+ 
+// <0=> 16 bit 
+// <1=> 8 bit 
+// <2=> 24 bit 
+// <3=> 32 bit 
+
+#ifndef NRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH
+#define NRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
+#endif
+
+// <o> NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_TIMER_CONFIG_LOG_ENABLED
+#define NRFX_TIMER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_TIMER_CONFIG_LOG_LEVEL
+#define NRFX_TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TIMER_CONFIG_INFO_COLOR
+#define NRFX_TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TIMER_CONFIG_DEBUG_COLOR
+#define NRFX_TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_TWIM_ENABLED - nrfx_twim - TWIM peripheral driver
+//==========================================================
+#ifndef NRFX_TWIM_ENABLED
+#define NRFX_TWIM_ENABLED 0
+#endif
+// <q> NRFX_TWIM0_ENABLED  - Enable TWIM0 instance
+ 
+
+#ifndef NRFX_TWIM0_ENABLED
+#define NRFX_TWIM0_ENABLED 0
+#endif
+
+// <q> NRFX_TWIM1_ENABLED  - Enable TWIM1 instance
+ 
+
+#ifndef NRFX_TWIM1_ENABLED
+#define NRFX_TWIM1_ENABLED 0
+#endif
+
+// <o> NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY  - Frequency
+ 
+// <26738688=> 100k 
+// <67108864=> 250k 
+// <104857600=> 400k 
+
+#ifndef NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY
+#define NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> NRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+ 
+
+#ifndef NRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define NRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_TWIM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_TWIM_CONFIG_LOG_ENABLED
+#define NRFX_TWIM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_TWIM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_TWIM_CONFIG_LOG_LEVEL
+#define NRFX_TWIM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_TWIM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWIM_CONFIG_INFO_COLOR
+#define NRFX_TWIM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_TWIM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWIM_CONFIG_DEBUG_COLOR
+#define NRFX_TWIM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_TWIS_ENABLED - nrfx_twis - TWIS peripheral driver
+//==========================================================
+#ifndef NRFX_TWIS_ENABLED
+#define NRFX_TWIS_ENABLED 0
+#endif
+// <q> NRFX_TWIS0_ENABLED  - Enable TWIS0 instance
+ 
+
+#ifndef NRFX_TWIS0_ENABLED
+#define NRFX_TWIS0_ENABLED 0
+#endif
+
+// <q> NRFX_TWIS1_ENABLED  - Enable TWIS1 instance
+ 
+
+#ifndef NRFX_TWIS1_ENABLED
+#define NRFX_TWIS1_ENABLED 0
+#endif
+
+// <q> NRFX_TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
+ 
+
+// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
+
+#ifndef NRFX_TWIS_ASSUME_INIT_AFTER_RESET_ONLY
+#define NRFX_TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
+#endif
+
+// <q> NRFX_TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
+ 
+
+// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
+
+#ifndef NRFX_TWIS_NO_SYNC_MODE
+#define NRFX_TWIS_NO_SYNC_MODE 0
+#endif
+
+// <o> NRFX_TWIS_DEFAULT_CONFIG_ADDR0 - Address0 
+#ifndef NRFX_TWIS_DEFAULT_CONFIG_ADDR0
+#define NRFX_TWIS_DEFAULT_CONFIG_ADDR0 0
+#endif
+
+// <o> NRFX_TWIS_DEFAULT_CONFIG_ADDR1 - Address1 
+#ifndef NRFX_TWIS_DEFAULT_CONFIG_ADDR1
+#define NRFX_TWIS_DEFAULT_CONFIG_ADDR1 0
+#endif
+
+// <o> NRFX_TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
+ 
+// <0=> Disabled 
+// <1=> Pull down 
+// <3=> Pull up 
+
+#ifndef NRFX_TWIS_DEFAULT_CONFIG_SCL_PULL
+#define NRFX_TWIS_DEFAULT_CONFIG_SCL_PULL 0
+#endif
+
+// <o> NRFX_TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
+ 
+// <0=> Disabled 
+// <1=> Pull down 
+// <3=> Pull up 
+
+#ifndef NRFX_TWIS_DEFAULT_CONFIG_SDA_PULL
+#define NRFX_TWIS_DEFAULT_CONFIG_SDA_PULL 0
+#endif
+
+// <o> NRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_TWIS_CONFIG_LOG_ENABLED
+#define NRFX_TWIS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_TWIS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_TWIS_CONFIG_LOG_LEVEL
+#define NRFX_TWIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWIS_CONFIG_INFO_COLOR
+#define NRFX_TWIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWIS_CONFIG_DEBUG_COLOR
+#define NRFX_TWIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_TWI_ENABLED - nrfx_twi - TWI peripheral driver
+//==========================================================
+#ifndef NRFX_TWI_ENABLED
+#define NRFX_TWI_ENABLED 0
+#endif
+// <q> NRFX_TWI0_ENABLED  - Enable TWI0 instance
+ 
+
+#ifndef NRFX_TWI0_ENABLED
+#define NRFX_TWI0_ENABLED 0
+#endif
+
+// <q> NRFX_TWI1_ENABLED  - Enable TWI1 instance
+ 
+
+#ifndef NRFX_TWI1_ENABLED
+#define NRFX_TWI1_ENABLED 0
+#endif
+
+// <o> NRFX_TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
+ 
+// <26738688=> 100k 
+// <67108864=> 250k 
+// <104857600=> 400k 
+
+#ifndef NRFX_TWI_DEFAULT_CONFIG_FREQUENCY
+#define NRFX_TWI_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> NRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+ 
+
+#ifndef NRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define NRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_TWI_CONFIG_LOG_ENABLED
+#define NRFX_TWI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_TWI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_TWI_CONFIG_LOG_LEVEL
+#define NRFX_TWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWI_CONFIG_INFO_COLOR
+#define NRFX_TWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_TWI_CONFIG_DEBUG_COLOR
+#define NRFX_TWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_UARTE_ENABLED - nrfx_uarte - UARTE peripheral driver
+//==========================================================
+#ifndef NRFX_UARTE_ENABLED
+#define NRFX_UARTE_ENABLED 0
+#endif
+// <o> NRFX_UARTE0_ENABLED - Enable UARTE0 instance 
+#ifndef NRFX_UARTE0_ENABLED
+#define NRFX_UARTE0_ENABLED 0
+#endif
+
+// <o> NRFX_UARTE1_ENABLED - Enable UARTE1 instance 
+#ifndef NRFX_UARTE1_ENABLED
+#define NRFX_UARTE1_ENABLED 0
+#endif
+
+// <o> NRFX_UARTE_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+ 
+// <0=> Disabled 
+// <1=> Enabled 
+
+#ifndef NRFX_UARTE_DEFAULT_CONFIG_HWFC
+#define NRFX_UARTE_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> NRFX_UARTE_DEFAULT_CONFIG_PARITY  - Parity
+ 
+// <0=> Excluded 
+// <14=> Included 
+
+#ifndef NRFX_UARTE_DEFAULT_CONFIG_PARITY
+#define NRFX_UARTE_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> NRFX_UARTE_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+ 
+// <323584=> 1200 baud 
+// <643072=> 2400 baud 
+// <1290240=> 4800 baud 
+// <2576384=> 9600 baud 
+// <3862528=> 14400 baud 
+// <5152768=> 19200 baud 
+// <7716864=> 28800 baud 
+// <8388608=> 31250 baud 
+// <10289152=> 38400 baud 
+// <15007744=> 56000 baud 
+// <15400960=> 57600 baud 
+// <20615168=> 76800 baud 
+// <30801920=> 115200 baud 
+// <61865984=> 230400 baud 
+// <67108864=> 250000 baud 
+// <121634816=> 460800 baud 
+// <251658240=> 921600 baud 
+// <268435456=> 1000000 baud 
+
+#ifndef NRFX_UARTE_DEFAULT_CONFIG_BAUDRATE
+#define NRFX_UARTE_DEFAULT_CONFIG_BAUDRATE 30801920
+#endif
+
+// <o> NRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_UARTE_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_UARTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_UARTE_CONFIG_LOG_ENABLED
+#define NRFX_UARTE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_UARTE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_UARTE_CONFIG_LOG_LEVEL
+#define NRFX_UARTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_UARTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_UARTE_CONFIG_INFO_COLOR
+#define NRFX_UARTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_UARTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_UARTE_CONFIG_DEBUG_COLOR
+#define NRFX_UARTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_UART_ENABLED - nrfx_uart - UART peripheral driver
+//==========================================================
+#ifndef NRFX_UART_ENABLED
+#define NRFX_UART_ENABLED 1
+#endif
+// <o> NRFX_UART0_ENABLED - Enable UART0 instance 
+#ifndef NRFX_UART0_ENABLED
+#define NRFX_UART0_ENABLED 1
+#endif
+
+// <o> NRFX_UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+ 
+// <0=> Disabled 
+// <1=> Enabled 
+
+#ifndef NRFX_UART_DEFAULT_CONFIG_HWFC
+#define NRFX_UART_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> NRFX_UART_DEFAULT_CONFIG_PARITY  - Parity
+ 
+// <0=> Excluded 
+// <14=> Included 
+
+#ifndef NRFX_UART_DEFAULT_CONFIG_PARITY
+#define NRFX_UART_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> NRFX_UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+ 
+// <323584=> 1200 baud 
+// <643072=> 2400 baud 
+// <1290240=> 4800 baud 
+// <2576384=> 9600 baud 
+// <3866624=> 14400 baud 
+// <5152768=> 19200 baud 
+// <7729152=> 28800 baud 
+// <8388608=> 31250 baud 
+// <10309632=> 38400 baud 
+// <15007744=> 56000 baud 
+// <15462400=> 57600 baud 
+// <20615168=> 76800 baud 
+// <30924800=> 115200 baud 
+// <61845504=> 230400 baud 
+// <67108864=> 250000 baud 
+// <123695104=> 460800 baud 
+// <247386112=> 921600 baud 
+// <268435456=> 1000000 baud 
+
+#ifndef NRFX_UART_DEFAULT_CONFIG_BAUDRATE
+#define NRFX_UART_DEFAULT_CONFIG_BAUDRATE 30924800
+#endif
+
+// <o> NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY 4
+#endif
+
+// <e> NRFX_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_UART_CONFIG_LOG_ENABLED
+#define NRFX_UART_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_UART_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_UART_CONFIG_LOG_LEVEL
+#define NRFX_UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_UART_CONFIG_INFO_COLOR
+#define NRFX_UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_UART_CONFIG_DEBUG_COLOR
+#define NRFX_UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRFX_USBD_ENABLED - nrfx_usbd - USBD peripheral driver
+//==========================================================
+#ifndef NRFX_USBD_ENABLED
+#define NRFX_USBD_ENABLED 0
+#endif
+// <o> NRFX_USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_USBD_CONFIG_IRQ_PRIORITY
+#define NRFX_USBD_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> NRFX_USBD_CONFIG_DMASCHEDULER_MODE  - USBD DMA scheduler working scheme
+ 
+// <0=> Prioritized access 
+// <1=> Round Robin 
+
+#ifndef NRFX_USBD_CONFIG_DMASCHEDULER_MODE
+#define NRFX_USBD_CONFIG_DMASCHEDULER_MODE 0
+#endif
+
+// <q> NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST  - Give priority to isochronous transfers
+ 
+
+// <i> This option gives priority to isochronous transfers.
+// <i> Enabling it assures that isochronous transfers are always processed,
+// <i> even if multiple other transfers are pending.
+// <i> Isochronous endpoints are prioritized before the usbd_dma_scheduler_algorithm
+// <i> function is called, so the option is independent of the algorithm chosen.
+
+#ifndef NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST
+#define NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST 1
+#endif
+
+// <q> NRFX_USBD_CONFIG_ISO_IN_ZLP  - Respond to an IN token on ISO IN endpoint with ZLP when no data is ready
+ 
+
+// <i> If set, ISO IN endpoint will respond to an IN token with ZLP when no data is ready to be sent.
+// <i> Else, there will be no response.
+
+#ifndef NRFX_USBD_CONFIG_ISO_IN_ZLP
+#define NRFX_USBD_CONFIG_ISO_IN_ZLP 0
+#endif
+
+// </e>
+
+// <e> NRFX_WDT_ENABLED - nrfx_wdt - WDT peripheral driver
+//==========================================================
+#ifndef NRFX_WDT_ENABLED
+#define NRFX_WDT_ENABLED 0
+#endif
+// <o> NRFX_WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
+ 
+// <1=> Run in SLEEP, Pause in HALT 
+// <8=> Pause in SLEEP, Run in HALT 
+// <9=> Run in SLEEP and HALT 
+// <0=> Pause in SLEEP and HALT 
+
+#ifndef NRFX_WDT_CONFIG_BEHAVIOUR
+#define NRFX_WDT_CONFIG_BEHAVIOUR 1
+#endif
+
+// <o> NRFX_WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295> 
+
+
+#ifndef NRFX_WDT_CONFIG_RELOAD_VALUE
+#define NRFX_WDT_CONFIG_RELOAD_VALUE 2000
+#endif
+
+// <o> NRFX_WDT_CONFIG_NO_IRQ  - Remove WDT IRQ handling from WDT driver
+ 
+// <0=> Include WDT IRQ handling 
+// <1=> Remove WDT IRQ handling 
+
+#ifndef NRFX_WDT_CONFIG_NO_IRQ
+#define NRFX_WDT_CONFIG_NO_IRQ 0
+#endif
+
+// <o> NRFX_WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef NRFX_WDT_CONFIG_IRQ_PRIORITY
+#define NRFX_WDT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> NRFX_WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRFX_WDT_CONFIG_LOG_ENABLED
+#define NRFX_WDT_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_WDT_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_WDT_CONFIG_LOG_LEVEL
+#define NRFX_WDT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_WDT_CONFIG_INFO_COLOR
+#define NRFX_WDT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_WDT_CONFIG_DEBUG_COLOR
+#define NRFX_WDT_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRF_CLOCK_ENABLED - nrf_drv_clock - CLOCK peripheral driver - legacy layer
+//==========================================================
+#ifndef NRF_CLOCK_ENABLED
+#define NRF_CLOCK_ENABLED 0
+#endif
+// <o> CLOCK_CONFIG_LF_SRC  - LF Clock Source
+ 
+// <0=> RC 
+// <1=> XTAL 
+// <2=> Synth 
+// <131073=> External Low Swing 
+// <196609=> External Full Swing 
+
+#ifndef CLOCK_CONFIG_LF_SRC
+#define CLOCK_CONFIG_LF_SRC 1
+#endif
+
+// <q> CLOCK_CONFIG_LF_CAL_ENABLED  - Calibration enable for LF Clock Source
+ 
+
+#ifndef CLOCK_CONFIG_LF_CAL_ENABLED
+#define CLOCK_CONFIG_LF_CAL_ENABLED 0
+#endif
+
+// <o> CLOCK_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef CLOCK_CONFIG_IRQ_PRIORITY
+#define CLOCK_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> PDM_ENABLED - nrf_drv_pdm - PDM peripheral driver - legacy layer
+//==========================================================
+#ifndef PDM_ENABLED
+#define PDM_ENABLED 0
+#endif
+// <o> PDM_CONFIG_MODE  - Mode
+ 
+// <0=> Stereo 
+// <1=> Mono 
+
+#ifndef PDM_CONFIG_MODE
+#define PDM_CONFIG_MODE 1
+#endif
+
+// <o> PDM_CONFIG_EDGE  - Edge
+ 
+// <0=> Left falling 
+// <1=> Left rising 
+
+#ifndef PDM_CONFIG_EDGE
+#define PDM_CONFIG_EDGE 0
+#endif
+
+// <o> PDM_CONFIG_CLOCK_FREQ  - Clock frequency
+ 
+// <134217728=> 1000k 
+// <138412032=> 1032k (default) 
+// <142606336=> 1067k 
+
+#ifndef PDM_CONFIG_CLOCK_FREQ
+#define PDM_CONFIG_CLOCK_FREQ 138412032
+#endif
+
+// <o> PDM_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef PDM_CONFIG_IRQ_PRIORITY
+#define PDM_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> POWER_ENABLED - nrf_drv_power - POWER peripheral driver - legacy layer
+//==========================================================
+#ifndef POWER_ENABLED
+#define POWER_ENABLED 0
+#endif
+// <o> POWER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef POWER_CONFIG_IRQ_PRIORITY
+#define POWER_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCEN  - The default configuration of main DCDC regulator
+ 
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCEN
+#define POWER_CONFIG_DEFAULT_DCDCEN 0
+#endif
+
+// <q> POWER_CONFIG_DEFAULT_DCDCENHV  - The default configuration of High Voltage DCDC regulator
+ 
+
+// <i> This settings means only that components for DCDC regulator are installed and it can be enabled.
+
+#ifndef POWER_CONFIG_DEFAULT_DCDCENHV
+#define POWER_CONFIG_DEFAULT_DCDCENHV 0
+#endif
+
+// </e>
+
+// <q> PPI_ENABLED  - nrf_drv_ppi - PPI peripheral driver - legacy layer
+ 
+
+#ifndef PPI_ENABLED
+#define PPI_ENABLED 0
+#endif
+
+// <e> PWM_ENABLED - nrf_drv_pwm - PWM peripheral driver - legacy layer
+//==========================================================
+#ifndef PWM_ENABLED
+#define PWM_ENABLED 0
+#endif
+// <o> PWM_DEFAULT_CONFIG_OUT0_PIN - Out0 pin  <0-31> 
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT0_PIN
+#define PWM_DEFAULT_CONFIG_OUT0_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT1_PIN - Out1 pin  <0-31> 
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT1_PIN
+#define PWM_DEFAULT_CONFIG_OUT1_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT2_PIN - Out2 pin  <0-31> 
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT2_PIN
+#define PWM_DEFAULT_CONFIG_OUT2_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_OUT3_PIN - Out3 pin  <0-31> 
+
+
+#ifndef PWM_DEFAULT_CONFIG_OUT3_PIN
+#define PWM_DEFAULT_CONFIG_OUT3_PIN 31
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_BASE_CLOCK  - Base clock
+ 
+// <0=> 16 MHz 
+// <1=> 8 MHz 
+// <2=> 4 MHz 
+// <3=> 2 MHz 
+// <4=> 1 MHz 
+// <5=> 500 kHz 
+// <6=> 250 kHz 
+// <7=> 125 kHz 
+
+#ifndef PWM_DEFAULT_CONFIG_BASE_CLOCK
+#define PWM_DEFAULT_CONFIG_BASE_CLOCK 4
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_COUNT_MODE  - Count mode
+ 
+// <0=> Up 
+// <1=> Up and Down 
+
+#ifndef PWM_DEFAULT_CONFIG_COUNT_MODE
+#define PWM_DEFAULT_CONFIG_COUNT_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_TOP_VALUE - Top value 
+#ifndef PWM_DEFAULT_CONFIG_TOP_VALUE
+#define PWM_DEFAULT_CONFIG_TOP_VALUE 1000
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_LOAD_MODE  - Load mode
+ 
+// <0=> Common 
+// <1=> Grouped 
+// <2=> Individual 
+// <3=> Waveform 
+
+#ifndef PWM_DEFAULT_CONFIG_LOAD_MODE
+#define PWM_DEFAULT_CONFIG_LOAD_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_STEP_MODE  - Step mode
+ 
+// <0=> Auto 
+// <1=> Triggered 
+
+#ifndef PWM_DEFAULT_CONFIG_STEP_MODE
+#define PWM_DEFAULT_CONFIG_STEP_MODE 0
+#endif
+
+// <o> PWM_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef PWM_DEFAULT_CONFIG_IRQ_PRIORITY
+#define PWM_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <q> PWM0_ENABLED  - Enable PWM0 instance
+ 
+
+#ifndef PWM0_ENABLED
+#define PWM0_ENABLED 0
+#endif
+
+// <q> PWM1_ENABLED  - Enable PWM1 instance
+ 
+
+#ifndef PWM1_ENABLED
+#define PWM1_ENABLED 0
+#endif
+
+// <q> PWM2_ENABLED  - Enable PWM2 instance
+ 
+
+#ifndef PWM2_ENABLED
+#define PWM2_ENABLED 0
+#endif
+
+// <q> PWM3_ENABLED  - Enable PWM3 instance
+ 
+
+#ifndef PWM3_ENABLED
+#define PWM3_ENABLED 0
+#endif
+
+// </e>
+
+// <e> QDEC_ENABLED - nrf_drv_qdec - QDEC peripheral driver - legacy layer
+//==========================================================
+#ifndef QDEC_ENABLED
+#define QDEC_ENABLED 0
+#endif
+// <o> QDEC_CONFIG_REPORTPER  - Report period
+ 
+// <0=> 10 Samples 
+// <1=> 40 Samples 
+// <2=> 80 Samples 
+// <3=> 120 Samples 
+// <4=> 160 Samples 
+// <5=> 200 Samples 
+// <6=> 240 Samples 
+// <7=> 280 Samples 
+
+#ifndef QDEC_CONFIG_REPORTPER
+#define QDEC_CONFIG_REPORTPER 0
+#endif
+
+// <o> QDEC_CONFIG_SAMPLEPER  - Sample period
+ 
+// <0=> 128 us 
+// <1=> 256 us 
+// <2=> 512 us 
+// <3=> 1024 us 
+// <4=> 2048 us 
+// <5=> 4096 us 
+// <6=> 8192 us 
+// <7=> 16384 us 
+
+#ifndef QDEC_CONFIG_SAMPLEPER
+#define QDEC_CONFIG_SAMPLEPER 7
+#endif
+
+// <o> QDEC_CONFIG_PIO_A - A pin  <0-31> 
+
+
+#ifndef QDEC_CONFIG_PIO_A
+#define QDEC_CONFIG_PIO_A 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_B - B pin  <0-31> 
+
+
+#ifndef QDEC_CONFIG_PIO_B
+#define QDEC_CONFIG_PIO_B 31
+#endif
+
+// <o> QDEC_CONFIG_PIO_LED - LED pin  <0-31> 
+
+
+#ifndef QDEC_CONFIG_PIO_LED
+#define QDEC_CONFIG_PIO_LED 31
+#endif
+
+// <o> QDEC_CONFIG_LEDPRE - LED pre 
+#ifndef QDEC_CONFIG_LEDPRE
+#define QDEC_CONFIG_LEDPRE 511
+#endif
+
+// <o> QDEC_CONFIG_LEDPOL  - LED polarity
+ 
+// <0=> Active low 
+// <1=> Active high 
+
+#ifndef QDEC_CONFIG_LEDPOL
+#define QDEC_CONFIG_LEDPOL 1
+#endif
+
+// <q> QDEC_CONFIG_DBFEN  - Debouncing enable
+ 
+
+#ifndef QDEC_CONFIG_DBFEN
+#define QDEC_CONFIG_DBFEN 0
+#endif
+
+// <q> QDEC_CONFIG_SAMPLE_INTEN  - Sample ready interrupt enable
+ 
+
+#ifndef QDEC_CONFIG_SAMPLE_INTEN
+#define QDEC_CONFIG_SAMPLE_INTEN 0
+#endif
+
+// <o> QDEC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef QDEC_CONFIG_IRQ_PRIORITY
+#define QDEC_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> QSPI_ENABLED - nrf_drv_qspi - QSPI peripheral driver - legacy layer
+//==========================================================
+#ifndef QSPI_ENABLED
+#define QSPI_ENABLED 0
+#endif
+// <o> QSPI_CONFIG_SCK_DELAY - tSHSL, tWHSL and tSHWL in number of 16 MHz periods (62.5 ns).  <0-255> 
+
+
+#ifndef QSPI_CONFIG_SCK_DELAY
+#define QSPI_CONFIG_SCK_DELAY 1
+#endif
+
+// <o> QSPI_CONFIG_XIP_OFFSET - Address offset in the external memory for Execute in Place operation. 
+#ifndef QSPI_CONFIG_XIP_OFFSET
+#define QSPI_CONFIG_XIP_OFFSET 0
+#endif
+
+// <o> QSPI_CONFIG_READOC  - Number of data lines and opcode used for reading.
+ 
+// <0=> FastRead 
+// <1=> Read2O 
+// <2=> Read2IO 
+// <3=> Read4O 
+// <4=> Read4IO 
+
+#ifndef QSPI_CONFIG_READOC
+#define QSPI_CONFIG_READOC 0
+#endif
+
+// <o> QSPI_CONFIG_WRITEOC  - Number of data lines and opcode used for writing.
+ 
+// <0=> PP 
+// <1=> PP2O 
+// <2=> PP4O 
+// <3=> PP4IO 
+
+#ifndef QSPI_CONFIG_WRITEOC
+#define QSPI_CONFIG_WRITEOC 0
+#endif
+
+// <o> QSPI_CONFIG_ADDRMODE  - Addressing mode.
+ 
+// <0=> 24bit 
+// <1=> 32bit 
+
+#ifndef QSPI_CONFIG_ADDRMODE
+#define QSPI_CONFIG_ADDRMODE 0
+#endif
+
+// <o> QSPI_CONFIG_MODE  - SPI mode.
+ 
+// <0=> Mode 0 
+// <1=> Mode 1 
+
+#ifndef QSPI_CONFIG_MODE
+#define QSPI_CONFIG_MODE 0
+#endif
+
+// <o> QSPI_CONFIG_FREQUENCY  - Frequency divider.
+ 
+// <0=> 32MHz/1 
+// <1=> 32MHz/2 
+// <2=> 32MHz/3 
+// <3=> 32MHz/4 
+// <4=> 32MHz/5 
+// <5=> 32MHz/6 
+// <6=> 32MHz/7 
+// <7=> 32MHz/8 
+// <8=> 32MHz/9 
+// <9=> 32MHz/10 
+// <10=> 32MHz/11 
+// <11=> 32MHz/12 
+// <12=> 32MHz/13 
+// <13=> 32MHz/14 
+// <14=> 32MHz/15 
+// <15=> 32MHz/16 
+
+#ifndef QSPI_CONFIG_FREQUENCY
+#define QSPI_CONFIG_FREQUENCY 15
+#endif
+
+// <s> QSPI_PIN_SCK - SCK pin value.
+#ifndef QSPI_PIN_SCK
+#define QSPI_PIN_SCK NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> QSPI_PIN_CSN - CSN pin value.
+#ifndef QSPI_PIN_CSN
+#define QSPI_PIN_CSN NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> QSPI_PIN_IO0 - IO0 pin value.
+#ifndef QSPI_PIN_IO0
+#define QSPI_PIN_IO0 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> QSPI_PIN_IO1 - IO1 pin value.
+#ifndef QSPI_PIN_IO1
+#define QSPI_PIN_IO1 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> QSPI_PIN_IO2 - IO2 pin value.
+#ifndef QSPI_PIN_IO2
+#define QSPI_PIN_IO2 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <s> QSPI_PIN_IO3 - IO3 pin value.
+#ifndef QSPI_PIN_IO3
+#define QSPI_PIN_IO3 NRF_QSPI_PIN_NOT_CONNECTED
+#endif
+
+// <o> QSPI_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef QSPI_CONFIG_IRQ_PRIORITY
+#define QSPI_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> RNG_ENABLED - nrf_drv_rng - RNG peripheral driver - legacy layer
+//==========================================================
+#ifndef RNG_ENABLED
+#define RNG_ENABLED 0
+#endif
+// <q> RNG_CONFIG_ERROR_CORRECTION  - Error correction
+ 
+
+#ifndef RNG_CONFIG_ERROR_CORRECTION
+#define RNG_CONFIG_ERROR_CORRECTION 1
+#endif
+
+// <o> RNG_CONFIG_POOL_SIZE - Pool size 
+#ifndef RNG_CONFIG_POOL_SIZE
+#define RNG_CONFIG_POOL_SIZE 64
+#endif
+
+// <o> RNG_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef RNG_CONFIG_IRQ_PRIORITY
+#define RNG_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> RTC_ENABLED - nrf_drv_rtc - RTC peripheral driver - legacy layer
+//==========================================================
+#ifndef RTC_ENABLED
+#define RTC_ENABLED 0
+#endif
+// <o> RTC_DEFAULT_CONFIG_FREQUENCY - Frequency  <16-32768> 
+
+
+#ifndef RTC_DEFAULT_CONFIG_FREQUENCY
+#define RTC_DEFAULT_CONFIG_FREQUENCY 32768
+#endif
+
+// <q> RTC_DEFAULT_CONFIG_RELIABLE  - Ensures safe compare event triggering
+ 
+
+#ifndef RTC_DEFAULT_CONFIG_RELIABLE
+#define RTC_DEFAULT_CONFIG_RELIABLE 0
+#endif
+
+// <o> RTC_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef RTC_DEFAULT_CONFIG_IRQ_PRIORITY
+#define RTC_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <q> RTC0_ENABLED  - Enable RTC0 instance
+ 
+
+#ifndef RTC0_ENABLED
+#define RTC0_ENABLED 0
+#endif
+
+// <q> RTC1_ENABLED  - Enable RTC1 instance
+ 
+
+#ifndef RTC1_ENABLED
+#define RTC1_ENABLED 0
+#endif
+
+// <q> RTC2_ENABLED  - Enable RTC2 instance
+ 
+
+#ifndef RTC2_ENABLED
+#define RTC2_ENABLED 0
+#endif
+
+// <o> NRF_MAXIMUM_LATENCY_US - Maximum possible time[us] in highest priority interrupt 
+#ifndef NRF_MAXIMUM_LATENCY_US
+#define NRF_MAXIMUM_LATENCY_US 2000
+#endif
+
+// </e>
+
+// <e> SAADC_ENABLED - nrf_drv_saadc - SAADC peripheral driver - legacy layer
+//==========================================================
+#ifndef SAADC_ENABLED
+#define SAADC_ENABLED 0
+#endif
+// <o> SAADC_CONFIG_RESOLUTION  - Resolution
+ 
+// <0=> 8 bit 
+// <1=> 10 bit 
+// <2=> 12 bit 
+// <3=> 14 bit 
+
+#ifndef SAADC_CONFIG_RESOLUTION
+#define SAADC_CONFIG_RESOLUTION 1
+#endif
+
+// <o> SAADC_CONFIG_OVERSAMPLE  - Sample period
+ 
+// <0=> Disabled 
+// <1=> 2x 
+// <2=> 4x 
+// <3=> 8x 
+// <4=> 16x 
+// <5=> 32x 
+// <6=> 64x 
+// <7=> 128x 
+// <8=> 256x 
+
+#ifndef SAADC_CONFIG_OVERSAMPLE
+#define SAADC_CONFIG_OVERSAMPLE 0
+#endif
+
+// <q> SAADC_CONFIG_LP_MODE  - Enabling low power mode
+ 
+
+#ifndef SAADC_CONFIG_LP_MODE
+#define SAADC_CONFIG_LP_MODE 0
+#endif
+
+// <o> SAADC_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef SAADC_CONFIG_IRQ_PRIORITY
+#define SAADC_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> SPIS_ENABLED - nrf_drv_spis - SPIS peripheral driver - legacy layer
+//==========================================================
+#ifndef SPIS_ENABLED
+#define SPIS_ENABLED 0
+#endif
+// <o> SPIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef SPIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> SPIS_DEFAULT_MODE  - Mode
+ 
+// <0=> MODE_0 
+// <1=> MODE_1 
+// <2=> MODE_2 
+// <3=> MODE_3 
+
+#ifndef SPIS_DEFAULT_MODE
+#define SPIS_DEFAULT_MODE 0
+#endif
+
+// <o> SPIS_DEFAULT_BIT_ORDER  - SPIS default bit order
+ 
+// <0=> MSB first 
+// <1=> LSB first 
+
+#ifndef SPIS_DEFAULT_BIT_ORDER
+#define SPIS_DEFAULT_BIT_ORDER 0
+#endif
+
+// <o> SPIS_DEFAULT_DEF - SPIS default DEF character  <0-255> 
+
+
+#ifndef SPIS_DEFAULT_DEF
+#define SPIS_DEFAULT_DEF 255
+#endif
+
+// <o> SPIS_DEFAULT_ORC - SPIS default ORC character  <0-255> 
+
+
+#ifndef SPIS_DEFAULT_ORC
+#define SPIS_DEFAULT_ORC 255
+#endif
+
+// <q> SPIS0_ENABLED  - Enable SPIS0 instance
+ 
+
+#ifndef SPIS0_ENABLED
+#define SPIS0_ENABLED 0
+#endif
+
+// <q> SPIS1_ENABLED  - Enable SPIS1 instance
+ 
+
+#ifndef SPIS1_ENABLED
+#define SPIS1_ENABLED 0
+#endif
+
+// <q> SPIS2_ENABLED  - Enable SPIS2 instance
+ 
+
+#ifndef SPIS2_ENABLED
+#define SPIS2_ENABLED 0
+#endif
+
+// </e>
+
+// <e> SPI_ENABLED - nrf_drv_spi - SPI/SPIM peripheral driver - legacy layer
+//==========================================================
+#ifndef SPI_ENABLED
+#define SPI_ENABLED 0
+#endif
+// <o> SPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef SPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> NRF_SPI_DRV_MISO_PULLUP_CFG  - MISO PIN pull-up configuration.
+ 
+// <0=> NRF_GPIO_PIN_NOPULL 
+// <1=> NRF_GPIO_PIN_PULLDOWN 
+// <3=> NRF_GPIO_PIN_PULLUP 
+
+#ifndef NRF_SPI_DRV_MISO_PULLUP_CFG
+#define NRF_SPI_DRV_MISO_PULLUP_CFG 1
+#endif
+
+// <e> SPI0_ENABLED - Enable SPI0 instance
+//==========================================================
+#ifndef SPI0_ENABLED
+#define SPI0_ENABLED 0
+#endif
+// <q> SPI0_USE_EASY_DMA  - Use EasyDMA
+ 
+
+#ifndef SPI0_USE_EASY_DMA
+#define SPI0_USE_EASY_DMA 1
+#endif
+
+// </e>
+
+// <e> SPI1_ENABLED - Enable SPI1 instance
+//==========================================================
+#ifndef SPI1_ENABLED
+#define SPI1_ENABLED 0
+#endif
+// <q> SPI1_USE_EASY_DMA  - Use EasyDMA
+ 
+
+#ifndef SPI1_USE_EASY_DMA
+#define SPI1_USE_EASY_DMA 1
+#endif
+
+// </e>
+
+// <e> SPI2_ENABLED - Enable SPI2 instance
+//==========================================================
+#ifndef SPI2_ENABLED
+#define SPI2_ENABLED 0
+#endif
+// <q> SPI2_USE_EASY_DMA  - Use EasyDMA
+ 
+
+#ifndef SPI2_USE_EASY_DMA
+#define SPI2_USE_EASY_DMA 1
+#endif
+
+// </e>
+
+// </e>
+
+// <e> TIMER_ENABLED - nrf_drv_timer - TIMER periperal driver - legacy layer
+//==========================================================
+#ifndef TIMER_ENABLED
+#define TIMER_ENABLED 0
+#endif
+// <o> TIMER_DEFAULT_CONFIG_FREQUENCY  - Timer frequency if in Timer mode
+ 
+// <0=> 16 MHz 
+// <1=> 8 MHz 
+// <2=> 4 MHz 
+// <3=> 2 MHz 
+// <4=> 1 MHz 
+// <5=> 500 kHz 
+// <6=> 250 kHz 
+// <7=> 125 kHz 
+// <8=> 62.5 kHz 
+// <9=> 31.25 kHz 
+
+#ifndef TIMER_DEFAULT_CONFIG_FREQUENCY
+#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_MODE  - Timer mode or operation
+ 
+// <0=> Timer 
+// <1=> Counter 
+
+#ifndef TIMER_DEFAULT_CONFIG_MODE
+#define TIMER_DEFAULT_CONFIG_MODE 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_BIT_WIDTH  - Timer counter bit width
+ 
+// <0=> 16 bit 
+// <1=> 8 bit 
+// <2=> 24 bit 
+// <3=> 32 bit 
+
+#ifndef TIMER_DEFAULT_CONFIG_BIT_WIDTH
+#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
+#endif
+
+// <o> TIMER_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef TIMER_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <q> TIMER0_ENABLED  - Enable TIMER0 instance
+ 
+
+#ifndef TIMER0_ENABLED
+#define TIMER0_ENABLED 0
+#endif
+
+// <q> TIMER1_ENABLED  - Enable TIMER1 instance
+ 
+
+#ifndef TIMER1_ENABLED
+#define TIMER1_ENABLED 0
+#endif
+
+// <q> TIMER2_ENABLED  - Enable TIMER2 instance
+ 
+
+#ifndef TIMER2_ENABLED
+#define TIMER2_ENABLED 0
+#endif
+
+// <q> TIMER3_ENABLED  - Enable TIMER3 instance
+ 
+
+#ifndef TIMER3_ENABLED
+#define TIMER3_ENABLED 0
+#endif
+
+// <q> TIMER4_ENABLED  - Enable TIMER4 instance
+ 
+
+#ifndef TIMER4_ENABLED
+#define TIMER4_ENABLED 0
+#endif
+
+// </e>
+
+// <e> TWIS_ENABLED - nrf_drv_twis - TWIS peripheral driver - legacy layer
+//==========================================================
+#ifndef TWIS_ENABLED
+#define TWIS_ENABLED 0
+#endif
+// <q> TWIS0_ENABLED  - Enable TWIS0 instance
+ 
+
+#ifndef TWIS0_ENABLED
+#define TWIS0_ENABLED 0
+#endif
+
+// <q> TWIS1_ENABLED  - Enable TWIS1 instance
+ 
+
+#ifndef TWIS1_ENABLED
+#define TWIS1_ENABLED 0
+#endif
+
+// <q> TWIS_ASSUME_INIT_AFTER_RESET_ONLY  - Assume that any instance would be initialized only once
+ 
+
+// <i> Optimization flag. Registers used by TWIS are shared by other peripherals. Normally, during initialization driver tries to clear all registers to known state before doing the initialization itself. This gives initialization safe procedure, no matter when it would be called. If you activate TWIS only once and do never uninitialize it - set this flag to 1 what gives more optimal code.
+
+#ifndef TWIS_ASSUME_INIT_AFTER_RESET_ONLY
+#define TWIS_ASSUME_INIT_AFTER_RESET_ONLY 0
+#endif
+
+// <q> TWIS_NO_SYNC_MODE  - Remove support for synchronous mode
+ 
+
+// <i> Synchronous mode would be used in specific situations. And it uses some additional code and data memory to safely process state machine by polling it in status functions. If this functionality is not required it may be disabled to free some resources.
+
+#ifndef TWIS_NO_SYNC_MODE
+#define TWIS_NO_SYNC_MODE 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_ADDR0 - Address0 
+#ifndef TWIS_DEFAULT_CONFIG_ADDR0
+#define TWIS_DEFAULT_CONFIG_ADDR0 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_ADDR1 - Address1 
+#ifndef TWIS_DEFAULT_CONFIG_ADDR1
+#define TWIS_DEFAULT_CONFIG_ADDR1 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SCL_PULL  - SCL pin pull configuration
+ 
+// <0=> Disabled 
+// <1=> Pull down 
+// <3=> Pull up 
+
+#ifndef TWIS_DEFAULT_CONFIG_SCL_PULL
+#define TWIS_DEFAULT_CONFIG_SCL_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_SDA_PULL  - SDA pin pull configuration
+ 
+// <0=> Disabled 
+// <1=> Pull down 
+// <3=> Pull up 
+
+#ifndef TWIS_DEFAULT_CONFIG_SDA_PULL
+#define TWIS_DEFAULT_CONFIG_SDA_PULL 0
+#endif
+
+// <o> TWIS_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef TWIS_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWIS_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// <e> TWI_ENABLED - nrf_drv_twi - TWI/TWIM peripheral driver - legacy layer
+//==========================================================
+#ifndef TWI_ENABLED
+#define TWI_ENABLED 0
+#endif
+// <o> TWI_DEFAULT_CONFIG_FREQUENCY  - Frequency
+ 
+// <26738688=> 100k 
+// <67108864=> 250k 
+// <104857600=> 400k 
+
+#ifndef TWI_DEFAULT_CONFIG_FREQUENCY
+#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_CLR_BUS_INIT  - Enables bus clearing procedure during init
+ 
+
+#ifndef TWI_DEFAULT_CONFIG_CLR_BUS_INIT
+#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
+#endif
+
+// <q> TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT  - Enables bus holding after uninit
+ 
+
+#ifndef TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT
+#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
+#endif
+
+// <o> TWI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef TWI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <e> TWI0_ENABLED - Enable TWI0 instance
+//==========================================================
+#ifndef TWI0_ENABLED
+#define TWI0_ENABLED 0
+#endif
+// <q> TWI0_USE_EASY_DMA  - Use EasyDMA (if present)
+ 
+
+#ifndef TWI0_USE_EASY_DMA
+#define TWI0_USE_EASY_DMA 0
+#endif
+
+// </e>
+
+// <e> TWI1_ENABLED - Enable TWI1 instance
+//==========================================================
+#ifndef TWI1_ENABLED
+#define TWI1_ENABLED 0
+#endif
+// <q> TWI1_USE_EASY_DMA  - Use EasyDMA (if present)
+ 
+
+#ifndef TWI1_USE_EASY_DMA
+#define TWI1_USE_EASY_DMA 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> UART_ENABLED - nrf_drv_uart - UART/UARTE peripheral driver - legacy layer
+//==========================================================
+#ifndef UART_ENABLED
+#define UART_ENABLED 0
+#endif
+// <o> UART_DEFAULT_CONFIG_HWFC  - Hardware Flow Control
+ 
+// <0=> Disabled 
+// <1=> Enabled 
+
+#ifndef UART_DEFAULT_CONFIG_HWFC
+#define UART_DEFAULT_CONFIG_HWFC 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_PARITY  - Parity
+ 
+// <0=> Excluded 
+// <14=> Included 
+
+#ifndef UART_DEFAULT_CONFIG_PARITY
+#define UART_DEFAULT_CONFIG_PARITY 0
+#endif
+
+// <o> UART_DEFAULT_CONFIG_BAUDRATE  - Default Baudrate
+ 
+// <323584=> 1200 baud 
+// <643072=> 2400 baud 
+// <1290240=> 4800 baud 
+// <2576384=> 9600 baud 
+// <3862528=> 14400 baud 
+// <5152768=> 19200 baud 
+// <7716864=> 28800 baud 
+// <10289152=> 38400 baud 
+// <15400960=> 57600 baud 
+// <20615168=> 76800 baud 
+// <30801920=> 115200 baud 
+// <61865984=> 230400 baud 
+// <67108864=> 250000 baud 
+// <121634816=> 460800 baud 
+// <251658240=> 921600 baud 
+// <268435456=> 1000000 baud 
+
+#ifndef UART_DEFAULT_CONFIG_BAUDRATE
+#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
+#endif
+
+// <o> UART_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef UART_DEFAULT_CONFIG_IRQ_PRIORITY
+#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <q> UART_EASY_DMA_SUPPORT  - Driver supporting EasyDMA
+ 
+
+#ifndef UART_EASY_DMA_SUPPORT
+#define UART_EASY_DMA_SUPPORT 1
+#endif
+
+// <q> UART_LEGACY_SUPPORT  - Driver supporting Legacy mode
+ 
+
+#ifndef UART_LEGACY_SUPPORT
+#define UART_LEGACY_SUPPORT 1
+#endif
+
+// <e> UART0_ENABLED - Enable UART0 instance
+//==========================================================
+#ifndef UART0_ENABLED
+#define UART0_ENABLED 0
+#endif
+// <q> UART0_CONFIG_USE_EASY_DMA  - Default setting for using EasyDMA
+ 
+
+#ifndef UART0_CONFIG_USE_EASY_DMA
+#define UART0_CONFIG_USE_EASY_DMA 1
+#endif
+
+// </e>
+
+// <e> UART1_ENABLED - Enable UART1 instance
+//==========================================================
+#ifndef UART1_ENABLED
+#define UART1_ENABLED 0
+#endif
+// </e>
+
+// </e>
+
+// <e> USBD_ENABLED - nrf_drv_usbd - Software Component
+//==========================================================
+#ifndef USBD_ENABLED
+#define USBD_ENABLED 0
+#endif
+// <o> USBD_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef USBD_CONFIG_IRQ_PRIORITY
+#define USBD_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> USBD_CONFIG_DMASCHEDULER_MODE  - USBD SMA scheduler working scheme
+ 
+// <0=> Prioritized access 
+// <1=> Round Robin 
+
+#ifndef USBD_CONFIG_DMASCHEDULER_MODE
+#define USBD_CONFIG_DMASCHEDULER_MODE 0
+#endif
+
+// <q> USBD_CONFIG_DMASCHEDULER_ISO_BOOST  - Give priority to isochronous transfers
+ 
+
+// <i> This option gives priority to isochronous transfers.
+// <i> Enabling it assures that isochronous transfers are always processed,
+// <i> even if multiple other transfers are pending.
+// <i> Isochronous endpoints are prioritized before the usbd_dma_scheduler_algorithm
+// <i> function is called, so the option is independent of the algorithm chosen.
+
+#ifndef USBD_CONFIG_DMASCHEDULER_ISO_BOOST
+#define USBD_CONFIG_DMASCHEDULER_ISO_BOOST 1
+#endif
+
+// <q> USBD_CONFIG_ISO_IN_ZLP  - Respond to an IN token on ISO IN endpoint with ZLP when no data is ready
+ 
+
+// <i> If set, ISO IN endpoint will respond to an IN token with ZLP when no data is ready to be sent.
+// <i> Else, there will be no response.
+// <i> NOTE: This option does not work on Engineering A chip.
+
+#ifndef USBD_CONFIG_ISO_IN_ZLP
+#define USBD_CONFIG_ISO_IN_ZLP 0
+#endif
+
+// </e>
+
+// <e> WDT_ENABLED - nrf_drv_wdt - WDT peripheral driver - legacy layer
+//==========================================================
+#ifndef WDT_ENABLED
+#define WDT_ENABLED 0
+#endif
+// <o> WDT_CONFIG_BEHAVIOUR  - WDT behavior in CPU SLEEP or HALT mode
+ 
+// <1=> Run in SLEEP, Pause in HALT 
+// <8=> Pause in SLEEP, Run in HALT 
+// <9=> Run in SLEEP and HALT 
+// <0=> Pause in SLEEP and HALT 
+
+#ifndef WDT_CONFIG_BEHAVIOUR
+#define WDT_CONFIG_BEHAVIOUR 1
+#endif
+
+// <o> WDT_CONFIG_RELOAD_VALUE - Reload value  <15-4294967295> 
+
+
+#ifndef WDT_CONFIG_RELOAD_VALUE
+#define WDT_CONFIG_RELOAD_VALUE 2000
+#endif
+
+// <o> WDT_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef WDT_CONFIG_IRQ_PRIORITY
+#define WDT_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Drivers_External 
+
+//==========================================================
+// <q> NRF_TWI_SENSOR_ENABLED  - nrf_twi_sensor - nRF TWI Sensor module
+ 
+
+#ifndef NRF_TWI_SENSOR_ENABLED
+#define NRF_TWI_SENSOR_ENABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Libraries 
+
+//==========================================================
+// <q> APP_GPIOTE_ENABLED  - app_gpiote - GPIOTE events dispatcher
+ 
+
+#ifndef APP_GPIOTE_ENABLED
+#define APP_GPIOTE_ENABLED 0
+#endif
+
+// <q> APP_PWM_ENABLED  - app_pwm - PWM functionality
+ 
+
+#ifndef APP_PWM_ENABLED
+#define APP_PWM_ENABLED 0
+#endif
+
+// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
+//==========================================================
+#ifndef APP_SCHEDULER_ENABLED
+#define APP_SCHEDULER_ENABLED 0
+#endif
+// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
+ 
+
+#ifndef APP_SCHEDULER_WITH_PAUSE
+#define APP_SCHEDULER_WITH_PAUSE 0
+#endif
+
+// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
+ 
+
+#ifndef APP_SCHEDULER_WITH_PROFILER
+#define APP_SCHEDULER_WITH_PROFILER 0
+#endif
+
+// </e>
+
+// <e> APP_SDCARD_ENABLED - app_sdcard - SD/MMC card support using SPI
+//==========================================================
+#ifndef APP_SDCARD_ENABLED
+#define APP_SDCARD_ENABLED 0
+#endif
+// <o> APP_SDCARD_SPI_INSTANCE  - SPI instance used
+ 
+// <0=> 0 
+// <1=> 1 
+// <2=> 2 
+
+#ifndef APP_SDCARD_SPI_INSTANCE
+#define APP_SDCARD_SPI_INSTANCE 0
+#endif
+
+// <o> APP_SDCARD_FREQ_INIT  - SPI frequency
+ 
+// <33554432=> 125 kHz 
+// <67108864=> 250 kHz 
+// <134217728=> 500 kHz 
+// <268435456=> 1 MHz 
+// <536870912=> 2 MHz 
+// <1073741824=> 4 MHz 
+// <2147483648=> 8 MHz 
+
+#ifndef APP_SDCARD_FREQ_INIT
+#define APP_SDCARD_FREQ_INIT 67108864
+#endif
+
+// <o> APP_SDCARD_FREQ_DATA  - SPI frequency
+ 
+// <33554432=> 125 kHz 
+// <67108864=> 250 kHz 
+// <134217728=> 500 kHz 
+// <268435456=> 1 MHz 
+// <536870912=> 2 MHz 
+// <1073741824=> 4 MHz 
+// <2147483648=> 8 MHz 
+
+#ifndef APP_SDCARD_FREQ_DATA
+#define APP_SDCARD_FREQ_DATA 1073741824
+#endif
+
+// </e>
+
+// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
+//==========================================================
+#ifndef APP_TIMER_ENABLED
+#define APP_TIMER_ENABLED 0
+#endif
+// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
+ 
+// <0=> 32768 Hz 
+// <1=> 16384 Hz 
+// <3=> 8192 Hz 
+// <7=> 4096 Hz 
+// <15=> 2048 Hz 
+// <31=> 1024 Hz 
+
+#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
+#define APP_TIMER_CONFIG_RTC_FREQUENCY 1
+#endif
+
+// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
+ 
+
+// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
+// <0=> 0 (highest) 
+// <1=> 1 
+// <2=> 2 
+// <3=> 3 
+// <4=> 4 
+// <5=> 5 
+// <6=> 6 
+// <7=> 7 
+
+#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
+#define APP_TIMER_CONFIG_IRQ_PRIORITY 6
+#endif
+
+// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue. 
+// <i> Size of the queue depends on how many timers are used
+// <i> in the system, how often timers are started and overall
+// <i> system latency. If queue size is too small app_timer calls
+// <i> will fail.
+
+#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
+#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
+#endif
+
+// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
+ 
+
+#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
+#define APP_TIMER_CONFIG_USE_SCHEDULER 0
+#endif
+
+// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
+ 
+
+// <i> If option is enabled RTC is kept running even if there is no active timers.
+// <i> This option can be used when app_timer is used for timestamping.
+
+#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
+#define APP_TIMER_KEEPS_RTC_ACTIVE 0
+#endif
+
+// <o> APP_TIMER_SAFE_WINDOW_MS - Maximum possible latency (in milliseconds) of handling app_timer event. 
+// <i> Maximum possible timeout that can be set is reduced by safe window.
+// <i> Example: RTC frequency 16384 Hz, maximum possible timeout 1024 seconds - APP_TIMER_SAFE_WINDOW_MS.
+// <i> Since RTC is not stopped when processor is halted in debugging session, this value
+// <i> must cover it if debugging is needed. It is possible to halt processor for APP_TIMER_SAFE_WINDOW_MS
+// <i> without corrupting app_timer behavior.
+
+#ifndef APP_TIMER_SAFE_WINDOW_MS
+#define APP_TIMER_SAFE_WINDOW_MS 300000
+#endif
+
+// <h> App Timer Legacy configuration - Legacy configuration.
+
+//==========================================================
+// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
+ 
+
+#ifndef APP_TIMER_WITH_PROFILER
+#define APP_TIMER_WITH_PROFILER 0
+#endif
+
+// <q> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
+ 
+
+#ifndef APP_TIMER_CONFIG_SWI_NUMBER
+#define APP_TIMER_CONFIG_SWI_NUMBER 0
+#endif
+
+// </h> 
+//==========================================================
+
+// </e>
+
+// <q> APP_USBD_AUDIO_ENABLED  - app_usbd_audio - USB AUDIO class
+ 
+
+#ifndef APP_USBD_AUDIO_ENABLED
+#define APP_USBD_AUDIO_ENABLED 0
+#endif
+
+// <e> APP_USBD_ENABLED - app_usbd - USB Device library
+//==========================================================
+#ifndef APP_USBD_ENABLED
+#define APP_USBD_ENABLED 0
+#endif
+// <o> APP_USBD_VID - Vendor ID.  <0x0000-0xFFFF> 
+
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Vendor ID ordered from USB IF: http://www.usb.org/developers/vendor/
+
+#ifndef APP_USBD_VID
+#define APP_USBD_VID 0
+#endif
+
+// <o> APP_USBD_PID - Product ID.  <0x0000-0xFFFF> 
+
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Selected Product ID
+
+#ifndef APP_USBD_PID
+#define APP_USBD_PID 0
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MAJOR - Major device version  <0-99> 
+
+
+// <i> Major device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MAJOR
+#define APP_USBD_DEVICE_VER_MAJOR 1
+#endif
+
+// <o> APP_USBD_DEVICE_VER_MINOR - Minor device version  <0-9> 
+
+
+// <i> Minor device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_MINOR
+#define APP_USBD_DEVICE_VER_MINOR 0
+#endif
+
+// <o> APP_USBD_DEVICE_VER_SUB - Sub-minor device version  <0-9> 
+
+
+// <i> Sub-minor device version, will be converted automatically to BCD notation. Use just decimal values.
+
+#ifndef APP_USBD_DEVICE_VER_SUB
+#define APP_USBD_DEVICE_VER_SUB 0
+#endif
+
+// <q> APP_USBD_CONFIG_SELF_POWERED  - Self-powered device, as opposed to bus-powered.
+ 
+
+#ifndef APP_USBD_CONFIG_SELF_POWERED
+#define APP_USBD_CONFIG_SELF_POWERED 1
+#endif
+
+// <o> APP_USBD_CONFIG_MAX_POWER - MaxPower field in configuration descriptor in milliamps.  <0-500> 
+
+
+#ifndef APP_USBD_CONFIG_MAX_POWER
+#define APP_USBD_CONFIG_MAX_POWER 100
+#endif
+
+// <q> APP_USBD_CONFIG_POWER_EVENTS_PROCESS  - Process power events.
+ 
+
+// <i> Enable processing power events in USB event handler.
+
+#ifndef APP_USBD_CONFIG_POWER_EVENTS_PROCESS
+#define APP_USBD_CONFIG_POWER_EVENTS_PROCESS 1
+#endif
+
+// <e> APP_USBD_CONFIG_EVENT_QUEUE_ENABLE - Enable event queue.
+
+// <i> This is the default configuration when all the events are placed into internal queue.
+// <i> Disable it when an external queue is used like app_scheduler or if you wish to process all events inside interrupts.
+// <i> Processing all events from the interrupt level adds requirement not to call any functions that modifies the USBD library state from the context higher than USB interrupt context.
+// <i> Functions that modify USBD state are functions for sleep, wakeup, start, stop, enable, and disable.
+//==========================================================
+#ifndef APP_USBD_CONFIG_EVENT_QUEUE_ENABLE
+#define APP_USBD_CONFIG_EVENT_QUEUE_ENABLE 1
+#endif
+// <o> APP_USBD_CONFIG_EVENT_QUEUE_SIZE - The size of the event queue.  <16-64> 
+
+
+// <i> The size of the queue for the events that would be processed in the main loop.
+
+#ifndef APP_USBD_CONFIG_EVENT_QUEUE_SIZE
+#define APP_USBD_CONFIG_EVENT_QUEUE_SIZE 32
+#endif
+
+// <o> APP_USBD_CONFIG_SOF_HANDLING_MODE  - Change SOF events handling mode.
+ 
+
+// <i> Normal queue   - SOF events are pushed normally into the event queue.
+// <i> Compress queue - SOF events are counted and binded with other events or executed when the queue is empty.
+// <i>                  This prevents the queue from filling up with SOF events.
+// <i> Interrupt      - SOF events are processed in interrupt.
+// <0=> Normal queue 
+// <1=> Compress queue 
+// <2=> Interrupt 
+
+#ifndef APP_USBD_CONFIG_SOF_HANDLING_MODE
+#define APP_USBD_CONFIG_SOF_HANDLING_MODE 1
+#endif
+
+// </e>
+
+// <q> APP_USBD_CONFIG_SOF_TIMESTAMP_PROVIDE  - Provide a function that generates timestamps for logs based on the current SOF.
+ 
+
+// <i> The function app_usbd_sof_timestamp_get is implemented if the logger is enabled. 
+// <i> Use it when initializing the logger. 
+// <i> SOF processing is always enabled when this configuration parameter is active. 
+// <i> Note: This option is configured outside of APP_USBD_CONFIG_LOG_ENABLED. 
+// <i> This means that it works even if the logging in this very module is disabled. 
+
+#ifndef APP_USBD_CONFIG_SOF_TIMESTAMP_PROVIDE
+#define APP_USBD_CONFIG_SOF_TIMESTAMP_PROVIDE 0
+#endif
+
+// <o> APP_USBD_CONFIG_DESC_STRING_SIZE - Maximum size of the NULL-terminated string of the string descriptor.  <31-254> 
+
+
+// <i> 31 characters can be stored in the internal USB buffer used for transfers.
+// <i> Any value higher than 31 creates an additional buffer just for descriptor strings.
+
+#ifndef APP_USBD_CONFIG_DESC_STRING_SIZE
+#define APP_USBD_CONFIG_DESC_STRING_SIZE 31
+#endif
+
+// <q> APP_USBD_CONFIG_DESC_STRING_UTF_ENABLED  - Enable UTF8 conversion.
+ 
+
+// <i> Enable UTF8-encoded characters. In normal processing, only ASCII characters are available.
+
+#ifndef APP_USBD_CONFIG_DESC_STRING_UTF_ENABLED
+#define APP_USBD_CONFIG_DESC_STRING_UTF_ENABLED 0
+#endif
+
+// <s> APP_USBD_STRINGS_LANGIDS - Supported languages identifiers.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Comma-separated list of supported languages.
+#ifndef APP_USBD_STRINGS_LANGIDS
+#define APP_USBD_STRINGS_LANGIDS APP_USBD_LANG_AND_SUBLANG(APP_USBD_LANG_ENGLISH, APP_USBD_SUBLANG_ENGLISH_US)
+#endif
+
+// <e> APP_USBD_STRING_ID_MANUFACTURER - Define manufacturer string ID.
+
+// <i> Setting ID to 0 disables the string.
+//==========================================================
+#ifndef APP_USBD_STRING_ID_MANUFACTURER
+#define APP_USBD_STRING_ID_MANUFACTURER 1
+#endif
+// <q> APP_USBD_STRINGS_MANUFACTURER_EXTERN  - Define whether @ref APP_USBD_STRINGS_MANUFACTURER is created by macro or declared as a global variable.
+ 
+
+#ifndef APP_USBD_STRINGS_MANUFACTURER_EXTERN
+#define APP_USBD_STRINGS_MANUFACTURER_EXTERN 0
+#endif
+
+// <s> APP_USBD_STRINGS_MANUFACTURER - String descriptor for the manufacturer name.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Comma-separated list of manufacturer names for each defined language.
+// <i> Use @ref APP_USBD_STRING_DESC macro to create string descriptor from a NULL-terminated string.
+// <i> Use @ref APP_USBD_STRING_RAW8_DESC macro to create string descriptor from comma-separated uint8_t values.
+// <i> Use @ref APP_USBD_STRING_RAW16_DESC macro to create string descriptor from comma-separated uint16_t values.
+// <i> Alternatively, configure the macro to point to any internal variable pointer that already contains the descriptor.
+// <i> Setting string to NULL disables that string.
+// <i> The order of manufacturer names must be the same like in @ref APP_USBD_STRINGS_LANGIDS.
+#ifndef APP_USBD_STRINGS_MANUFACTURER
+#define APP_USBD_STRINGS_MANUFACTURER APP_USBD_STRING_DESC("Nordic Semiconductor")
+#endif
+
+// </e>
+
+// <e> APP_USBD_STRING_ID_PRODUCT - Define product string ID.
+
+// <i> Setting ID to 0 disables the string.
+//==========================================================
+#ifndef APP_USBD_STRING_ID_PRODUCT
+#define APP_USBD_STRING_ID_PRODUCT 2
+#endif
+// <q> APP_USBD_STRINGS_PRODUCT_EXTERN  - Define whether @ref APP_USBD_STRINGS_PRODUCT is created by macro or declared as a global variable.
+ 
+
+#ifndef APP_USBD_STRINGS_PRODUCT_EXTERN
+#define APP_USBD_STRINGS_PRODUCT_EXTERN 0
+#endif
+
+// <s> APP_USBD_STRINGS_PRODUCT - String descriptor for the product name.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> List of product names that is defined the same way like in @ref APP_USBD_STRINGS_MANUFACTURER.
+#ifndef APP_USBD_STRINGS_PRODUCT
+#define APP_USBD_STRINGS_PRODUCT APP_USBD_STRING_DESC("nRF52 USB Product")
+#endif
+
+// </e>
+
+// <e> APP_USBD_STRING_ID_SERIAL - Define serial number string ID.
+
+// <i> Setting ID to 0 disables the string.
+//==========================================================
+#ifndef APP_USBD_STRING_ID_SERIAL
+#define APP_USBD_STRING_ID_SERIAL 3
+#endif
+// <q> APP_USBD_STRING_SERIAL_EXTERN  - Define whether @ref APP_USBD_STRING_SERIAL is created by macro or declared as a global variable.
+ 
+
+#ifndef APP_USBD_STRING_SERIAL_EXTERN
+#define APP_USBD_STRING_SERIAL_EXTERN 0
+#endif
+
+// <s> APP_USBD_STRING_SERIAL - String descriptor for the serial number.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Serial number that is defined the same way like in @ref APP_USBD_STRINGS_MANUFACTURER.
+#ifndef APP_USBD_STRING_SERIAL
+#define APP_USBD_STRING_SERIAL APP_USBD_STRING_DESC("000000000000")
+#endif
+
+// </e>
+
+// <e> APP_USBD_STRING_ID_CONFIGURATION - Define configuration string ID.
+
+// <i> Setting ID to 0 disables the string.
+//==========================================================
+#ifndef APP_USBD_STRING_ID_CONFIGURATION
+#define APP_USBD_STRING_ID_CONFIGURATION 4
+#endif
+// <q> APP_USBD_STRING_CONFIGURATION_EXTERN  - Define whether @ref APP_USBD_STRINGS_CONFIGURATION is created by macro or declared as global variable.
+ 
+
+#ifndef APP_USBD_STRING_CONFIGURATION_EXTERN
+#define APP_USBD_STRING_CONFIGURATION_EXTERN 0
+#endif
+
+// <s> APP_USBD_STRINGS_CONFIGURATION - String descriptor for the device configuration.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> Configuration string that is defined the same way like in @ref APP_USBD_STRINGS_MANUFACTURER.
+#ifndef APP_USBD_STRINGS_CONFIGURATION
+#define APP_USBD_STRINGS_CONFIGURATION APP_USBD_STRING_DESC("Default configuration")
+#endif
+
+// </e>
+
+// <s> APP_USBD_STRINGS_USER - Default values for user strings.
+
+// <i> Note: This value is not editable in Configuration Wizard.
+// <i> This value stores all application specific user strings with the default initialization.
+// <i> The setup is done by X-macros.
+// <i> Expected macro parameters:
+// <i> @code
+// <i> X(mnemonic, [=str_idx], ...)
+// <i> @endcode
+// <i> - @c mnemonic: Mnemonic of the string descriptor that would be added to
+// <i>                @ref app_usbd_string_desc_idx_t enumerator.
+// <i> - @c str_idx : String index value, can be set or left empty.
+// <i>                For example, WinUSB driver requires descriptor to be present on 0xEE index.
+// <i>                Then use X(USBD_STRING_WINUSB, =0xEE, (APP_USBD_STRING_DESC(...)))
+// <i> - @c ...     : List of string descriptors for each defined language.
+#ifndef APP_USBD_STRINGS_USER
+#define APP_USBD_STRINGS_USER X(APP_USER_1, , APP_USBD_STRING_DESC("User 1"))
+#endif
+
+// </e>
+
+// <e> APP_USBD_HID_ENABLED - app_usbd_hid - USB HID class
+//==========================================================
+#ifndef APP_USBD_HID_ENABLED
+#define APP_USBD_HID_ENABLED 0
+#endif
+// <o> APP_USBD_HID_DEFAULT_IDLE_RATE - Default idle rate for HID class.   <0-255> 
+
+
+// <i> 0 means indefinite duration, any other value is multiplied by 4 milliseconds. Refer to Chapter 7.2.4 of HID 1.11 Specification.
+
+#ifndef APP_USBD_HID_DEFAULT_IDLE_RATE
+#define APP_USBD_HID_DEFAULT_IDLE_RATE 0
+#endif
+
+// <o> APP_USBD_HID_REPORT_IDLE_TABLE_SIZE - Size of idle rate table.   <1-255> 
+
+
+// <i> Must be higher than the highest report ID used.
+
+#ifndef APP_USBD_HID_REPORT_IDLE_TABLE_SIZE
+#define APP_USBD_HID_REPORT_IDLE_TABLE_SIZE 4
+#endif
+
+// </e>
+
+// <q> APP_USBD_HID_GENERIC_ENABLED  - app_usbd_hid_generic - USB HID generic
+ 
+
+#ifndef APP_USBD_HID_GENERIC_ENABLED
+#define APP_USBD_HID_GENERIC_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_KBD_ENABLED  - app_usbd_hid_kbd - USB HID keyboard
+ 
+
+#ifndef APP_USBD_HID_KBD_ENABLED
+#define APP_USBD_HID_KBD_ENABLED 0
+#endif
+
+// <q> APP_USBD_HID_MOUSE_ENABLED  - app_usbd_hid_mouse - USB HID mouse
+ 
+
+#ifndef APP_USBD_HID_MOUSE_ENABLED
+#define APP_USBD_HID_MOUSE_ENABLED 0
+#endif
+
+// <q> APP_USBD_MSC_ENABLED  - app_usbd_msc - USB MSC class
+ 
+
+#ifndef APP_USBD_MSC_ENABLED
+#define APP_USBD_MSC_ENABLED 0
+#endif
+
+// <q> CRC16_ENABLED  - crc16 - CRC16 calculation routines
+ 
+
+#ifndef CRC16_ENABLED
+#define CRC16_ENABLED 0
+#endif
+
+// <q> CRC32_ENABLED  - crc32 - CRC32 calculation routines
+ 
+
+#ifndef CRC32_ENABLED
+#define CRC32_ENABLED 0
+#endif
+
+// <q> ECC_ENABLED  - ecc - Elliptic Curve Cryptography Library
+ 
+
+#ifndef ECC_ENABLED
+#define ECC_ENABLED 0
+#endif
+
+// <e> FDS_ENABLED - fds - Flash data storage module
+//==========================================================
+#ifndef FDS_ENABLED
+#define FDS_ENABLED 0
+#endif
+// <h> Pages - Virtual page settings
+
+// <i> Configure the number of virtual pages to use and their size.
+//==========================================================
+// <o> FDS_VIRTUAL_PAGES - Number of virtual flash pages to use. 
+// <i> One of the virtual pages is reserved by the system for garbage collection.
+// <i> Therefore, the minimum is two virtual pages: one page to store data and one page to be used by the system for garbage collection.
+// <i> The total amount of flash memory that is used by FDS amounts to @ref FDS_VIRTUAL_PAGES * @ref FDS_VIRTUAL_PAGE_SIZE * 4 bytes.
+
+#ifndef FDS_VIRTUAL_PAGES
+#define FDS_VIRTUAL_PAGES 3
+#endif
+
+// <o> FDS_VIRTUAL_PAGE_SIZE  - The size of a virtual flash page.
+ 
+
+// <i> Expressed in number of 4-byte words.
+// <i> By default, a virtual page is the same size as a physical page.
+// <i> The size of a virtual page must be a multiple of the size of a physical page.
+// <1024=> 1024 
+// <2048=> 2048 
+
+#ifndef FDS_VIRTUAL_PAGE_SIZE
+#define FDS_VIRTUAL_PAGE_SIZE 1024
+#endif
+
+// <o> FDS_VIRTUAL_PAGES_RESERVED - The number of virtual flash pages that are used by other modules. 
+// <i> FDS module stores its data in the last pages of the flash memory.
+// <i> By setting this value, you can move flash end address used by the FDS.
+// <i> As a result the reserved space can be used by other modules.
+
+#ifndef FDS_VIRTUAL_PAGES_RESERVED
+#define FDS_VIRTUAL_PAGES_RESERVED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> Backend - Backend configuration
+
+// <i> Configure which nrf_fstorage backend is used by FDS to write to flash.
+//==========================================================
+// <o> FDS_BACKEND  - FDS flash backend.
+ 
+
+// <i> NRF_FSTORAGE_SD uses the nrf_fstorage_sd backend implementation using the SoftDevice API. Use this if you have a SoftDevice present.
+// <i> NRF_FSTORAGE_NVMC uses the nrf_fstorage_nvmc implementation. Use this setting if you don't use the SoftDevice.
+// <1=> NRF_FSTORAGE_NVMC 
+// <2=> NRF_FSTORAGE_SD 
+
+#ifndef FDS_BACKEND
+#define FDS_BACKEND 2
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> Queue - Queue settings
+
+//==========================================================
+// <o> FDS_OP_QUEUE_SIZE - Size of the internal queue. 
+// <i> Increase this value if you frequently get synchronous FDS_ERR_NO_SPACE_IN_QUEUES errors.
+
+#ifndef FDS_OP_QUEUE_SIZE
+#define FDS_OP_QUEUE_SIZE 4
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> CRC - CRC functionality
+
+//==========================================================
+// <e> FDS_CRC_CHECK_ON_READ - Enable CRC checks.
+
+// <i> Save a record's CRC when it is written to flash and check it when the record is opened.
+// <i> Records with an incorrect CRC can still be 'seen' by the user using FDS functions, but they cannot be opened.
+// <i> Additionally, they will not be garbage collected until they are deleted.
+//==========================================================
+#ifndef FDS_CRC_CHECK_ON_READ
+#define FDS_CRC_CHECK_ON_READ 0
+#endif
+// <o> FDS_CRC_CHECK_ON_WRITE  - Perform a CRC check on newly written records.
+ 
+
+// <i> Perform a CRC check on newly written records.
+// <i> This setting can be used to make sure that the record data was not altered while being written to flash.
+// <1=> Enabled 
+// <0=> Disabled 
+
+#ifndef FDS_CRC_CHECK_ON_WRITE
+#define FDS_CRC_CHECK_ON_WRITE 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> Users - Number of users
+
+//==========================================================
+// <o> FDS_MAX_USERS - Maximum number of callbacks that can be registered. 
+#ifndef FDS_MAX_USERS
+#define FDS_MAX_USERS 4
+#endif
+
+// </h> 
+//==========================================================
+
+// </e>
+
+// <q> HARDFAULT_HANDLER_ENABLED  - hardfault_default - HardFault default handler for debugging and release
+ 
+
+#ifndef HARDFAULT_HANDLER_ENABLED
+#define HARDFAULT_HANDLER_ENABLED 0
+#endif
+
+// <e> HCI_MEM_POOL_ENABLED - hci_mem_pool - memory pool implementation used by HCI
+//==========================================================
+#ifndef HCI_MEM_POOL_ENABLED
+#define HCI_MEM_POOL_ENABLED 0
+#endif
+// <o> HCI_TX_BUF_SIZE - TX buffer size in bytes. 
+#ifndef HCI_TX_BUF_SIZE
+#define HCI_TX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_SIZE - RX buffer size in bytes. 
+#ifndef HCI_RX_BUF_SIZE
+#define HCI_RX_BUF_SIZE 600
+#endif
+
+// <o> HCI_RX_BUF_QUEUE_SIZE - RX buffer queue size. 
+#ifndef HCI_RX_BUF_QUEUE_SIZE
+#define HCI_RX_BUF_QUEUE_SIZE 4
+#endif
+
+// </e>
+
+// <e> HCI_SLIP_ENABLED - hci_slip - SLIP protocol implementation used by HCI
+//==========================================================
+#ifndef HCI_SLIP_ENABLED
+#define HCI_SLIP_ENABLED 0
+#endif
+// <o> HCI_UART_BAUDRATE  - Default Baudrate
+ 
+// <323584=> 1200 baud 
+// <643072=> 2400 baud 
+// <1290240=> 4800 baud 
+// <2576384=> 9600 baud 
+// <3862528=> 14400 baud 
+// <5152768=> 19200 baud 
+// <7716864=> 28800 baud 
+// <10289152=> 38400 baud 
+// <15400960=> 57600 baud 
+// <20615168=> 76800 baud 
+// <30801920=> 115200 baud 
+// <61865984=> 230400 baud 
+// <67108864=> 250000 baud 
+// <121634816=> 460800 baud 
+// <251658240=> 921600 baud 
+// <268435456=> 1000000 baud 
+
+#ifndef HCI_UART_BAUDRATE
+#define HCI_UART_BAUDRATE 30801920
+#endif
+
+// <o> HCI_UART_FLOW_CONTROL  - Hardware Flow Control
+ 
+// <0=> Disabled 
+// <1=> Enabled 
+
+#ifndef HCI_UART_FLOW_CONTROL
+#define HCI_UART_FLOW_CONTROL 0
+#endif
+
+// <o> HCI_UART_RX_PIN - UART RX pin 
+#ifndef HCI_UART_RX_PIN
+#define HCI_UART_RX_PIN 31
+#endif
+
+// <o> HCI_UART_TX_PIN - UART TX pin 
+#ifndef HCI_UART_TX_PIN
+#define HCI_UART_TX_PIN 31
+#endif
+
+// <o> HCI_UART_RTS_PIN - UART RTS pin 
+#ifndef HCI_UART_RTS_PIN
+#define HCI_UART_RTS_PIN 31
+#endif
+
+// <o> HCI_UART_CTS_PIN - UART CTS pin 
+#ifndef HCI_UART_CTS_PIN
+#define HCI_UART_CTS_PIN 31
+#endif
+
+// </e>
+
+// <e> HCI_TRANSPORT_ENABLED - hci_transport - HCI transport
+//==========================================================
+#ifndef HCI_TRANSPORT_ENABLED
+#define HCI_TRANSPORT_ENABLED 0
+#endif
+// <o> HCI_MAX_PACKET_SIZE_IN_BITS - Maximum size of a single application packet in bits. 
+#ifndef HCI_MAX_PACKET_SIZE_IN_BITS
+#define HCI_MAX_PACKET_SIZE_IN_BITS 8000
+#endif
+
+// </e>
+
+// <q> LED_SOFTBLINK_ENABLED  - led_softblink - led_softblink module
+ 
+
+#ifndef LED_SOFTBLINK_ENABLED
+#define LED_SOFTBLINK_ENABLED 0
+#endif
+
+// <q> LOW_POWER_PWM_ENABLED  - low_power_pwm - low_power_pwm module
+ 
+
+#ifndef LOW_POWER_PWM_ENABLED
+#define LOW_POWER_PWM_ENABLED 0
+#endif
+
+// <e> MEM_MANAGER_ENABLED - mem_manager - Dynamic memory allocator
+//==========================================================
+#ifndef MEM_MANAGER_ENABLED
+#define MEM_MANAGER_ENABLED 0
+#endif
+// <o> MEMORY_MANAGER_SMALL_BLOCK_COUNT - Size of each memory blocks identified as 'small' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_SMALL_BLOCK_COUNT 1
+#endif
+
+// <o> MEMORY_MANAGER_SMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'small' block. 
+// <i>  Size of each memory blocks identified as 'small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_SMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_SMALL_BLOCK_SIZE 32
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_COUNT - Size of each memory blocks identified as 'medium' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_COUNT
+#define MEMORY_MANAGER_MEDIUM_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_MEDIUM_BLOCK_SIZE -  Size of each memory blocks identified as 'medium' block. 
+// <i>  Size of each memory blocks identified as 'medium' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_MEDIUM_BLOCK_SIZE
+#define MEMORY_MANAGER_MEDIUM_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_COUNT - Size of each memory blocks identified as 'large' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_LARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_LARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'large' block. 
+// <i>  Size of each memory blocks identified as 'large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_LARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_LARGE_BLOCK_SIZE 256
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra large' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra large' block. 
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XLARGE_BLOCK_SIZE 1320
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra large' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_COUNT
+#define MEMORY_MANAGER_XXLARGE_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXLARGE_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra large' block. 
+// <i>  Size of each memory blocks identified as 'extra extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXLARGE_BLOCK_SIZE
+#define MEMORY_MANAGER_XXLARGE_BLOCK_SIZE 3444
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra small' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra small' block. 
+// <i>  Size of each memory blocks identified as 'extra large' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XSMALL_BLOCK_SIZE 64
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_COUNT - Size of each memory blocks identified as 'extra extra small' block.  <0-255> 
+
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_COUNT
+#define MEMORY_MANAGER_XXSMALL_BLOCK_COUNT 0
+#endif
+
+// <o> MEMORY_MANAGER_XXSMALL_BLOCK_SIZE -  Size of each memory blocks identified as 'extra extra small' block. 
+// <i>  Size of each memory blocks identified as 'extra extra small' block. Memory block are recommended to be word-sized.
+
+#ifndef MEMORY_MANAGER_XXSMALL_BLOCK_SIZE
+#define MEMORY_MANAGER_XXSMALL_BLOCK_SIZE 32
+#endif
+
+// <e> MEM_MANAGER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef MEM_MANAGER_CONFIG_LOG_ENABLED
+#define MEM_MANAGER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> MEM_MANAGER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef MEM_MANAGER_CONFIG_LOG_LEVEL
+#define MEM_MANAGER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> MEM_MANAGER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef MEM_MANAGER_CONFIG_INFO_COLOR
+#define MEM_MANAGER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> MEM_MANAGER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef MEM_MANAGER_CONFIG_DEBUG_COLOR
+#define MEM_MANAGER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <q> MEM_MANAGER_DISABLE_API_PARAM_CHECK  - Disable API parameter checks in the module.
+ 
+
+#ifndef MEM_MANAGER_DISABLE_API_PARAM_CHECK
+#define MEM_MANAGER_DISABLE_API_PARAM_CHECK 0
+#endif
+
+// </e>
+
+// <e> NRF_BALLOC_ENABLED - nrf_balloc - Block allocator module
+//==========================================================
+#ifndef NRF_BALLOC_ENABLED
+#define NRF_BALLOC_ENABLED 1
+#endif
+// <e> NRF_BALLOC_CONFIG_DEBUG_ENABLED - Enables debug mode in the module.
+//==========================================================
+#ifndef NRF_BALLOC_CONFIG_DEBUG_ENABLED
+#define NRF_BALLOC_CONFIG_DEBUG_ENABLED 0
+#endif
+// <o> NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS - Number of words used as head guard.  <0-255> 
+
+
+#ifndef NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS
+#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS 1
+#endif
+
+// <o> NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS - Number of words used as tail guard.  <0-255> 
+
+
+#ifndef NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS
+#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS 1
+#endif
+
+// <q> NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED  - Enables basic checks in this module.
+ 
+
+#ifndef NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED
+#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED 0
+#endif
+
+// <q> NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED  - Enables double memory free check in this module.
+ 
+
+#ifndef NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED
+#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED 0
+#endif
+
+// <q> NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED  - Enables free memory corruption check in this module.
+ 
+
+#ifndef NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED
+#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED 0
+#endif
+
+// <q> NRF_BALLOC_CLI_CMDS  - Enable CLI commands specific to the module
+ 
+
+#ifndef NRF_BALLOC_CLI_CMDS
+#define NRF_BALLOC_CLI_CMDS 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRF_CSENSE_ENABLED - nrf_csense - Capacitive sensor module
+//==========================================================
+#ifndef NRF_CSENSE_ENABLED
+#define NRF_CSENSE_ENABLED 0
+#endif
+// <o> NRF_CSENSE_PAD_HYSTERESIS - Minimum value of change required to determine that a pad was touched. 
+#ifndef NRF_CSENSE_PAD_HYSTERESIS
+#define NRF_CSENSE_PAD_HYSTERESIS 15
+#endif
+
+// <o> NRF_CSENSE_PAD_DEVIATION - Minimum value measured on a pad required to take it into account while calculating the step. 
+#ifndef NRF_CSENSE_PAD_DEVIATION
+#define NRF_CSENSE_PAD_DEVIATION 70
+#endif
+
+// <o> NRF_CSENSE_MIN_PAD_VALUE - Minimum normalized value on a pad required to take its value into account. 
+#ifndef NRF_CSENSE_MIN_PAD_VALUE
+#define NRF_CSENSE_MIN_PAD_VALUE 20
+#endif
+
+// <o> NRF_CSENSE_MAX_PADS_NUMBER - Maximum number of pads used for one instance. 
+#ifndef NRF_CSENSE_MAX_PADS_NUMBER
+#define NRF_CSENSE_MAX_PADS_NUMBER 20
+#endif
+
+// <o> NRF_CSENSE_MAX_VALUE - Maximum normalized value obtained from measurement. 
+#ifndef NRF_CSENSE_MAX_VALUE
+#define NRF_CSENSE_MAX_VALUE 1000
+#endif
+
+// <o> NRF_CSENSE_OUTPUT_PIN - Output pin used by the low-level module. 
+// <i> This is used when capacitive sensor does not use COMP.
+
+#ifndef NRF_CSENSE_OUTPUT_PIN
+#define NRF_CSENSE_OUTPUT_PIN 26
+#endif
+
+// </e>
+
+// <e> NRF_DRV_CSENSE_ENABLED - nrf_drv_csense - Capacitive sensor low-level module
+//==========================================================
+#ifndef NRF_DRV_CSENSE_ENABLED
+#define NRF_DRV_CSENSE_ENABLED 0
+#endif
+// <e> USE_COMP - Use the comparator to implement the capacitive sensor driver.
+
+// <i> Due to Anomaly 84, COMP I_SOURCE is not functional. It has too high a varation.
+//==========================================================
+#ifndef USE_COMP
+#define USE_COMP 0
+#endif
+// <o> TIMER0_FOR_CSENSE - First TIMER instance used by the driver (not used on nRF51). 
+#ifndef TIMER0_FOR_CSENSE
+#define TIMER0_FOR_CSENSE 1
+#endif
+
+// <o> TIMER1_FOR_CSENSE - Second TIMER instance used by the driver (not used on nRF51). 
+#ifndef TIMER1_FOR_CSENSE
+#define TIMER1_FOR_CSENSE 2
+#endif
+
+// <o> MEASUREMENT_PERIOD - Single measurement period. 
+// <i> Time of a single measurement can be calculated as
+// <i> T = (1/2)*MEASUREMENT_PERIOD*(1/f_OSC) where f_OSC = I_SOURCE / (2C*(VUP-VDOWN) ).
+// <i> I_SOURCE, VUP, and VDOWN are values used to initialize COMP and C is the capacitance of the used pad.
+
+#ifndef MEASUREMENT_PERIOD
+#define MEASUREMENT_PERIOD 20
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NRF_FSTORAGE_ENABLED - nrf_fstorage - Flash abstraction library
+//==========================================================
+#ifndef NRF_FSTORAGE_ENABLED
+#define NRF_FSTORAGE_ENABLED 0
+#endif
+// <h> nrf_fstorage - Common settings
+
+// <i> Common settings to all fstorage implementations
+//==========================================================
+// <q> NRF_FSTORAGE_PARAM_CHECK_DISABLED  - Disable user input validation
+ 
+
+// <i> If selected, use ASSERT to validate user input.
+// <i> This effectively removes user input validation in production code.
+// <i> Recommended setting: OFF, only enable this setting if size is a major concern.
+
+#ifndef NRF_FSTORAGE_PARAM_CHECK_DISABLED
+#define NRF_FSTORAGE_PARAM_CHECK_DISABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nrf_fstorage_sd - Implementation using the SoftDevice
+
+// <i> Configuration options for the fstorage implementation using the SoftDevice
+//==========================================================
+// <o> NRF_FSTORAGE_SD_QUEUE_SIZE - Size of the internal queue of operations 
+// <i> Increase this value if API calls frequently return the error @ref NRF_ERROR_NO_MEM.
+
+#ifndef NRF_FSTORAGE_SD_QUEUE_SIZE
+#define NRF_FSTORAGE_SD_QUEUE_SIZE 4
+#endif
+
+// <o> NRF_FSTORAGE_SD_MAX_RETRIES - Maximum number of attempts at executing an operation when the SoftDevice is busy 
+// <i> Increase this value if events frequently return the @ref NRF_ERROR_TIMEOUT error.
+// <i> The SoftDevice might fail to schedule flash access due to high BLE activity.
+
+#ifndef NRF_FSTORAGE_SD_MAX_RETRIES
+#define NRF_FSTORAGE_SD_MAX_RETRIES 8
+#endif
+
+// <o> NRF_FSTORAGE_SD_MAX_WRITE_SIZE - Maximum number of bytes to be written to flash in a single operation 
+// <i> This value must be a multiple of four.
+// <i> Lowering this value can increase the chances of the SoftDevice being able to execute flash operations in between radio activity.
+// <i> This value is bound by the maximum number of bytes that can be written to flash in a single call to @ref sd_flash_write.
+// <i> That is 1024 bytes for nRF51 ICs and 4096 bytes for nRF52 ICs.
+
+#ifndef NRF_FSTORAGE_SD_MAX_WRITE_SIZE
+#define NRF_FSTORAGE_SD_MAX_WRITE_SIZE 4096
+#endif
+
+// </h> 
+//==========================================================
+
+// </e>
+
+// <q> NRF_GFX_ENABLED  - nrf_gfx - GFX module
+ 
+
+#ifndef NRF_GFX_ENABLED
+#define NRF_GFX_ENABLED 0
+#endif
+
+// <q> NRF_MEMOBJ_ENABLED  - nrf_memobj - Linked memory allocator module
+ 
+
+#ifndef NRF_MEMOBJ_ENABLED
+#define NRF_MEMOBJ_ENABLED 1
+#endif
+
+// <e> NRF_PWR_MGMT_ENABLED - nrf_pwr_mgmt - Power management module
+//==========================================================
+#ifndef NRF_PWR_MGMT_ENABLED
+#define NRF_PWR_MGMT_ENABLED 0
+#endif
+// <e> NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED - Enables pin debug in the module.
+
+// <i> Selected pin will be set when CPU is in sleep mode.
+//==========================================================
+#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED
+#define NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED 0
+#endif
+// <o> NRF_PWR_MGMT_SLEEP_DEBUG_PIN  - Pin number
+ 
+// <0=> 0 (P0.0) 
+// <1=> 1 (P0.1) 
+// <2=> 2 (P0.2) 
+// <3=> 3 (P0.3) 
+// <4=> 4 (P0.4) 
+// <5=> 5 (P0.5) 
+// <6=> 6 (P0.6) 
+// <7=> 7 (P0.7) 
+// <8=> 8 (P0.8) 
+// <9=> 9 (P0.9) 
+// <10=> 10 (P0.10) 
+// <11=> 11 (P0.11) 
+// <12=> 12 (P0.12) 
+// <13=> 13 (P0.13) 
+// <14=> 14 (P0.14) 
+// <15=> 15 (P0.15) 
+// <16=> 16 (P0.16) 
+// <17=> 17 (P0.17) 
+// <18=> 18 (P0.18) 
+// <19=> 19 (P0.19) 
+// <20=> 20 (P0.20) 
+// <21=> 21 (P0.21) 
+// <22=> 22 (P0.22) 
+// <23=> 23 (P0.23) 
+// <24=> 24 (P0.24) 
+// <25=> 25 (P0.25) 
+// <26=> 26 (P0.26) 
+// <27=> 27 (P0.27) 
+// <28=> 28 (P0.28) 
+// <29=> 29 (P0.29) 
+// <30=> 30 (P0.30) 
+// <31=> 31 (P0.31) 
+// <32=> 32 (P1.0) 
+// <33=> 33 (P1.1) 
+// <34=> 34 (P1.2) 
+// <35=> 35 (P1.3) 
+// <36=> 36 (P1.4) 
+// <37=> 37 (P1.5) 
+// <38=> 38 (P1.6) 
+// <39=> 39 (P1.7) 
+// <40=> 40 (P1.8) 
+// <41=> 41 (P1.9) 
+// <42=> 42 (P1.10) 
+// <43=> 43 (P1.11) 
+// <44=> 44 (P1.12) 
+// <45=> 45 (P1.13) 
+// <46=> 46 (P1.14) 
+// <47=> 47 (P1.15) 
+// <4294967295=> Not connected 
+
+#ifndef NRF_PWR_MGMT_SLEEP_DEBUG_PIN
+#define NRF_PWR_MGMT_SLEEP_DEBUG_PIN 31
+#endif
+
+// </e>
+
+// <q> NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED  - Enables CPU usage monitor.
+ 
+
+// <i> Module will trace percentage of CPU usage in one second intervals.
+
+#ifndef NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED
+#define NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED 0
+#endif
+
+// <e> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED - Enable standby timeout.
+//==========================================================
+#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED
+#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED 0
+#endif
+// <o> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S - Standby timeout (in seconds). 
+// <i> Shutdown procedure will begin no earlier than after this number of seconds.
+
+#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S
+#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S 3
+#endif
+
+// </e>
+
+// <q> NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED  - Enables FPU event cleaning.
+ 
+
+#ifndef NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED
+#define NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED 0
+#endif
+
+// <q> NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY  - Blocked shutdown procedure will be retried every second.
+ 
+
+#ifndef NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY
+#define NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY 0
+#endif
+
+// <q> NRF_PWR_MGMT_CONFIG_USE_SCHEDULER  - Module will use @ref app_scheduler.
+ 
+
+#ifndef NRF_PWR_MGMT_CONFIG_USE_SCHEDULER
+#define NRF_PWR_MGMT_CONFIG_USE_SCHEDULER 0
+#endif
+
+// <o> NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT - The number of priorities for module handlers. 
+// <i> The number of stages of the shutdown process.
+
+#ifndef NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT
+#define NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT 3
+#endif
+
+// </e>
+
+// <e> NRF_QUEUE_ENABLED - nrf_queue - Queue module
+//==========================================================
+#ifndef NRF_QUEUE_ENABLED
+#define NRF_QUEUE_ENABLED 0
+#endif
+// <q> NRF_QUEUE_CLI_CMDS  - Enable CLI commands specific to the module
+ 
+
+#ifndef NRF_QUEUE_CLI_CMDS
+#define NRF_QUEUE_CLI_CMDS 0
+#endif
+
+// </e>
+
+// <q> NRF_SECTION_ITER_ENABLED  - nrf_section_iter - Section iterator
+ 
+
+#ifndef NRF_SECTION_ITER_ENABLED
+#define NRF_SECTION_ITER_ENABLED 1
+#endif
+
+// <q> NRF_SORTLIST_ENABLED  - nrf_sortlist - Sorted list
+ 
+
+#ifndef NRF_SORTLIST_ENABLED
+#define NRF_SORTLIST_ENABLED 1
+#endif
+
+// <q> NRF_SPI_MNGR_ENABLED  - nrf_spi_mngr - SPI transaction manager
+ 
+
+#ifndef NRF_SPI_MNGR_ENABLED
+#define NRF_SPI_MNGR_ENABLED 0
+#endif
+
+// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
+ 
+
+#ifndef NRF_STRERROR_ENABLED
+#define NRF_STRERROR_ENABLED 1
+#endif
+
+// <q> NRF_TWI_MNGR_ENABLED  - nrf_twi_mngr - TWI transaction manager
+ 
+
+#ifndef NRF_TWI_MNGR_ENABLED
+#define NRF_TWI_MNGR_ENABLED 0
+#endif
+
+// <q> SLIP_ENABLED  - slip - SLIP encoding and decoding
+ 
+
+#ifndef SLIP_ENABLED
+#define SLIP_ENABLED 0
+#endif
+
+// <e> TASK_MANAGER_ENABLED - task_manager - Task manager.
+//==========================================================
+#ifndef TASK_MANAGER_ENABLED
+#define TASK_MANAGER_ENABLED 0
+#endif
+// <q> TASK_MANAGER_CLI_CMDS  - Enable CLI commands specific to the module
+ 
+
+#ifndef TASK_MANAGER_CLI_CMDS
+#define TASK_MANAGER_CLI_CMDS 0
+#endif
+
+// <o> TASK_MANAGER_CONFIG_MAX_TASKS - Maximum number of tasks which can be created 
+#ifndef TASK_MANAGER_CONFIG_MAX_TASKS
+#define TASK_MANAGER_CONFIG_MAX_TASKS 2
+#endif
+
+// <o> TASK_MANAGER_CONFIG_STACK_SIZE - Stack size for every task (power of 2) 
+#ifndef TASK_MANAGER_CONFIG_STACK_SIZE
+#define TASK_MANAGER_CONFIG_STACK_SIZE 1024
+#endif
+
+// <q> TASK_MANAGER_CONFIG_STACK_PROFILER_ENABLED  - Enable stack profiling.
+ 
+
+#ifndef TASK_MANAGER_CONFIG_STACK_PROFILER_ENABLED
+#define TASK_MANAGER_CONFIG_STACK_PROFILER_ENABLED 1
+#endif
+
+// <o> TASK_MANAGER_CONFIG_STACK_GUARD  - Configures stack guard.
+ 
+// <0=> Disabled 
+// <4=> 32 bytes 
+// <5=> 64 bytes 
+// <6=> 128 bytes 
+// <7=> 256 bytes 
+// <8=> 512 bytes 
+
+#ifndef TASK_MANAGER_CONFIG_STACK_GUARD
+#define TASK_MANAGER_CONFIG_STACK_GUARD 7
+#endif
+
+// </e>
+
+// <h> app_button - buttons handling module
+
+//==========================================================
+// <q> BUTTON_ENABLED  - Enables Button module
+ 
+
+#ifndef BUTTON_ENABLED
+#define BUTTON_ENABLED 0
+#endif
+
+// <q> BUTTON_HIGH_ACCURACY_ENABLED  - Enables GPIOTE high accuracy for buttons
+ 
+
+#ifndef BUTTON_HIGH_ACCURACY_ENABLED
+#define BUTTON_HIGH_ACCURACY_ENABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> app_usbd_cdc_acm - USB CDC ACM class
+
+//==========================================================
+// <q> APP_USBD_CDC_ACM_ENABLED  - Enabling USBD CDC ACM Class library
+ 
+
+#ifndef APP_USBD_CDC_ACM_ENABLED
+#define APP_USBD_CDC_ACM_ENABLED 0
+#endif
+
+// <q> APP_USBD_CDC_ACM_ZLP_ON_EPSIZE_WRITE  - Send ZLP on write with same size as endpoint
+ 
+
+// <i> If enabled, CDC ACM class will automatically send a zero length packet after transfer which has the same size as endpoint.
+// <i> This may limit throughput if a lot of binary data is sent, but in terminal mode operation it makes sure that the data is always displayed right after it is sent.
+
+#ifndef APP_USBD_CDC_ACM_ZLP_ON_EPSIZE_WRITE
+#define APP_USBD_CDC_ACM_ZLP_ON_EPSIZE_WRITE 1
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nrf_cli - Command line interface
+
+//==========================================================
+// <q> NRF_CLI_ENABLED  - Enable/disable the CLI module.
+ 
+
+#ifndef NRF_CLI_ENABLED
+#define NRF_CLI_ENABLED 0
+#endif
+
+// <o> NRF_CLI_ARGC_MAX - Maximum number of parameters passed to the command handler. 
+#ifndef NRF_CLI_ARGC_MAX
+#define NRF_CLI_ARGC_MAX 12
+#endif
+
+// <q> NRF_CLI_BUILD_IN_CMDS_ENABLED  - CLI built-in commands.
+ 
+
+#ifndef NRF_CLI_BUILD_IN_CMDS_ENABLED
+#define NRF_CLI_BUILD_IN_CMDS_ENABLED 1
+#endif
+
+// <o> NRF_CLI_CMD_BUFF_SIZE - Maximum buffer size for a single command. 
+#ifndef NRF_CLI_CMD_BUFF_SIZE
+#define NRF_CLI_CMD_BUFF_SIZE 128
+#endif
+
+// <q> NRF_CLI_ECHO_STATUS  - CLI echo status. If set, echo is ON.
+ 
+
+#ifndef NRF_CLI_ECHO_STATUS
+#define NRF_CLI_ECHO_STATUS 1
+#endif
+
+// <q> NRF_CLI_WILDCARD_ENABLED  - Enable wildcard functionality for CLI commands.
+ 
+
+#ifndef NRF_CLI_WILDCARD_ENABLED
+#define NRF_CLI_WILDCARD_ENABLED 0
+#endif
+
+// <q> NRF_CLI_METAKEYS_ENABLED  - Enable additional control keys for CLI commands like ctrl+a, ctrl+e, ctrl+w, ctrl+u
+ 
+
+#ifndef NRF_CLI_METAKEYS_ENABLED
+#define NRF_CLI_METAKEYS_ENABLED 0
+#endif
+
+// <o> NRF_CLI_PRINTF_BUFF_SIZE - Maximum print buffer size. 
+#ifndef NRF_CLI_PRINTF_BUFF_SIZE
+#define NRF_CLI_PRINTF_BUFF_SIZE 23
+#endif
+
+// <e> NRF_CLI_HISTORY_ENABLED - Enable CLI history mode.
+//==========================================================
+#ifndef NRF_CLI_HISTORY_ENABLED
+#define NRF_CLI_HISTORY_ENABLED 1
+#endif
+// <o> NRF_CLI_HISTORY_ELEMENT_SIZE - Size of one memory object reserved for CLI history. 
+#ifndef NRF_CLI_HISTORY_ELEMENT_SIZE
+#define NRF_CLI_HISTORY_ELEMENT_SIZE 32
+#endif
+
+// <o> NRF_CLI_HISTORY_ELEMENT_COUNT - Number of history memory objects. 
+#ifndef NRF_CLI_HISTORY_ELEMENT_COUNT
+#define NRF_CLI_HISTORY_ELEMENT_COUNT 8
+#endif
+
+// </e>
+
+// <q> NRF_CLI_VT100_COLORS_ENABLED  - CLI VT100 colors.
+ 
+
+#ifndef NRF_CLI_VT100_COLORS_ENABLED
+#define NRF_CLI_VT100_COLORS_ENABLED 1
+#endif
+
+// <q> NRF_CLI_STATISTICS_ENABLED  - Enable CLI statistics.
+ 
+
+#ifndef NRF_CLI_STATISTICS_ENABLED
+#define NRF_CLI_STATISTICS_ENABLED 1
+#endif
+
+// <q> NRF_CLI_LOG_BACKEND  - Enable logger backend interface.
+ 
+
+#ifndef NRF_CLI_LOG_BACKEND
+#define NRF_CLI_LOG_BACKEND 1
+#endif
+
+// <q> NRF_CLI_USES_TASK_MANAGER_ENABLED  - Enable CLI to use task_manager
+ 
+
+#ifndef NRF_CLI_USES_TASK_MANAGER_ENABLED
+#define NRF_CLI_USES_TASK_MANAGER_ENABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nrf_fprintf - fprintf function.
+
+//==========================================================
+// <q> NRF_FPRINTF_ENABLED  - Enable/disable fprintf module.
+ 
+
+#ifndef NRF_FPRINTF_ENABLED
+#define NRF_FPRINTF_ENABLED 1
+#endif
+
+// <q> NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED  - For each printed LF, function will add CR.
+ 
+
+#ifndef NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED
+#define NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED 1
+#endif
+
+// <q> NRF_FPRINTF_DOUBLE_ENABLED  - Enable IEEE-754 double precision formatting.
+ 
+
+#ifndef NRF_FPRINTF_DOUBLE_ENABLED
+#define NRF_FPRINTF_DOUBLE_ENABLED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+// <h> nRF_Log 
+
+//==========================================================
+// <e> NRF_LOG_ENABLED - nrf_log - Logger
+//==========================================================
+#ifndef NRF_LOG_ENABLED
+#define NRF_LOG_ENABLED 0
+#endif
+// <h> Log message pool - Configuration of log message pool
+
+//==========================================================
+// <o> NRF_LOG_MSGPOOL_ELEMENT_SIZE - Size of a single element in the pool of memory objects. 
+// <i> If a small value is set, then performance of logs processing
+// <i> is degraded because data is fragmented. Bigger value impacts
+// <i> RAM memory utilization. The size is set to fit a message with
+// <i> a timestamp and up to 2 arguments in a single memory object.
+
+#ifndef NRF_LOG_MSGPOOL_ELEMENT_SIZE
+#define NRF_LOG_MSGPOOL_ELEMENT_SIZE 20
+#endif
+
+// <o> NRF_LOG_MSGPOOL_ELEMENT_COUNT - Number of elements in the pool of memory objects 
+// <i> If a small value is set, then it may lead to a deadlock
+// <i> in certain cases if backend has high latency and holds
+// <i> multiple messages for long time. Bigger value impacts
+// <i> RAM memory usage.
+
+#ifndef NRF_LOG_MSGPOOL_ELEMENT_COUNT
+#define NRF_LOG_MSGPOOL_ELEMENT_COUNT 8
+#endif
+
+// </h> 
+//==========================================================
+
+// <q> NRF_LOG_ALLOW_OVERFLOW  - Configures behavior when circular buffer is full.
+ 
+
+// <i> If set then oldest logs are overwritten. Otherwise a 
+// <i> marker is injected informing about overflow.
+
+#ifndef NRF_LOG_ALLOW_OVERFLOW
+#define NRF_LOG_ALLOW_OVERFLOW 1
+#endif
+
+// <o> NRF_LOG_BUFSIZE  - Size of the buffer for storing logs (in bytes).
+ 
+
+// <i> Must be power of 2 and multiple of 4.
+// <i> If NRF_LOG_DEFERRED = 0 then buffer size can be reduced to minimum.
+// <128=> 128 
+// <256=> 256 
+// <512=> 512 
+// <1024=> 1024 
+// <2048=> 2048 
+// <4096=> 4096 
+// <8192=> 8192 
+// <16384=> 16384 
+
+#ifndef NRF_LOG_BUFSIZE
+#define NRF_LOG_BUFSIZE 1024
+#endif
+
+// <q> NRF_LOG_CLI_CMDS  - Enable CLI commands for the module.
+ 
+
+#ifndef NRF_LOG_CLI_CMDS
+#define NRF_LOG_CLI_CMDS 0
+#endif
+
+// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_LOG_DEFAULT_LEVEL
+#define NRF_LOG_DEFAULT_LEVEL 3
+#endif
+
+// <q> NRF_LOG_DEFERRED  - Enable deffered logger.
+ 
+
+// <i> Log data is buffered and can be processed in idle.
+
+#ifndef NRF_LOG_DEFERRED
+#define NRF_LOG_DEFERRED 1
+#endif
+
+// <q> NRF_LOG_FILTERS_ENABLED  - Enable dynamic filtering of logs.
+ 
+
+#ifndef NRF_LOG_FILTERS_ENABLED
+#define NRF_LOG_FILTERS_ENABLED 0
+#endif
+
+// <q> NRF_LOG_NON_DEFFERED_CRITICAL_REGION_ENABLED  - Enable use of critical region for non deffered mode when flushing logs.
+ 
+
+// <i> When enabled NRF_LOG_FLUSH is called from critical section when non deffered mode is used.
+// <i> Log output will never be corrupted as access to the log backend is exclusive
+// <i> but system will spend significant amount of time in critical section
+
+#ifndef NRF_LOG_NON_DEFFERED_CRITICAL_REGION_ENABLED
+#define NRF_LOG_NON_DEFFERED_CRITICAL_REGION_ENABLED 0
+#endif
+
+// <o> NRF_LOG_STR_PUSH_BUFFER_SIZE  - Size of the buffer dedicated for strings stored using @ref NRF_LOG_PUSH.
+ 
+// <16=> 16 
+// <32=> 32 
+// <64=> 64 
+// <128=> 128 
+// <256=> 256 
+// <512=> 512 
+// <1024=> 1024 
+
+#ifndef NRF_LOG_STR_PUSH_BUFFER_SIZE
+#define NRF_LOG_STR_PUSH_BUFFER_SIZE 128
+#endif
+
+// <o> NRF_LOG_STR_PUSH_BUFFER_SIZE  - Size of the buffer dedicated for strings stored using @ref NRF_LOG_PUSH.
+ 
+// <16=> 16 
+// <32=> 32 
+// <64=> 64 
+// <128=> 128 
+// <256=> 256 
+// <512=> 512 
+// <1024=> 1024 
+
+#ifndef NRF_LOG_STR_PUSH_BUFFER_SIZE
+#define NRF_LOG_STR_PUSH_BUFFER_SIZE 128
+#endif
+
+// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
+//==========================================================
+#ifndef NRF_LOG_USES_COLORS
+#define NRF_LOG_USES_COLORS 0
+#endif
+// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_LOG_COLOR_DEFAULT
+#define NRF_LOG_COLOR_DEFAULT 0
+#endif
+
+// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_LOG_ERROR_COLOR
+#define NRF_LOG_ERROR_COLOR 2
+#endif
+
+// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_LOG_WARNING_COLOR
+#define NRF_LOG_WARNING_COLOR 4
+#endif
+
+// </e>
+
+// <e> NRF_LOG_USES_TIMESTAMP - Enable timestamping
+
+// <i> Function for getting the timestamp is provided by the user
+//==========================================================
+#ifndef NRF_LOG_USES_TIMESTAMP
+#define NRF_LOG_USES_TIMESTAMP 0
+#endif
+// <o> NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY - Default frequency of the timestamp (in Hz) or 0 to use app_timer frequency. 
+#ifndef NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY
+#define NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY 0
+#endif
+
+// </e>
+
+// <h> nrf_log module configuration 
+
+//==========================================================
+// <h> nrf_log in nRF_Core 
+
+//==========================================================
+// <e> NRF_MPU_LIB_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_MPU_LIB_CONFIG_LOG_ENABLED
+#define NRF_MPU_LIB_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_MPU_LIB_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_MPU_LIB_CONFIG_LOG_LEVEL
+#define NRF_MPU_LIB_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_MPU_LIB_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_MPU_LIB_CONFIG_INFO_COLOR
+#define NRF_MPU_LIB_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_MPU_LIB_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_MPU_LIB_CONFIG_DEBUG_COLOR
+#define NRF_MPU_LIB_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_STACK_GUARD_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_STACK_GUARD_CONFIG_LOG_ENABLED
+#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_STACK_GUARD_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_STACK_GUARD_CONFIG_LOG_LEVEL
+#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_STACK_GUARD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_STACK_GUARD_CONFIG_INFO_COLOR
+#define NRF_STACK_GUARD_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_STACK_GUARD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_STACK_GUARD_CONFIG_DEBUG_COLOR
+#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> TASK_MANAGER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TASK_MANAGER_CONFIG_LOG_ENABLED
+#define TASK_MANAGER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> TASK_MANAGER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef TASK_MANAGER_CONFIG_LOG_LEVEL
+#define TASK_MANAGER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TASK_MANAGER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TASK_MANAGER_CONFIG_INFO_COLOR
+#define TASK_MANAGER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TASK_MANAGER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TASK_MANAGER_CONFIG_DEBUG_COLOR
+#define TASK_MANAGER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nrf_log in nRF_Drivers 
+
+//==========================================================
+// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef CLOCK_CONFIG_LOG_ENABLED
+#define CLOCK_CONFIG_LOG_ENABLED 0
+#endif
+// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef CLOCK_CONFIG_LOG_LEVEL
+#define CLOCK_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef CLOCK_CONFIG_INFO_COLOR
+#define CLOCK_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef CLOCK_CONFIG_DEBUG_COLOR
+#define CLOCK_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef COMP_CONFIG_LOG_ENABLED
+#define COMP_CONFIG_LOG_ENABLED 0
+#endif
+// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef COMP_CONFIG_LOG_LEVEL
+#define COMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef COMP_CONFIG_INFO_COLOR
+#define COMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef COMP_CONFIG_DEBUG_COLOR
+#define COMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef GPIOTE_CONFIG_LOG_ENABLED
+#define GPIOTE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef GPIOTE_CONFIG_LOG_LEVEL
+#define GPIOTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef GPIOTE_CONFIG_INFO_COLOR
+#define GPIOTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef GPIOTE_CONFIG_DEBUG_COLOR
+#define GPIOTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef LPCOMP_CONFIG_LOG_ENABLED
+#define LPCOMP_CONFIG_LOG_ENABLED 0
+#endif
+// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef LPCOMP_CONFIG_LOG_LEVEL
+#define LPCOMP_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef LPCOMP_CONFIG_INFO_COLOR
+#define LPCOMP_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef LPCOMP_CONFIG_DEBUG_COLOR
+#define LPCOMP_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> MAX3421E_HOST_CONFIG_LOG_ENABLED - Enable logging in the module
+//==========================================================
+#ifndef MAX3421E_HOST_CONFIG_LOG_ENABLED
+#define MAX3421E_HOST_CONFIG_LOG_ENABLED 0
+#endif
+// <o> MAX3421E_HOST_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef MAX3421E_HOST_CONFIG_LOG_LEVEL
+#define MAX3421E_HOST_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> MAX3421E_HOST_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef MAX3421E_HOST_CONFIG_INFO_COLOR
+#define MAX3421E_HOST_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> MAX3421E_HOST_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef MAX3421E_HOST_CONFIG_DEBUG_COLOR
+#define MAX3421E_HOST_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRFX_USBD_CONFIG_LOG_ENABLED - Enable logging in the module
+//==========================================================
+#ifndef NRFX_USBD_CONFIG_LOG_ENABLED
+#define NRFX_USBD_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRFX_USBD_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRFX_USBD_CONFIG_LOG_LEVEL
+#define NRFX_USBD_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRFX_USBD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_USBD_CONFIG_INFO_COLOR
+#define NRFX_USBD_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRFX_USBD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRFX_USBD_CONFIG_DEBUG_COLOR
+#define NRFX_USBD_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PDM_CONFIG_LOG_ENABLED
+#define PDM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef PDM_CONFIG_LOG_LEVEL
+#define PDM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PDM_CONFIG_INFO_COLOR
+#define PDM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PDM_CONFIG_DEBUG_COLOR
+#define PDM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PPI_CONFIG_LOG_ENABLED
+#define PPI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef PPI_CONFIG_LOG_LEVEL
+#define PPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PPI_CONFIG_INFO_COLOR
+#define PPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PPI_CONFIG_DEBUG_COLOR
+#define PPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef PWM_CONFIG_LOG_ENABLED
+#define PWM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef PWM_CONFIG_LOG_LEVEL
+#define PWM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PWM_CONFIG_INFO_COLOR
+#define PWM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PWM_CONFIG_DEBUG_COLOR
+#define PWM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef QDEC_CONFIG_LOG_ENABLED
+#define QDEC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef QDEC_CONFIG_LOG_LEVEL
+#define QDEC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef QDEC_CONFIG_INFO_COLOR
+#define QDEC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef QDEC_CONFIG_DEBUG_COLOR
+#define QDEC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RNG_CONFIG_LOG_ENABLED
+#define RNG_CONFIG_LOG_ENABLED 0
+#endif
+// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef RNG_CONFIG_LOG_LEVEL
+#define RNG_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef RNG_CONFIG_INFO_COLOR
+#define RNG_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef RNG_CONFIG_DEBUG_COLOR
+#define RNG_CONFIG_DEBUG_COLOR 0
+#endif
+
+// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
+ 
+
+#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
+#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
+#endif
+
+// </e>
+
+// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef RTC_CONFIG_LOG_ENABLED
+#define RTC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef RTC_CONFIG_LOG_LEVEL
+#define RTC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef RTC_CONFIG_INFO_COLOR
+#define RTC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef RTC_CONFIG_DEBUG_COLOR
+#define RTC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SAADC_CONFIG_LOG_ENABLED
+#define SAADC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef SAADC_CONFIG_LOG_LEVEL
+#define SAADC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SAADC_CONFIG_INFO_COLOR
+#define SAADC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SAADC_CONFIG_DEBUG_COLOR
+#define SAADC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPIS_CONFIG_LOG_ENABLED
+#define SPIS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef SPIS_CONFIG_LOG_LEVEL
+#define SPIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SPIS_CONFIG_INFO_COLOR
+#define SPIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SPIS_CONFIG_DEBUG_COLOR
+#define SPIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SPI_CONFIG_LOG_ENABLED
+#define SPI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef SPI_CONFIG_LOG_LEVEL
+#define SPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SPI_CONFIG_INFO_COLOR
+#define SPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SPI_CONFIG_DEBUG_COLOR
+#define SPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TIMER_CONFIG_LOG_ENABLED
+#define TIMER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef TIMER_CONFIG_LOG_LEVEL
+#define TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TIMER_CONFIG_INFO_COLOR
+#define TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TIMER_CONFIG_DEBUG_COLOR
+#define TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWIS_CONFIG_LOG_ENABLED
+#define TWIS_CONFIG_LOG_ENABLED 0
+#endif
+// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef TWIS_CONFIG_LOG_LEVEL
+#define TWIS_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TWIS_CONFIG_INFO_COLOR
+#define TWIS_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TWIS_CONFIG_DEBUG_COLOR
+#define TWIS_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef TWI_CONFIG_LOG_ENABLED
+#define TWI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef TWI_CONFIG_LOG_LEVEL
+#define TWI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TWI_CONFIG_INFO_COLOR
+#define TWI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef TWI_CONFIG_DEBUG_COLOR
+#define TWI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef UART_CONFIG_LOG_ENABLED
+#define UART_CONFIG_LOG_ENABLED 0
+#endif
+// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef UART_CONFIG_LOG_LEVEL
+#define UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef UART_CONFIG_INFO_COLOR
+#define UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef UART_CONFIG_DEBUG_COLOR
+#define UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> USBD_CONFIG_LOG_ENABLED - Enable logging in the module
+//==========================================================
+#ifndef USBD_CONFIG_LOG_ENABLED
+#define USBD_CONFIG_LOG_ENABLED 0
+#endif
+// <o> USBD_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef USBD_CONFIG_LOG_LEVEL
+#define USBD_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> USBD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef USBD_CONFIG_INFO_COLOR
+#define USBD_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> USBD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef USBD_CONFIG_DEBUG_COLOR
+#define USBD_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef WDT_CONFIG_LOG_ENABLED
+#define WDT_CONFIG_LOG_ENABLED 0
+#endif
+// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef WDT_CONFIG_LOG_LEVEL
+#define WDT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef WDT_CONFIG_INFO_COLOR
+#define WDT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef WDT_CONFIG_DEBUG_COLOR
+#define WDT_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nrf_log in nRF_Libraries 
+
+//==========================================================
+// <e> APP_BUTTON_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_BUTTON_CONFIG_LOG_ENABLED
+#define APP_BUTTON_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_BUTTON_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_BUTTON_CONFIG_LOG_LEVEL
+#define APP_BUTTON_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_BUTTON_CONFIG_INITIAL_LOG_LEVEL  - Initial severity level if dynamic filtering is enabled.
+ 
+
+// <i> If module generates a lot of logs, initial log level can
+// <i> be decreased to prevent flooding. Severity level can be
+// <i> increased on instance basis.
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_BUTTON_CONFIG_INITIAL_LOG_LEVEL
+#define APP_BUTTON_CONFIG_INITIAL_LOG_LEVEL 3
+#endif
+
+// <o> APP_BUTTON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_BUTTON_CONFIG_INFO_COLOR
+#define APP_BUTTON_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_BUTTON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_BUTTON_CONFIG_DEBUG_COLOR
+#define APP_BUTTON_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_TIMER_CONFIG_LOG_ENABLED
+#define APP_TIMER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_TIMER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_TIMER_CONFIG_LOG_LEVEL
+#define APP_TIMER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_TIMER_CONFIG_INITIAL_LOG_LEVEL  - Initial severity level if dynamic filtering is enabled.
+ 
+
+// <i> If module generates a lot of logs, initial log level can
+// <i> be decreased to prevent flooding. Severity level can be
+// <i> increased on instance basis.
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_TIMER_CONFIG_INITIAL_LOG_LEVEL
+#define APP_TIMER_CONFIG_INITIAL_LOG_LEVEL 3
+#endif
+
+// <o> APP_TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_TIMER_CONFIG_INFO_COLOR
+#define APP_TIMER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_TIMER_CONFIG_DEBUG_COLOR
+#define APP_TIMER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED
+#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL
+#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_USBD_CDC_ACM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_CDC_ACM_CONFIG_INFO_COLOR
+#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR
+#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_USBD_CONFIG_LOG_ENABLED - Enable logging in the module.
+//==========================================================
+#ifndef APP_USBD_CONFIG_LOG_ENABLED
+#define APP_USBD_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_USBD_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_USBD_CONFIG_LOG_LEVEL
+#define APP_USBD_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_USBD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_CONFIG_INFO_COLOR
+#define APP_USBD_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_USBD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_CONFIG_DEBUG_COLOR
+#define APP_USBD_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_USBD_DUMMY_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_USBD_DUMMY_CONFIG_LOG_ENABLED
+#define APP_USBD_DUMMY_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_USBD_DUMMY_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_USBD_DUMMY_CONFIG_LOG_LEVEL
+#define APP_USBD_DUMMY_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_USBD_DUMMY_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_DUMMY_CONFIG_INFO_COLOR
+#define APP_USBD_DUMMY_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_USBD_DUMMY_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_DUMMY_CONFIG_DEBUG_COLOR
+#define APP_USBD_DUMMY_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_USBD_MSC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_USBD_MSC_CONFIG_LOG_ENABLED
+#define APP_USBD_MSC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_USBD_MSC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_USBD_MSC_CONFIG_LOG_LEVEL
+#define APP_USBD_MSC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_USBD_MSC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_MSC_CONFIG_INFO_COLOR
+#define APP_USBD_MSC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_USBD_MSC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_MSC_CONFIG_DEBUG_COLOR
+#define APP_USBD_MSC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED
+#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED 0
+#endif
+// <o> APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL
+#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> APP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR
+#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> APP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef APP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR
+#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_ATFIFO_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_ATFIFO_CONFIG_LOG_ENABLED
+#define NRF_ATFIFO_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_ATFIFO_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_ATFIFO_CONFIG_LOG_LEVEL
+#define NRF_ATFIFO_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL  - Initial severity level if dynamic filtering is enabled
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL
+#define NRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL 3
+#endif
+
+// <o> NRF_ATFIFO_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_ATFIFO_CONFIG_INFO_COLOR
+#define NRF_ATFIFO_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_ATFIFO_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_ATFIFO_CONFIG_DEBUG_COLOR
+#define NRF_ATFIFO_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_BALLOC_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_BALLOC_CONFIG_LOG_ENABLED
+#define NRF_BALLOC_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_BALLOC_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BALLOC_CONFIG_LOG_LEVEL
+#define NRF_BALLOC_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL  - Initial severity level if dynamic filtering is enabled.
+ 
+
+// <i> If module generates a lot of logs, initial log level can
+// <i> be decreased to prevent flooding. Severity level can be
+// <i> increased on instance basis.
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL
+#define NRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL 3
+#endif
+
+// <o> NRF_BALLOC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BALLOC_CONFIG_INFO_COLOR
+#define NRF_BALLOC_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_BALLOC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BALLOC_CONFIG_DEBUG_COLOR
+#define NRF_BALLOC_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED
+#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL
+#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL  - Initial severity level if dynamic filtering is enabled
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL
+#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR
+#define NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR
+#define NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED
+#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL
+#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL  - Initial severity level if dynamic filtering is enabled
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL
+#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR
+#define NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR
+#define NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED
+#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL
+#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL  - Initial severity level if dynamic filtering is enabled
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL
+#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL 3
+#endif
+
+// <o> NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR
+#define NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR
+#define NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED
+#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL
+#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_CLI_BLE_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_BLE_UART_CONFIG_INFO_COLOR
+#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR
+#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED
+#define NRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL
+#define NRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_CLI_LIBUARTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_LIBUARTE_CONFIG_INFO_COLOR
+#define NRF_CLI_LIBUARTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR
+#define NRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_CLI_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_CLI_UART_CONFIG_LOG_ENABLED
+#define NRF_CLI_UART_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_CLI_UART_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_CLI_UART_CONFIG_LOG_LEVEL
+#define NRF_CLI_UART_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_CLI_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_UART_CONFIG_INFO_COLOR
+#define NRF_CLI_UART_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_CLI_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_CLI_UART_CONFIG_DEBUG_COLOR
+#define NRF_CLI_UART_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_LIBUARTE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_LIBUARTE_CONFIG_LOG_ENABLED
+#define NRF_LIBUARTE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_LIBUARTE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_LIBUARTE_CONFIG_LOG_LEVEL
+#define NRF_LIBUARTE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_LIBUARTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_LIBUARTE_CONFIG_INFO_COLOR
+#define NRF_LIBUARTE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_LIBUARTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_LIBUARTE_CONFIG_DEBUG_COLOR
+#define NRF_LIBUARTE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_MEMOBJ_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_MEMOBJ_CONFIG_LOG_ENABLED
+#define NRF_MEMOBJ_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_MEMOBJ_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_MEMOBJ_CONFIG_LOG_LEVEL
+#define NRF_MEMOBJ_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_MEMOBJ_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_MEMOBJ_CONFIG_INFO_COLOR
+#define NRF_MEMOBJ_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_MEMOBJ_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_MEMOBJ_CONFIG_DEBUG_COLOR
+#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_PWR_MGMT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_PWR_MGMT_CONFIG_LOG_ENABLED
+#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_PWR_MGMT_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_PWR_MGMT_CONFIG_LOG_LEVEL
+#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_PWR_MGMT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_PWR_MGMT_CONFIG_INFO_COLOR
+#define NRF_PWR_MGMT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_PWR_MGMT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_COLOR
+#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_QUEUE_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_QUEUE_CONFIG_LOG_ENABLED
+#define NRF_QUEUE_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_QUEUE_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_QUEUE_CONFIG_LOG_LEVEL
+#define NRF_QUEUE_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL  - Initial severity level if dynamic filtering is enabled
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL
+#define NRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL 3
+#endif
+
+// <o> NRF_QUEUE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_QUEUE_CONFIG_INFO_COLOR
+#define NRF_QUEUE_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_QUEUE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_QUEUE_CONFIG_DEBUG_COLOR
+#define NRF_QUEUE_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_SDH_ANT_LOG_ENABLED - Enable logging in SoftDevice handler (ANT) module.
+//==========================================================
+#ifndef NRF_SDH_ANT_LOG_ENABLED
+#define NRF_SDH_ANT_LOG_ENABLED 0
+#endif
+// <o> NRF_SDH_ANT_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_SDH_ANT_LOG_LEVEL
+#define NRF_SDH_ANT_LOG_LEVEL 3
+#endif
+
+// <o> NRF_SDH_ANT_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_ANT_INFO_COLOR
+#define NRF_SDH_ANT_INFO_COLOR 0
+#endif
+
+// <o> NRF_SDH_ANT_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_ANT_DEBUG_COLOR
+#define NRF_SDH_ANT_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_SDH_BLE_LOG_ENABLED - Enable logging in SoftDevice handler (BLE) module.
+//==========================================================
+#ifndef NRF_SDH_BLE_LOG_ENABLED
+#define NRF_SDH_BLE_LOG_ENABLED 1
+#endif
+// <o> NRF_SDH_BLE_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_SDH_BLE_LOG_LEVEL
+#define NRF_SDH_BLE_LOG_LEVEL 3
+#endif
+
+// <o> NRF_SDH_BLE_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_BLE_INFO_COLOR
+#define NRF_SDH_BLE_INFO_COLOR 0
+#endif
+
+// <o> NRF_SDH_BLE_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_BLE_DEBUG_COLOR
+#define NRF_SDH_BLE_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_SDH_LOG_ENABLED - Enable logging in SoftDevice handler module.
+//==========================================================
+#ifndef NRF_SDH_LOG_ENABLED
+#define NRF_SDH_LOG_ENABLED 1
+#endif
+// <o> NRF_SDH_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_SDH_LOG_LEVEL
+#define NRF_SDH_LOG_LEVEL 3
+#endif
+
+// <o> NRF_SDH_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_INFO_COLOR
+#define NRF_SDH_INFO_COLOR 0
+#endif
+
+// <o> NRF_SDH_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_DEBUG_COLOR
+#define NRF_SDH_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_SDH_SOC_LOG_ENABLED - Enable logging in SoftDevice handler (SoC) module.
+//==========================================================
+#ifndef NRF_SDH_SOC_LOG_ENABLED
+#define NRF_SDH_SOC_LOG_ENABLED 1
+#endif
+// <o> NRF_SDH_SOC_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_SDH_SOC_LOG_LEVEL
+#define NRF_SDH_SOC_LOG_LEVEL 3
+#endif
+
+// <o> NRF_SDH_SOC_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_SOC_INFO_COLOR
+#define NRF_SDH_SOC_INFO_COLOR 0
+#endif
+
+// <o> NRF_SDH_SOC_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SDH_SOC_DEBUG_COLOR
+#define NRF_SDH_SOC_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_SORTLIST_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_SORTLIST_CONFIG_LOG_ENABLED
+#define NRF_SORTLIST_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_SORTLIST_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_SORTLIST_CONFIG_LOG_LEVEL
+#define NRF_SORTLIST_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_SORTLIST_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SORTLIST_CONFIG_INFO_COLOR
+#define NRF_SORTLIST_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_SORTLIST_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_SORTLIST_CONFIG_DEBUG_COLOR
+#define NRF_SORTLIST_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> NRF_TWI_SENSOR_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NRF_TWI_SENSOR_CONFIG_LOG_ENABLED
+#define NRF_TWI_SENSOR_CONFIG_LOG_ENABLED 0
+#endif
+// <o> NRF_TWI_SENSOR_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NRF_TWI_SENSOR_CONFIG_LOG_LEVEL
+#define NRF_TWI_SENSOR_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> NRF_TWI_SENSOR_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_TWI_SENSOR_CONFIG_INFO_COLOR
+#define NRF_TWI_SENSOR_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> NRF_TWI_SENSOR_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NRF_TWI_SENSOR_CONFIG_DEBUG_COLOR
+#define NRF_TWI_SENSOR_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <e> PM_LOG_ENABLED - Enable logging in Peer Manager and its submodules.
+//==========================================================
+#ifndef PM_LOG_ENABLED
+#define PM_LOG_ENABLED 1
+#endif
+// <o> PM_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef PM_LOG_LEVEL
+#define PM_LOG_LEVEL 3
+#endif
+
+// <o> PM_LOG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PM_LOG_INFO_COLOR
+#define PM_LOG_INFO_COLOR 0
+#endif
+
+// <o> PM_LOG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef PM_LOG_DEBUG_COLOR
+#define PM_LOG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nrf_log in nRF_Serialization 
+
+//==========================================================
+// <e> SER_HAL_TRANSPORT_CONFIG_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef SER_HAL_TRANSPORT_CONFIG_LOG_ENABLED
+#define SER_HAL_TRANSPORT_CONFIG_LOG_ENABLED 0
+#endif
+// <o> SER_HAL_TRANSPORT_CONFIG_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef SER_HAL_TRANSPORT_CONFIG_LOG_LEVEL
+#define SER_HAL_TRANSPORT_CONFIG_LOG_LEVEL 3
+#endif
+
+// <o> SER_HAL_TRANSPORT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SER_HAL_TRANSPORT_CONFIG_INFO_COLOR
+#define SER_HAL_TRANSPORT_CONFIG_INFO_COLOR 0
+#endif
+
+// <o> SER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef SER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR
+#define SER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+// </e>
+
+// <q> NRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED  - nrf_log_str_formatter - Log string formatter
+ 
+
+#ifndef NRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED
+#define NRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED 1
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> nRF_NFC 
+
+//==========================================================
+// <q> NFC_AC_REC_ENABLED  - nfc_ac_rec - NFC NDEF Alternative Carrier record encoder
+ 
+
+#ifndef NFC_AC_REC_ENABLED
+#define NFC_AC_REC_ENABLED 0
+#endif
+
+// <q> NFC_AC_REC_PARSER_ENABLED  - nfc_ac_rec_parser - Alternative Carrier record parser
+ 
+
+#ifndef NFC_AC_REC_PARSER_ENABLED
+#define NFC_AC_REC_PARSER_ENABLED 0
+#endif
+
+// <e> NFC_BLE_OOB_ADVDATA_ENABLED - nfc_ble_oob_advdata - AD data for OOB pairing encoder
+//==========================================================
+#ifndef NFC_BLE_OOB_ADVDATA_ENABLED
+#define NFC_BLE_OOB_ADVDATA_ENABLED 0
+#endif
+// <o> ADVANCED_ADVDATA_SUPPORT  - Non-mandatory AD types for BLE OOB pairing are encoded inside the NDEF message (e.g. service UUIDs)
+ 
+// <1=> Enabled 
+// <0=> Disabled 
+
+#ifndef ADVANCED_ADVDATA_SUPPORT
+#define ADVANCED_ADVDATA_SUPPORT 0
+#endif
+
+// </e>
+
+// <q> NFC_BLE_OOB_ADVDATA_PARSER_ENABLED  - nfc_ble_oob_advdata_parser - BLE OOB pairing AD data parser
+ 
+
+#ifndef NFC_BLE_OOB_ADVDATA_PARSER_ENABLED
+#define NFC_BLE_OOB_ADVDATA_PARSER_ENABLED 0
+#endif
+
+// <e> NFC_BLE_PAIR_LIB_ENABLED - nfc_ble_pair_lib - Library parameters
+//==========================================================
+#ifndef NFC_BLE_PAIR_LIB_ENABLED
+#define NFC_BLE_PAIR_LIB_ENABLED 0
+#endif
+// <e> NFC_BLE_PAIR_LIB_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_BLE_PAIR_LIB_LOG_ENABLED
+#define NFC_BLE_PAIR_LIB_LOG_ENABLED 0
+#endif
+// <o> NFC_BLE_PAIR_LIB_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_BLE_PAIR_LIB_LOG_LEVEL
+#define NFC_BLE_PAIR_LIB_LOG_LEVEL 3
+#endif
+
+// <o> NFC_BLE_PAIR_LIB_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_BLE_PAIR_LIB_INFO_COLOR
+#define NFC_BLE_PAIR_LIB_INFO_COLOR 0
+#endif
+
+// <o> NFC_BLE_PAIR_LIB_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_BLE_PAIR_LIB_DEBUG_COLOR
+#define NFC_BLE_PAIR_LIB_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// <h> NFC_BLE_PAIR_LIB_SECURITY_PARAMETERS - Common Peer Manager security parameters.
+
+//==========================================================
+// <e> BLE_NFC_SEC_PARAM_BOND - Enables device bonding.
+
+// <i> If bonding is enabled at least one of the BLE_NFC_SEC_PARAM_KDIST options must be enabled.
+//==========================================================
+#ifndef BLE_NFC_SEC_PARAM_BOND
+#define BLE_NFC_SEC_PARAM_BOND 1
+#endif
+// <q> BLE_NFC_SEC_PARAM_KDIST_OWN_ENC  - Enables Long Term Key and Master Identification distribution by device.
+ 
+
+#ifndef BLE_NFC_SEC_PARAM_KDIST_OWN_ENC
+#define BLE_NFC_SEC_PARAM_KDIST_OWN_ENC 1
+#endif
+
+// <q> BLE_NFC_SEC_PARAM_KDIST_OWN_ID  - Enables Identity Resolving Key and Identity Address Information distribution by device.
+ 
+
+#ifndef BLE_NFC_SEC_PARAM_KDIST_OWN_ID
+#define BLE_NFC_SEC_PARAM_KDIST_OWN_ID 1
+#endif
+
+// <q> BLE_NFC_SEC_PARAM_KDIST_PEER_ENC  - Enables Long Term Key and Master Identification distribution by peer.
+ 
+
+#ifndef BLE_NFC_SEC_PARAM_KDIST_PEER_ENC
+#define BLE_NFC_SEC_PARAM_KDIST_PEER_ENC 1
+#endif
+
+// <q> BLE_NFC_SEC_PARAM_KDIST_PEER_ID  - Enables Identity Resolving Key and Identity Address Information distribution by peer.
+ 
+
+#ifndef BLE_NFC_SEC_PARAM_KDIST_PEER_ID
+#define BLE_NFC_SEC_PARAM_KDIST_PEER_ID 1
+#endif
+
+// </e>
+
+// <o> BLE_NFC_SEC_PARAM_MIN_KEY_SIZE  - Minimal size of a security key.
+ 
+// <7=> 7 
+// <8=> 8 
+// <9=> 9 
+// <10=> 10 
+// <11=> 11 
+// <12=> 12 
+// <13=> 13 
+// <14=> 14 
+// <15=> 15 
+// <16=> 16 
+
+#ifndef BLE_NFC_SEC_PARAM_MIN_KEY_SIZE
+#define BLE_NFC_SEC_PARAM_MIN_KEY_SIZE 7
+#endif
+
+// <o> BLE_NFC_SEC_PARAM_MAX_KEY_SIZE  - Maximal size of a security key.
+ 
+// <7=> 7 
+// <8=> 8 
+// <9=> 9 
+// <10=> 10 
+// <11=> 11 
+// <12=> 12 
+// <13=> 13 
+// <14=> 14 
+// <15=> 15 
+// <16=> 16 
+
+#ifndef BLE_NFC_SEC_PARAM_MAX_KEY_SIZE
+#define BLE_NFC_SEC_PARAM_MAX_KEY_SIZE 16
+#endif
+
+// </h> 
+//==========================================================
+
+// </e>
+
+// <q> NFC_BLE_PAIR_MSG_ENABLED  - nfc_ble_pair_msg - NDEF message for OOB pairing encoder
+ 
+
+#ifndef NFC_BLE_PAIR_MSG_ENABLED
+#define NFC_BLE_PAIR_MSG_ENABLED 0
+#endif
+
+// <q> NFC_CH_COMMON_ENABLED  - nfc_ble_pair_common - OOB pairing common data
+ 
+
+#ifndef NFC_CH_COMMON_ENABLED
+#define NFC_CH_COMMON_ENABLED 0
+#endif
+
+// <q> NFC_EP_OOB_REC_ENABLED  - nfc_ep_oob_rec - EP record for BLE pairing encoder
+ 
+
+#ifndef NFC_EP_OOB_REC_ENABLED
+#define NFC_EP_OOB_REC_ENABLED 0
+#endif
+
+// <q> NFC_HS_REC_ENABLED  - nfc_hs_rec - Handover Select NDEF record encoder
+ 
+
+#ifndef NFC_HS_REC_ENABLED
+#define NFC_HS_REC_ENABLED 0
+#endif
+
+// <q> NFC_LE_OOB_REC_ENABLED  - nfc_le_oob_rec - LE record for BLE pairing encoder
+ 
+
+#ifndef NFC_LE_OOB_REC_ENABLED
+#define NFC_LE_OOB_REC_ENABLED 0
+#endif
+
+// <q> NFC_LE_OOB_REC_PARSER_ENABLED  - nfc_le_oob_rec_parser - LE record parser
+ 
+
+#ifndef NFC_LE_OOB_REC_PARSER_ENABLED
+#define NFC_LE_OOB_REC_PARSER_ENABLED 0
+#endif
+
+// <q> NFC_NDEF_LAUNCHAPP_MSG_ENABLED  - nfc_launchapp_msg - Encoding data for NDEF Application Launching message for NFC Tag
+ 
+
+#ifndef NFC_NDEF_LAUNCHAPP_MSG_ENABLED
+#define NFC_NDEF_LAUNCHAPP_MSG_ENABLED 0
+#endif
+
+// <q> NFC_NDEF_LAUNCHAPP_REC_ENABLED  - nfc_launchapp_rec - Encoding data for NDEF Application Launching record for NFC Tag
+ 
+
+#ifndef NFC_NDEF_LAUNCHAPP_REC_ENABLED
+#define NFC_NDEF_LAUNCHAPP_REC_ENABLED 0
+#endif
+
+// <e> NFC_NDEF_MSG_ENABLED - nfc_ndef_msg - NFC NDEF Message generator module
+//==========================================================
+#ifndef NFC_NDEF_MSG_ENABLED
+#define NFC_NDEF_MSG_ENABLED 0
+#endif
+// <o> NFC_NDEF_MSG_TAG_TYPE  - NFC Tag Type
+ 
+// <2=> Type 2 Tag 
+// <4=> Type 4 Tag 
+
+#ifndef NFC_NDEF_MSG_TAG_TYPE
+#define NFC_NDEF_MSG_TAG_TYPE 2
+#endif
+
+// </e>
+
+// <e> NFC_NDEF_MSG_PARSER_ENABLED - nfc_ndef_msg_parser - NFC NDEF message parser module
+//==========================================================
+#ifndef NFC_NDEF_MSG_PARSER_ENABLED
+#define NFC_NDEF_MSG_PARSER_ENABLED 0
+#endif
+// <e> NFC_NDEF_MSG_PARSER_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_NDEF_MSG_PARSER_LOG_ENABLED
+#define NFC_NDEF_MSG_PARSER_LOG_ENABLED 0
+#endif
+// <o> NFC_NDEF_MSG_PARSER_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_NDEF_MSG_PARSER_LOG_LEVEL
+#define NFC_NDEF_MSG_PARSER_LOG_LEVEL 3
+#endif
+
+// <o> NFC_NDEF_MSG_PARSER_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_NDEF_MSG_PARSER_INFO_COLOR
+#define NFC_NDEF_MSG_PARSER_INFO_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <q> NFC_NDEF_RECORD_ENABLED  - nfc_ndef_record - NFC NDEF Record generator module
+ 
+
+#ifndef NFC_NDEF_RECORD_ENABLED
+#define NFC_NDEF_RECORD_ENABLED 0
+#endif
+
+// <e> NFC_NDEF_RECORD_PARSER_ENABLED - nfc_ndef_record_parser - NFC NDEF Record parser module
+//==========================================================
+#ifndef NFC_NDEF_RECORD_PARSER_ENABLED
+#define NFC_NDEF_RECORD_PARSER_ENABLED 0
+#endif
+// <e> NFC_NDEF_RECORD_PARSER_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_NDEF_RECORD_PARSER_LOG_ENABLED
+#define NFC_NDEF_RECORD_PARSER_LOG_ENABLED 0
+#endif
+// <o> NFC_NDEF_RECORD_PARSER_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_NDEF_RECORD_PARSER_LOG_LEVEL
+#define NFC_NDEF_RECORD_PARSER_LOG_LEVEL 3
+#endif
+
+// <o> NFC_NDEF_RECORD_PARSER_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_NDEF_RECORD_PARSER_INFO_COLOR
+#define NFC_NDEF_RECORD_PARSER_INFO_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <q> NFC_NDEF_TEXT_RECORD_ENABLED  - nfc_text_rec - Encoding data for a text record for NFC Tag
+ 
+
+#ifndef NFC_NDEF_TEXT_RECORD_ENABLED
+#define NFC_NDEF_TEXT_RECORD_ENABLED 0
+#endif
+
+// <q> NFC_NDEF_URI_MSG_ENABLED  - nfc_uri_msg - Encoding data for NDEF message with URI record for NFC Tag
+ 
+
+#ifndef NFC_NDEF_URI_MSG_ENABLED
+#define NFC_NDEF_URI_MSG_ENABLED 0
+#endif
+
+// <q> NFC_NDEF_URI_REC_ENABLED  - nfc_uri_rec - Encoding data for a URI record for NFC Tag
+ 
+
+#ifndef NFC_NDEF_URI_REC_ENABLED
+#define NFC_NDEF_URI_REC_ENABLED 0
+#endif
+
+// <e> NFC_PLATFORM_ENABLED - nfc_platform - NFC platform module for Clock control.
+//==========================================================
+#ifndef NFC_PLATFORM_ENABLED
+#define NFC_PLATFORM_ENABLED 0
+#endif
+// <e> NFC_PLATFORM_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_PLATFORM_LOG_ENABLED
+#define NFC_PLATFORM_LOG_ENABLED 0
+#endif
+// <o> NFC_PLATFORM_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_PLATFORM_LOG_LEVEL
+#define NFC_PLATFORM_LOG_LEVEL 3
+#endif
+
+// <o> NFC_PLATFORM_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_PLATFORM_INFO_COLOR
+#define NFC_PLATFORM_INFO_COLOR 0
+#endif
+
+// <o> NFC_PLATFORM_DEBUG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_PLATFORM_DEBUG_COLOR
+#define NFC_PLATFORM_DEBUG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NFC_T2T_PARSER_ENABLED - nfc_type_2_tag_parser - Parser for decoding Type 2 Tag data
+//==========================================================
+#ifndef NFC_T2T_PARSER_ENABLED
+#define NFC_T2T_PARSER_ENABLED 0
+#endif
+// <e> NFC_T2T_PARSER_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_T2T_PARSER_LOG_ENABLED
+#define NFC_T2T_PARSER_LOG_ENABLED 0
+#endif
+// <o> NFC_T2T_PARSER_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_T2T_PARSER_LOG_LEVEL
+#define NFC_T2T_PARSER_LOG_LEVEL 3
+#endif
+
+// <o> NFC_T2T_PARSER_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_T2T_PARSER_INFO_COLOR
+#define NFC_T2T_PARSER_INFO_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NFC_T4T_APDU_ENABLED - nfc_t4t_apdu - APDU encoder/decoder for Type 4 Tag
+//==========================================================
+#ifndef NFC_T4T_APDU_ENABLED
+#define NFC_T4T_APDU_ENABLED 0
+#endif
+// <e> NFC_T4T_APDU_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_T4T_APDU_LOG_ENABLED
+#define NFC_T4T_APDU_LOG_ENABLED 0
+#endif
+// <o> NFC_T4T_APDU_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_T4T_APDU_LOG_LEVEL
+#define NFC_T4T_APDU_LOG_LEVEL 3
+#endif
+
+// <o> NFC_T4T_APDU_LOG_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_T4T_APDU_LOG_COLOR
+#define NFC_T4T_APDU_LOG_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NFC_T4T_CC_FILE_PARSER_ENABLED - nfc_t4t_cc_file - Capability Container file for Type 4 Tag
+//==========================================================
+#ifndef NFC_T4T_CC_FILE_PARSER_ENABLED
+#define NFC_T4T_CC_FILE_PARSER_ENABLED 0
+#endif
+// <e> NFC_T4T_CC_FILE_PARSER_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_T4T_CC_FILE_PARSER_LOG_ENABLED
+#define NFC_T4T_CC_FILE_PARSER_LOG_ENABLED 0
+#endif
+// <o> NFC_T4T_CC_FILE_PARSER_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_T4T_CC_FILE_PARSER_LOG_LEVEL
+#define NFC_T4T_CC_FILE_PARSER_LOG_LEVEL 3
+#endif
+
+// <o> NFC_T4T_CC_FILE_PARSER_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_T4T_CC_FILE_PARSER_INFO_COLOR
+#define NFC_T4T_CC_FILE_PARSER_INFO_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// <e> NFC_T4T_HL_DETECTION_PROCEDURES_ENABLED - nfc_t4t_hl_detection_procedures - NDEF Detection Procedure for Type 4 Tag
+//==========================================================
+#ifndef NFC_T4T_HL_DETECTION_PROCEDURES_ENABLED
+#define NFC_T4T_HL_DETECTION_PROCEDURES_ENABLED 0
+#endif
+// <e> NFC_T4T_HL_DETECTION_PROCEDURES_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_T4T_HL_DETECTION_PROCEDURES_LOG_ENABLED
+#define NFC_T4T_HL_DETECTION_PROCEDURES_LOG_ENABLED 0
+#endif
+// <o> NFC_T4T_HL_DETECTION_PROCEDURES_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_T4T_HL_DETECTION_PROCEDURES_LOG_LEVEL
+#define NFC_T4T_HL_DETECTION_PROCEDURES_LOG_LEVEL 3
+#endif
+
+// <o> NFC_T4T_HL_DETECTION_PROCEDURES_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_T4T_HL_DETECTION_PROCEDURES_INFO_COLOR
+#define NFC_T4T_HL_DETECTION_PROCEDURES_INFO_COLOR 0
+#endif
+
+// </e>
+
+// <o> APDU_BUFF_SIZE - Size (in bytes) of the buffer for APDU storage 
+#ifndef APDU_BUFF_SIZE
+#define APDU_BUFF_SIZE 250
+#endif
+
+// <o> CC_STORAGE_BUFF_SIZE - Size (in bytes) of the buffer for CC file storage 
+#ifndef CC_STORAGE_BUFF_SIZE
+#define CC_STORAGE_BUFF_SIZE 64
+#endif
+
+// </e>
+
+// <e> NFC_T4T_TLV_BLOCK_PARSER_ENABLED - nfc_t4t_tlv_block - TLV block for Type 4 Tag
+//==========================================================
+#ifndef NFC_T4T_TLV_BLOCK_PARSER_ENABLED
+#define NFC_T4T_TLV_BLOCK_PARSER_ENABLED 0
+#endif
+// <e> NFC_T4T_TLV_BLOCK_PARSER_LOG_ENABLED - Enables logging in the module.
+//==========================================================
+#ifndef NFC_T4T_TLV_BLOCK_PARSER_LOG_ENABLED
+#define NFC_T4T_TLV_BLOCK_PARSER_LOG_ENABLED 0
+#endif
+// <o> NFC_T4T_TLV_BLOCK_PARSER_LOG_LEVEL  - Default Severity level
+ 
+// <0=> Off 
+// <1=> Error 
+// <2=> Warning 
+// <3=> Info 
+// <4=> Debug 
+
+#ifndef NFC_T4T_TLV_BLOCK_PARSER_LOG_LEVEL
+#define NFC_T4T_TLV_BLOCK_PARSER_LOG_LEVEL 3
+#endif
+
+// <o> NFC_T4T_TLV_BLOCK_PARSER_INFO_COLOR  - ANSI escape code prefix.
+ 
+// <0=> Default 
+// <1=> Black 
+// <2=> Red 
+// <3=> Green 
+// <4=> Yellow 
+// <5=> Blue 
+// <6=> Magenta 
+// <7=> Cyan 
+// <8=> White 
+
+#ifndef NFC_T4T_TLV_BLOCK_PARSER_INFO_COLOR
+#define NFC_T4T_TLV_BLOCK_PARSER_INFO_COLOR 0
+#endif
+
+// </e>
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <h> nRF_SoftDevice 
+
+//==========================================================
+// <e> NRF_SDH_BLE_ENABLED - nrf_sdh_ble - SoftDevice BLE event handler
+//==========================================================
+#ifndef NRF_SDH_BLE_ENABLED
+#define NRF_SDH_BLE_ENABLED 0
+#endif
+// <h> BLE Stack configuration - Stack configuration parameters
+
+// <i> The SoftDevice handler will configure the stack with these parameters when calling @ref nrf_sdh_ble_default_cfg_set.
+// <i> Other libraries might depend on these values; keep them up-to-date even if you are not explicitely calling @ref nrf_sdh_ble_default_cfg_set.
+//==========================================================
+// <o> NRF_SDH_BLE_GAP_DATA_LENGTH   <27-251> 
+
+
+// <i> Requested BLE GAP data length to be negotiated.
+
+#ifndef NRF_SDH_BLE_GAP_DATA_LENGTH
+#define NRF_SDH_BLE_GAP_DATA_LENGTH 27
+#endif
+
+// <o> NRF_SDH_BLE_PERIPHERAL_LINK_COUNT - Maximum number of peripheral links. 
+#ifndef NRF_SDH_BLE_PERIPHERAL_LINK_COUNT
+#define NRF_SDH_BLE_PERIPHERAL_LINK_COUNT 0
+#endif
+
+// <o> NRF_SDH_BLE_CENTRAL_LINK_COUNT - Maximum number of central links. 
+#ifndef NRF_SDH_BLE_CENTRAL_LINK_COUNT
+#define NRF_SDH_BLE_CENTRAL_LINK_COUNT 0
+#endif
+
+// <o> NRF_SDH_BLE_TOTAL_LINK_COUNT - Total link count. 
+// <i> Maximum number of total concurrent connections using the default configuration.
+
+#ifndef NRF_SDH_BLE_TOTAL_LINK_COUNT
+#define NRF_SDH_BLE_TOTAL_LINK_COUNT 1
+#endif
+
+// <o> NRF_SDH_BLE_GAP_EVENT_LENGTH - GAP event length. 
+// <i> The time set aside for this connection on every connection interval in 1.25 ms units.
+
+#ifndef NRF_SDH_BLE_GAP_EVENT_LENGTH
+#define NRF_SDH_BLE_GAP_EVENT_LENGTH 6
+#endif
+
+// <o> NRF_SDH_BLE_GATT_MAX_MTU_SIZE - Static maximum MTU size. 
+#ifndef NRF_SDH_BLE_GATT_MAX_MTU_SIZE
+#define NRF_SDH_BLE_GATT_MAX_MTU_SIZE 23
+#endif
+
+// <o> NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE - Attribute Table size in bytes. The size must be a multiple of 4. 
+#ifndef NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE
+#define NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE 1408
+#endif
+
+// <o> NRF_SDH_BLE_VS_UUID_COUNT - The number of vendor-specific UUIDs. 
+#ifndef NRF_SDH_BLE_VS_UUID_COUNT
+#define NRF_SDH_BLE_VS_UUID_COUNT 0
+#endif
+
+// <q> NRF_SDH_BLE_SERVICE_CHANGED  - Include the Service Changed characteristic in the Attribute Table.
+ 
+
+#ifndef NRF_SDH_BLE_SERVICE_CHANGED
+#define NRF_SDH_BLE_SERVICE_CHANGED 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> BLE Observers - Observers and priority levels
+
+//==========================================================
+// <o> NRF_SDH_BLE_OBSERVER_PRIO_LEVELS - Total number of priority levels for BLE observers. 
+// <i> This setting configures the number of priority levels available for BLE event handlers.
+// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.
+
+#ifndef NRF_SDH_BLE_OBSERVER_PRIO_LEVELS
+#define NRF_SDH_BLE_OBSERVER_PRIO_LEVELS 4
+#endif
+
+// <h> BLE Observers priorities - Invididual priorities
+
+//==========================================================
+// <o> BLE_ADV_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Advertising module.
+
+#ifndef BLE_ADV_BLE_OBSERVER_PRIO
+#define BLE_ADV_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> BLE_ANCS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Apple Notification Service Client.
+
+#ifndef BLE_ANCS_C_BLE_OBSERVER_PRIO
+#define BLE_ANCS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_ANS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Alert Notification Service Client.
+
+#ifndef BLE_ANS_C_BLE_OBSERVER_PRIO
+#define BLE_ANS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_BAS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Battery Service.
+
+#ifndef BLE_BAS_BLE_OBSERVER_PRIO
+#define BLE_BAS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_BAS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Battery Service Client.
+
+#ifndef BLE_BAS_C_BLE_OBSERVER_PRIO
+#define BLE_BAS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_BPS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Blood Pressure Service.
+
+#ifndef BLE_BPS_BLE_OBSERVER_PRIO
+#define BLE_BPS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_CONN_PARAMS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Connection parameters module.
+
+#ifndef BLE_CONN_PARAMS_BLE_OBSERVER_PRIO
+#define BLE_CONN_PARAMS_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> BLE_CONN_STATE_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Connection State module.
+
+#ifndef BLE_CONN_STATE_BLE_OBSERVER_PRIO
+#define BLE_CONN_STATE_BLE_OBSERVER_PRIO 0
+#endif
+
+// <o> BLE_CSCS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Cycling Speed and Cadence Service.
+
+#ifndef BLE_CSCS_BLE_OBSERVER_PRIO
+#define BLE_CSCS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_CTS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Current Time Service Client.
+
+#ifndef BLE_CTS_C_BLE_OBSERVER_PRIO
+#define BLE_CTS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_DB_DISC_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Database Discovery module.
+
+#ifndef BLE_DB_DISC_BLE_OBSERVER_PRIO
+#define BLE_DB_DISC_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> BLE_DFU_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the DFU Service.
+
+#ifndef BLE_DFU_BLE_OBSERVER_PRIO
+#define BLE_DFU_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_DIS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Device Information Client.
+
+#ifndef BLE_DIS_C_BLE_OBSERVER_PRIO
+#define BLE_DIS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_GLS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Glucose Service.
+
+#ifndef BLE_GLS_BLE_OBSERVER_PRIO
+#define BLE_GLS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_HIDS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Human Interface Device Service.
+
+#ifndef BLE_HIDS_BLE_OBSERVER_PRIO
+#define BLE_HIDS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_HRS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Heart Rate Service.
+
+#ifndef BLE_HRS_BLE_OBSERVER_PRIO
+#define BLE_HRS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_HRS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Heart Rate Service Client.
+
+#ifndef BLE_HRS_C_BLE_OBSERVER_PRIO
+#define BLE_HRS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_HTS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Health Thermometer Service.
+
+#ifndef BLE_HTS_BLE_OBSERVER_PRIO
+#define BLE_HTS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_IAS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Immediate Alert Service.
+
+#ifndef BLE_IAS_BLE_OBSERVER_PRIO
+#define BLE_IAS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_IAS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Immediate Alert Service Client.
+
+#ifndef BLE_IAS_C_BLE_OBSERVER_PRIO
+#define BLE_IAS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_LBS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the LED Button Service.
+
+#ifndef BLE_LBS_BLE_OBSERVER_PRIO
+#define BLE_LBS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_LBS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the LED Button Service Client.
+
+#ifndef BLE_LBS_C_BLE_OBSERVER_PRIO
+#define BLE_LBS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_LLS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Link Loss Service.
+
+#ifndef BLE_LLS_BLE_OBSERVER_PRIO
+#define BLE_LLS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_LNS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Location Navigation Service.
+
+#ifndef BLE_LNS_BLE_OBSERVER_PRIO
+#define BLE_LNS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_NUS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the UART Service.
+
+#ifndef BLE_NUS_BLE_OBSERVER_PRIO
+#define BLE_NUS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_NUS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the UART Central Service.
+
+#ifndef BLE_NUS_C_BLE_OBSERVER_PRIO
+#define BLE_NUS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_OTS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Object transfer service.
+
+#ifndef BLE_OTS_BLE_OBSERVER_PRIO
+#define BLE_OTS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_OTS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Object transfer service client.
+
+#ifndef BLE_OTS_C_BLE_OBSERVER_PRIO
+#define BLE_OTS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_RSCS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Running Speed and Cadence Service.
+
+#ifndef BLE_RSCS_BLE_OBSERVER_PRIO
+#define BLE_RSCS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_RSCS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Running Speed and Cadence Client.
+
+#ifndef BLE_RSCS_C_BLE_OBSERVER_PRIO
+#define BLE_RSCS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BLE_TPS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the TX Power Service.
+
+#ifndef BLE_TPS_BLE_OBSERVER_PRIO
+#define BLE_TPS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> BSP_BTN_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Button Control module.
+
+#ifndef BSP_BTN_BLE_OBSERVER_PRIO
+#define BSP_BTN_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the NFC pairing library.
+
+#ifndef NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO
+#define NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the NFC pairing library.
+
+#ifndef NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO
+#define NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the NFC pairing library.
+
+#ifndef NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO
+#define NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NRF_BLE_BMS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Bond Management Service.
+
+#ifndef NRF_BLE_BMS_BLE_OBSERVER_PRIO
+#define NRF_BLE_BMS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> NRF_BLE_CGMS_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Contiuon Glucose Monitoring Service.
+
+#ifndef NRF_BLE_CGMS_BLE_OBSERVER_PRIO
+#define NRF_BLE_CGMS_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> NRF_BLE_ES_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Eddystone module.
+
+#ifndef NRF_BLE_ES_BLE_OBSERVER_PRIO
+#define NRF_BLE_ES_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> NRF_BLE_GATTS_C_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the GATT Service Client.
+
+#ifndef NRF_BLE_GATTS_C_BLE_OBSERVER_PRIO
+#define NRF_BLE_GATTS_C_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> NRF_BLE_GATT_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the GATT module.
+
+#ifndef NRF_BLE_GATT_BLE_OBSERVER_PRIO
+#define NRF_BLE_GATT_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NRF_BLE_GQ_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the GATT Queue module.
+
+#ifndef NRF_BLE_GQ_BLE_OBSERVER_PRIO
+#define NRF_BLE_GQ_BLE_OBSERVER_PRIO 1
+#endif
+
+// <o> NRF_BLE_QWR_BLE_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the Queued writes module.
+
+#ifndef NRF_BLE_QWR_BLE_OBSERVER_PRIO
+#define NRF_BLE_QWR_BLE_OBSERVER_PRIO 2
+#endif
+
+// <o> NRF_BLE_SCAN_OBSERVER_PRIO  
+// <i> Priority for dispatching the BLE events to the Scanning Module.
+
+#ifndef NRF_BLE_SCAN_OBSERVER_PRIO
+#define NRF_BLE_SCAN_OBSERVER_PRIO 1
+#endif
+
+// <o> PM_BLE_OBSERVER_PRIO - Priority with which BLE events are dispatched to the Peer Manager module. 
+#ifndef PM_BLE_OBSERVER_PRIO
+#define PM_BLE_OBSERVER_PRIO 1
+#endif
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+
+// </e>
+
+// <e> NRF_SDH_ENABLED - nrf_sdh - SoftDevice handler
+//==========================================================
+#ifndef NRF_SDH_ENABLED
+#define NRF_SDH_ENABLED 0
+#endif
+// <h> Dispatch model 
+
+// <i> This setting configures how Stack events are dispatched to the application.
+//==========================================================
+// <o> NRF_SDH_DISPATCH_MODEL
+ 
+
+// <i> NRF_SDH_DISPATCH_MODEL_INTERRUPT: SoftDevice events are passed to the application from the interrupt context.
+// <i> NRF_SDH_DISPATCH_MODEL_APPSH: SoftDevice events are scheduled using @ref app_scheduler.
+// <i> NRF_SDH_DISPATCH_MODEL_POLLING: SoftDevice events are to be fetched manually.
+// <0=> NRF_SDH_DISPATCH_MODEL_INTERRUPT 
+// <1=> NRF_SDH_DISPATCH_MODEL_APPSH 
+// <2=> NRF_SDH_DISPATCH_MODEL_POLLING 
+
+#ifndef NRF_SDH_DISPATCH_MODEL
+#define NRF_SDH_DISPATCH_MODEL 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> Clock - SoftDevice clock configuration
+
+//==========================================================
+// <o> NRF_SDH_CLOCK_LF_SRC  - SoftDevice clock source.
+ 
+// <0=> NRF_CLOCK_LF_SRC_RC 
+// <1=> NRF_CLOCK_LF_SRC_XTAL 
+// <2=> NRF_CLOCK_LF_SRC_SYNTH 
+
+#ifndef NRF_SDH_CLOCK_LF_SRC
+#define NRF_SDH_CLOCK_LF_SRC 1
+#endif
+
+// <o> NRF_SDH_CLOCK_LF_RC_CTIV - SoftDevice calibration timer interval. 
+#ifndef NRF_SDH_CLOCK_LF_RC_CTIV
+#define NRF_SDH_CLOCK_LF_RC_CTIV 0
+#endif
+
+// <o> NRF_SDH_CLOCK_LF_RC_TEMP_CTIV - SoftDevice calibration timer interval under constant temperature. 
+// <i> How often (in number of calibration intervals) the RC oscillator shall be calibrated
+// <i>  if the temperature has not changed.
+
+#ifndef NRF_SDH_CLOCK_LF_RC_TEMP_CTIV
+#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV 0
+#endif
+
+// <o> NRF_SDH_CLOCK_LF_ACCURACY  - External clock accuracy used in the LL to compute timing.
+ 
+// <0=> NRF_CLOCK_LF_ACCURACY_250_PPM 
+// <1=> NRF_CLOCK_LF_ACCURACY_500_PPM 
+// <2=> NRF_CLOCK_LF_ACCURACY_150_PPM 
+// <3=> NRF_CLOCK_LF_ACCURACY_100_PPM 
+// <4=> NRF_CLOCK_LF_ACCURACY_75_PPM 
+// <5=> NRF_CLOCK_LF_ACCURACY_50_PPM 
+// <6=> NRF_CLOCK_LF_ACCURACY_30_PPM 
+// <7=> NRF_CLOCK_LF_ACCURACY_20_PPM 
+// <8=> NRF_CLOCK_LF_ACCURACY_10_PPM 
+// <9=> NRF_CLOCK_LF_ACCURACY_5_PPM 
+// <10=> NRF_CLOCK_LF_ACCURACY_2_PPM 
+// <11=> NRF_CLOCK_LF_ACCURACY_1_PPM 
+
+#ifndef NRF_SDH_CLOCK_LF_ACCURACY
+#define NRF_SDH_CLOCK_LF_ACCURACY 7
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> SDH Observers - Observers and priority levels
+
+//==========================================================
+// <o> NRF_SDH_REQ_OBSERVER_PRIO_LEVELS - Total number of priority levels for request observers. 
+// <i> This setting configures the number of priority levels available for the SoftDevice request event handlers.
+// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.
+
+#ifndef NRF_SDH_REQ_OBSERVER_PRIO_LEVELS
+#define NRF_SDH_REQ_OBSERVER_PRIO_LEVELS 2
+#endif
+
+// <o> NRF_SDH_STATE_OBSERVER_PRIO_LEVELS - Total number of priority levels for state observers. 
+// <i> This setting configures the number of priority levels available for the SoftDevice state event handlers.
+// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.
+
+#ifndef NRF_SDH_STATE_OBSERVER_PRIO_LEVELS
+#define NRF_SDH_STATE_OBSERVER_PRIO_LEVELS 2
+#endif
+
+// <o> NRF_SDH_STACK_OBSERVER_PRIO_LEVELS - Total number of priority levels for stack event observers. 
+// <i> This setting configures the number of priority levels available for the SoftDevice stack event handlers (ANT, BLE, SoC).
+// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.
+
+#ifndef NRF_SDH_STACK_OBSERVER_PRIO_LEVELS
+#define NRF_SDH_STACK_OBSERVER_PRIO_LEVELS 2
+#endif
+
+
+// <h> State Observers priorities - Invididual priorities
+
+//==========================================================
+// <o> CLOCK_CONFIG_STATE_OBSERVER_PRIO  
+// <i> Priority with which state events are dispatched to the Clock driver.
+
+#ifndef CLOCK_CONFIG_STATE_OBSERVER_PRIO
+#define CLOCK_CONFIG_STATE_OBSERVER_PRIO 0
+#endif
+
+// <o> POWER_CONFIG_STATE_OBSERVER_PRIO  
+// <i> Priority with which state events are dispatched to the Power driver.
+
+#ifndef POWER_CONFIG_STATE_OBSERVER_PRIO
+#define POWER_CONFIG_STATE_OBSERVER_PRIO 0
+#endif
+
+// <o> RNG_CONFIG_STATE_OBSERVER_PRIO  
+// <i> Priority with which state events are dispatched to this module.
+
+#ifndef RNG_CONFIG_STATE_OBSERVER_PRIO
+#define RNG_CONFIG_STATE_OBSERVER_PRIO 0
+#endif
+
+// </h> 
+//==========================================================
+
+// <h> Stack Event Observers priorities - Invididual priorities
+
+//==========================================================
+// <o> NRF_SDH_ANT_STACK_OBSERVER_PRIO  
+// <i> This setting configures the priority with which ANT events are processed with respect to other events coming from the stack.
+// <i> Modify this setting if you need to have ANT events dispatched before or after other stack events, such as BLE or SoC.
+// <i> Zero is the highest priority.
+
+#ifndef NRF_SDH_ANT_STACK_OBSERVER_PRIO
+#define NRF_SDH_ANT_STACK_OBSERVER_PRIO 0
+#endif
+
+// <o> NRF_SDH_BLE_STACK_OBSERVER_PRIO  
+// <i> This setting configures the priority with which BLE events are processed with respect to other events coming from the stack.
+// <i> Modify this setting if you need to have BLE events dispatched before or after other stack events, such as ANT or SoC.
+// <i> Zero is the highest priority.
+
+#ifndef NRF_SDH_BLE_STACK_OBSERVER_PRIO
+#define NRF_SDH_BLE_STACK_OBSERVER_PRIO 0
+#endif
+
+// <o> NRF_SDH_SOC_STACK_OBSERVER_PRIO  
+// <i> This setting configures the priority with which SoC events are processed with respect to other events coming from the stack.
+// <i> Modify this setting if you need to have SoC events dispatched before or after other stack events, such as ANT or BLE.
+// <i> Zero is the highest priority.
+
+#ifndef NRF_SDH_SOC_STACK_OBSERVER_PRIO
+#define NRF_SDH_SOC_STACK_OBSERVER_PRIO 0
+#endif
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+
+// </e>
+
+// <e> NRF_SDH_SOC_ENABLED - nrf_sdh_soc - SoftDevice SoC event handler
+//==========================================================
+#ifndef NRF_SDH_SOC_ENABLED
+#define NRF_SDH_SOC_ENABLED 0
+#endif
+// <h> SoC Observers - Observers and priority levels
+
+//==========================================================
+// <o> NRF_SDH_SOC_OBSERVER_PRIO_LEVELS - Total number of priority levels for SoC observers. 
+// <i> This setting configures the number of priority levels available for the SoC event handlers.
+// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.
+
+#ifndef NRF_SDH_SOC_OBSERVER_PRIO_LEVELS
+#define NRF_SDH_SOC_OBSERVER_PRIO_LEVELS 2
+#endif
+
+// <h> SoC Observers priorities - Invididual priorities
+
+//==========================================================
+// <o> BLE_DFU_SOC_OBSERVER_PRIO  
+// <i> Priority with which BLE events are dispatched to the DFU Service.
+
+#ifndef BLE_DFU_SOC_OBSERVER_PRIO
+#define BLE_DFU_SOC_OBSERVER_PRIO 1
+#endif
+
+// <o> CLOCK_CONFIG_SOC_OBSERVER_PRIO  
+// <i> Priority with which SoC events are dispatched to the Clock driver.
+
+#ifndef CLOCK_CONFIG_SOC_OBSERVER_PRIO
+#define CLOCK_CONFIG_SOC_OBSERVER_PRIO 0
+#endif
+
+// <o> POWER_CONFIG_SOC_OBSERVER_PRIO  
+// <i> Priority with which SoC events are dispatched to the Power driver.
+
+#ifndef POWER_CONFIG_SOC_OBSERVER_PRIO
+#define POWER_CONFIG_SOC_OBSERVER_PRIO 0
+#endif
+
+// </h> 
+//==========================================================
+
+// </h> 
+//==========================================================
+
+
+// </e>
+
+// </h> 
+//==========================================================
+
+// <<< end of configuration section >>>
+#endif //SDK_CONFIG_H
+
diff --git a/bsp/nrf5x/nrf52840/project.uvoptx b/bsp/nrf5x/nrf52840/project.uvoptx
index 968aaa21de..7d8a5a4f97 100644
--- a/bsp/nrf5x/nrf52840/project.uvoptx
+++ b/bsp/nrf5x/nrf52840/project.uvoptx
@@ -73,7 +73,7 @@
         <LExpSel>0</LExpSel>
       </OPTXL>
       <OPTFL>
-        <tvExp>0</tvExp>
+        <tvExp>1</tvExp>
         <tvExpOptDlg>0</tvExpOptDlg>
         <IsCurrentTarget>1</IsCurrentTarget>
       </OPTFL>
@@ -171,6 +171,13 @@
       <pszMrulep></pszMrulep>
       <pSingCmdsp></pSingCmdsp>
       <pMultCmdsp></pMultCmdsp>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableFlashSeq>1</EnableFlashSeq>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
     </TargetOption>
   </Target>
 
@@ -352,7 +359,7 @@
 
   <Group>
     <GroupName>Applications</GroupName>
-    <tvExp>0</tvExp>
+    <tvExp>1</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
@@ -368,41 +375,17 @@
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
-    <File>
-      <GroupNumber>2</GroupNumber>
-      <FileNumber>16</FileNumber>
-      <FileType>1</FileType>
-      <tvExp>0</tvExp>
-      <tvExpOptDlg>0</tvExpOptDlg>
-      <bDave2>0</bDave2>
-      <PathWithFileName>applications\ble_nus_app.c</PathWithFileName>
-      <FilenameWithoutPath>ble_nus_app.c</FilenameWithoutPath>
-      <RteFlg>0</RteFlg>
-      <bShared>0</bShared>
-    </File>
-    <File>
-      <GroupNumber>2</GroupNumber>
-      <FileNumber>17</FileNumber>
-      <FileType>1</FileType>
-      <tvExp>0</tvExp>
-      <tvExpOptDlg>0</tvExpOptDlg>
-      <bDave2>0</bDave2>
-      <PathWithFileName>applications\startup.c</PathWithFileName>
-      <FilenameWithoutPath>startup.c</FilenameWithoutPath>
-      <RteFlg>0</RteFlg>
-      <bShared>0</bShared>
-    </File>
   </Group>
 
   <Group>
     <GroupName>Drivers</GroupName>
-    <tvExp>0</tvExp>
+    <tvExp>1</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>18</FileNumber>
+      <FileNumber>16</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -414,7 +397,7 @@
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>19</FileNumber>
+      <FileNumber>17</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -427,11 +410,35 @@
   </Group>
 
   <Group>
-    <GroupName>BLE_STACK</GroupName>
-    <tvExp>0</tvExp>
+    <GroupName>nrfx</GroupName>
+    <tvExp>1</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_adc.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_adc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_clock.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
     <File>
       <GroupNumber>4</GroupNumber>
       <FileNumber>20</FileNumber>
@@ -439,8 +446,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_advdata.c</PathWithFileName>
-      <FilenameWithoutPath>ble_advdata.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_comp.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_comp.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -451,8 +458,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_params.c</PathWithFileName>
-      <FilenameWithoutPath>ble_conn_params.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_dppi.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_dppi.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -463,8 +470,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_state.c</PathWithFileName>
-      <FilenameWithoutPath>ble_conn_state.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_egu.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_egu.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -475,8 +482,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\common\ble_srv_common.c</PathWithFileName>
-      <FilenameWithoutPath>ble_srv_common.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_gpiote.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_gpiote.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -487,8 +494,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_ble_gatt.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_i2s.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_i2s.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -499,8 +506,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</PathWithFileName>
-      <FilenameWithoutPath>ble_nus.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_ipc.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_ipc.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -511,8 +518,8 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\ble\ble_advertising\ble_advertising.c</PathWithFileName>
-      <FilenameWithoutPath>ble_advertising.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_lpcomp.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_lpcomp.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
@@ -523,231 +530,331 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</PathWithFileName>
-      <FilenameWithoutPath>softdevice_handler.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_nfct.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_nfct.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
-  </Group>
-
-  <Group>
-    <GroupName>NRF_DRIVERS</GroupName>
-    <tvExp>0</tvExp>
-    <tvExpOptDlg>0</tvExpOptDlg>
-    <cbSel>0</cbSel>
-    <RteFlg>0</RteFlg>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>28</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_saadc.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_nvmc.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_nvmc.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>29</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_drv_common.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_pdm.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_pdm.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>30</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_drv_clock.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_power.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_power.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>31</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_drv_gpiote.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_ppi.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_ppi.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>32</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_drv_pwm.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_pwm.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_pwm.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>33</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_drv_saadc.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_qdec.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_qdec.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>34</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_log_backend_serial.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_qspi.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_qspi.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>35</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_log_frontend.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_rng.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_rng.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>36</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\timer\app_timer_rtthread.c</PathWithFileName>
-      <FilenameWithoutPath>app_timer_rtthread.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_rtc.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_rtc.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>37</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_error.c</PathWithFileName>
-      <FilenameWithoutPath>app_error.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_saadc.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_saadc.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>38</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_error_weak.c</PathWithFileName>
-      <FilenameWithoutPath>app_error_weak.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_spi.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_spi.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>39</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\app_util_platform.c</PathWithFileName>
-      <FilenameWithoutPath>app_util_platform.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_spim.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_spim.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>40</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\nrf_assert.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_assert.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_spis.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_spis.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>41</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\util\sdk_mapped_flags.c</PathWithFileName>
-      <FilenameWithoutPath>sdk_mapped_flags.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_systick.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_systick.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>42</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\fstorage\fstorage.c</PathWithFileName>
-      <FilenameWithoutPath>fstorage.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_temp.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_temp.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>43</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\libraries\strerror\nrf_strerror.c</PathWithFileName>
-      <FilenameWithoutPath>nrf_strerror.c</FilenameWithoutPath>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_timer.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_timer.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
+      <GroupNumber>4</GroupNumber>
       <FileNumber>44</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\toolchain\system_nrf52840.c</PathWithFileName>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_twi.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_twi.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_twi_twim.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_twi_twim.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_twim.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_twim.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_twis.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_twis.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_uart.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_uarte.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_uarte.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_usbd.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_usbd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_usbreg.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_usbreg.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\drivers\src\nrfx_wdt.c</PathWithFileName>
+      <FilenameWithoutPath>nrfx_wdt.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>packages\nrfx-v2.1.0\mdk\system_nrf52840.c</PathWithFileName>
       <FilenameWithoutPath>system_nrf52840.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>5</GroupNumber>
-      <FileNumber>45</FileNumber>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>54</FileNumber>
       <FileType>2</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>packages\nrf5x_sdk-latest\components\toolchain\arm\arm_startup_nrf52840.s</PathWithFileName>
+      <PathWithFileName>packages\nrfx-v2.1.0\mdk\arm_startup_nrf52840.s</PathWithFileName>
       <FilenameWithoutPath>arm_startup_nrf52840.s</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
@@ -761,8 +868,8 @@
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
-      <GroupNumber>6</GroupNumber>
-      <FileNumber>46</FileNumber>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>55</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -773,8 +880,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>6</GroupNumber>
-      <FileNumber>47</FileNumber>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>56</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -785,8 +892,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>6</GroupNumber>
-      <FileNumber>48</FileNumber>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>57</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -797,8 +904,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>6</GroupNumber>
-      <FileNumber>49</FileNumber>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>58</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -809,8 +916,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>6</GroupNumber>
-      <FileNumber>50</FileNumber>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>59</FileNumber>
       <FileType>2</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -829,8 +936,8 @@
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>51</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>60</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -841,8 +948,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>52</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>61</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -853,8 +960,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>53</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>62</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -865,8 +972,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>54</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>63</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -877,8 +984,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>55</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>64</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -889,8 +996,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>56</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>65</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -901,8 +1008,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>57</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>66</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -913,8 +1020,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>58</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>67</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -925,8 +1032,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>7</GroupNumber>
-      <FileNumber>59</FileNumber>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>68</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -945,8 +1052,8 @@
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
-      <GroupNumber>8</GroupNumber>
-      <FileNumber>60</FileNumber>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>69</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -957,8 +1064,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>8</GroupNumber>
-      <FileNumber>61</FileNumber>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>70</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -969,8 +1076,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>8</GroupNumber>
-      <FileNumber>62</FileNumber>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>71</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -989,8 +1096,8 @@
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
-      <GroupNumber>9</GroupNumber>
-      <FileNumber>63</FileNumber>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>72</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1001,8 +1108,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>9</GroupNumber>
-      <FileNumber>64</FileNumber>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>73</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1013,8 +1120,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>9</GroupNumber>
-      <FileNumber>65</FileNumber>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>74</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1025,8 +1132,8 @@
       <bShared>0</bShared>
     </File>
     <File>
-      <GroupNumber>9</GroupNumber>
-      <FileNumber>66</FileNumber>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>75</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
diff --git a/bsp/nrf5x/nrf52840/project.uvprojx b/bsp/nrf5x/nrf52840/project.uvprojx
index f09f8dfcaf..babb19e132 100644
--- a/bsp/nrf5x/nrf52840/project.uvprojx
+++ b/bsp/nrf5x/nrf52840/project.uvprojx
@@ -10,13 +10,13 @@
       <TargetName>rtthread</TargetName>
       <ToolsetNumber>0x4</ToolsetNumber>
       <ToolsetName>ARM-ADS</ToolsetName>
-      <pCCUsed>5060422::V5.06 update 4 (build 422)::ARMCC</pCCUsed>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
       <uAC6>0</uAC6>
       <TargetOption>
         <TargetCommonOption>
           <Device>nRF52840_xxAA</Device>
           <Vendor>Nordic Semiconductor</Vendor>
-          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.12.0</PackID>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.32.1</PackID>
           <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
           <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
@@ -54,7 +54,7 @@
           <CreateLib>0</CreateLib>
           <CreateHexFile>0</CreateHexFile>
           <DebugInformation>1</DebugInformation>
-          <BrowseInformation>0</BrowseInformation>
+          <BrowseInformation>1</BrowseInformation>
           <ListingPath>.\build\</ListingPath>
           <HexFormatSelection>1</HexFormatSelection>
           <Merge32K>0</Merge32K>
@@ -274,7 +274,7 @@
               </OCR_RVCT3>
               <OCR_RVCT4>
                 <Type>1</Type>
-                <StartAddress>0x22000</StartAddress>
+                <StartAddress>0x0</StartAddress>
                 <Size>0xde000</Size>
               </OCR_RVCT4>
               <OCR_RVCT5>
@@ -336,9 +336,9 @@
             <v6Rtti>0</v6Rtti>
             <VariousControls>
               <MiscControls>--reduce_paths</MiscControls>
-              <Define>NRF52_PAN_55, NRF52_PAN_12, NRF52_PAN_15, NRF52_PAN_58, SWI_DISABLE0, SOFTDEVICE_PRESENT, NRF52_PAN_54, NRF52, BLE_STACK_SUPPORT_REQD, NRF52_PAN_51, NRF52_PAN_36, RTTHREAD, CONFIG_GPIO_AS_PINRESET, NRF52_PAN_64, NRF52_PAN_20, NRF52_PAN_74, NRF52840_XXAA, S132, NRF_SD_BLE_API_VERSION=4, NRF52_PAN_31, RT_USING_ARM_LIBC</Define>
+              <Define>NRF52840_XXAA, USE_APP_CONFIG, RT_USING_ARM_LIBC</Define>
               <Undefine></Undefine>
-              <IncludePath>.;..\..\..\include;applications;.;board;..\libraries\drivers;packages\nrf5x_sdk-latest\components;packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler;packages\nrf5x_sdk-latest\components\softdevice\s132\headers;packages\nrf5x_sdk-latest\components\softdevice\s132\headers\nrf52;packages\nrf5x_sdk-latest\components\ble\common;packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt;packages\nrf5x_sdk-latest\components\ble\ble_advertising;packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus;packages\nrf5x_sdk-latest\components;packages\nrf5x_sdk-latest\components\device;packages\nrf5x_sdk-latest\components\drivers_nrf\delay;packages\nrf5x_sdk-latest\components\drivers_nrf\uart;packages\nrf5x_sdk-latest\components\drivers_nrf\clock;packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote;packages\nrf5x_sdk-latest\components\drivers_nrf\common;packages\nrf5x_sdk-latest\components\drivers_nrf\hal;packages\nrf5x_sdk-latest\components\drivers_nrf\pwm;packages\nrf5x_sdk-latest\components\drivers_nrf\saadc;packages\nrf5x_sdk-latest\components\libraries\util;packages\nrf5x_sdk-latest\components\libraries\timer;packages\nrf5x_sdk-latest\components\libraries\fstorage;packages\nrf5x_sdk-latest\components\libraries\experimental_section_vars;packages\nrf5x_sdk-latest\components\libraries\log;packages\nrf5x_sdk-latest\components\libraries\log\src;packages\nrf5x_sdk-latest\components\libraries\strerror;packages\nrf5x_sdk-latest\components\toolchain\cmsis\include;packages\nrf5x_sdk-latest\components\toolchain;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common</IncludePath>
+              <IncludePath>.;..\..\..\include;applications;.;board;..\libraries\drivers;packages\nrfx-v2.1.0;packages\nrfx-v2.1.0\drivers;packages\nrfx-v2.1.0\drivers\include;packages\nrfx-v2.1.0\mdk;packages\nrfx-v2.1.0\hal;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\libraries\cmsis\include</IncludePath>
             </VariousControls>
           </Cads>
           <Aads>
@@ -354,7 +354,7 @@
             <uClangAs>0</uClangAs>
             <VariousControls>
               <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
-              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Define></Define>
               <Undefine></Undefine>
               <IncludePath></IncludePath>
             </VariousControls>
@@ -462,16 +462,6 @@
               <FileType>1</FileType>
               <FilePath>applications\application.c</FilePath>
             </File>
-            <File>
-              <FileName>ble_nus_app.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>applications\ble_nus_app.c</FilePath>
-            </File>
-            <File>
-              <FileName>startup.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>applications\startup.c</FilePath>
-            </File>
           </Files>
         </Group>
         <Group>
@@ -490,142 +480,192 @@
           </Files>
         </Group>
         <Group>
-          <GroupName>BLE_STACK</GroupName>
+          <GroupName>nrfx</GroupName>
           <Files>
             <File>
-              <FileName>ble_advdata.c</FileName>
+              <FileName>nrfx_adc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_advdata.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_adc.c</FilePath>
             </File>
             <File>
-              <FileName>ble_conn_params.c</FileName>
+              <FileName>nrfx_clock.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_params.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_clock.c</FilePath>
             </File>
             <File>
-              <FileName>ble_conn_state.c</FileName>
+              <FileName>nrfx_comp.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_conn_state.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_comp.c</FilePath>
             </File>
             <File>
-              <FileName>ble_srv_common.c</FileName>
+              <FileName>nrfx_dppi.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\common\ble_srv_common.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_dppi.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_ble_gatt.c</FileName>
+              <FileName>nrfx_egu.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\nrf_ble_gatt\nrf_ble_gatt.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_egu.c</FilePath>
             </File>
             <File>
-              <FileName>ble_nus.c</FileName>
+              <FileName>nrfx_gpiote.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\ble_services\ble_nus\ble_nus.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_gpiote.c</FilePath>
             </File>
             <File>
-              <FileName>ble_advertising.c</FileName>
+              <FileName>nrfx_i2s.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\ble\ble_advertising\ble_advertising.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_i2s.c</FilePath>
             </File>
             <File>
-              <FileName>softdevice_handler.c</FileName>
+              <FileName>nrfx_ipc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\softdevice\common\softdevice_handler\softdevice_handler.c</FilePath>
-            </File>
-          </Files>
-        </Group>
-        <Group>
-          <GroupName>NRF_DRIVERS</GroupName>
-          <Files>
-            <File>
-              <FileName>nrf_saadc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\hal\nrf_saadc.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_ipc.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_drv_common.c</FileName>
+              <FileName>nrfx_lpcomp.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\common\nrf_drv_common.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_lpcomp.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_drv_clock.c</FileName>
+              <FileName>nrfx_nfct.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\clock\nrf_drv_clock.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_nfct.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_drv_gpiote.c</FileName>
+              <FileName>nrfx_nvmc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_nvmc.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_drv_pwm.c</FileName>
+              <FileName>nrfx_pdm.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\pwm\nrf_drv_pwm.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_pdm.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_drv_saadc.c</FileName>
+              <FileName>nrfx_power.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\drivers_nrf\saadc\nrf_drv_saadc.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_power.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_log_backend_serial.c</FileName>
+              <FileName>nrfx_ppi.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_backend_serial.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_ppi.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_log_frontend.c</FileName>
+              <FileName>nrfx_pwm.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\log\src\nrf_log_frontend.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_pwm.c</FilePath>
             </File>
             <File>
-              <FileName>app_timer_rtthread.c</FileName>
+              <FileName>nrfx_qdec.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\timer\app_timer_rtthread.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_qdec.c</FilePath>
             </File>
             <File>
-              <FileName>app_error.c</FileName>
+              <FileName>nrfx_qspi.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_error.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_qspi.c</FilePath>
             </File>
             <File>
-              <FileName>app_error_weak.c</FileName>
+              <FileName>nrfx_rng.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_error_weak.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_rng.c</FilePath>
             </File>
             <File>
-              <FileName>app_util_platform.c</FileName>
+              <FileName>nrfx_rtc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\app_util_platform.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_rtc.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_assert.c</FileName>
+              <FileName>nrfx_saadc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\nrf_assert.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_saadc.c</FilePath>
             </File>
             <File>
-              <FileName>sdk_mapped_flags.c</FileName>
+              <FileName>nrfx_spi.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\util\sdk_mapped_flags.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_spi.c</FilePath>
             </File>
             <File>
-              <FileName>fstorage.c</FileName>
+              <FileName>nrfx_spim.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\fstorage\fstorage.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_spim.c</FilePath>
             </File>
             <File>
-              <FileName>nrf_strerror.c</FileName>
+              <FileName>nrfx_spis.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\libraries\strerror\nrf_strerror.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_spis.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_systick.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_systick.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_temp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_temp.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_timer.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_twi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_twi.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_twi_twim.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_twi_twim.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_twim.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_twim.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_twis.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_twis.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_uart.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_uarte.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_uarte.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_usbd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_usbd.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_usbreg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_usbreg.c</FilePath>
+            </File>
+            <File>
+              <FileName>nrfx_wdt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>packages\nrfx-v2.1.0\drivers\src\nrfx_wdt.c</FilePath>
             </File>
             <File>
               <FileName>system_nrf52840.c</FileName>
               <FileType>1</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\toolchain\system_nrf52840.c</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\mdk\system_nrf52840.c</FilePath>
             </File>
             <File>
               <FileName>arm_startup_nrf52840.s</FileName>
               <FileType>2</FileType>
-              <FilePath>packages\nrf5x_sdk-latest\components\toolchain\arm\arm_startup_nrf52840.s</FilePath>
+              <FilePath>packages\nrfx-v2.1.0\mdk\arm_startup_nrf52840.s</FilePath>
             </File>
           </Files>
         </Group>
diff --git a/bsp/nrf5x/nrf52840/rtconfig.h b/bsp/nrf5x/nrf52840/rtconfig.h
index 0a0c76deef..1741c7dd7b 100644
--- a/bsp/nrf5x/nrf52840/rtconfig.h
+++ b/bsp/nrf5x/nrf52840/rtconfig.h
@@ -46,6 +46,9 @@
 /* RT-Thread Components */
 
 #define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
 
 /* C++ features */
 
@@ -74,7 +77,6 @@
 #define RT_USING_DEVICE_IPC
 #define RT_PIPE_BUFSZ 512
 #define RT_USING_SERIAL
-#define RT_SERIAL_USING_DMA
 #define RT_SERIAL_RB_BUFSZ 64
 #define RT_USING_PIN
 
@@ -138,8 +140,8 @@
 
 /* peripheral libraries and drivers */
 
-#define PKG_USING_NRF5X_SDK
-#define PKG_USING_NRF5X_SDK_LATEST_VERSION
+#define PKG_USING_NRFX
+#define PKG_USING_NRFX_V210
 
 /* miscellaneous packages */
 
@@ -153,11 +155,9 @@
 
 /* Onboard Peripheral Drivers */
 
-#define BSP_USING_JLINK_TO_USART
 
 /* On-chip Peripheral Drivers */
 
-#define BSP_USING_GPIO
 #define BSP_USING_UART
 #define BSP_USING_UART0
 
diff --git a/bsp/nrf5x/nrf52840/template.uvoptx b/bsp/nrf5x/nrf52840/template.uvoptx
index cb8b2f9436..2e5f9fc2ac 100644
--- a/bsp/nrf5x/nrf52840/template.uvoptx
+++ b/bsp/nrf5x/nrf52840/template.uvoptx
@@ -171,6 +171,13 @@
       <pszMrulep></pszMrulep>
       <pSingCmdsp></pSingCmdsp>
       <pMultCmdsp></pMultCmdsp>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableFlashSeq>1</EnableFlashSeq>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
     </TargetOption>
   </Target>
 
diff --git a/bsp/nrf5x/nrf52840/template.uvprojx b/bsp/nrf5x/nrf52840/template.uvprojx
index 5e6a2c37e7..9a8aa49622 100644
--- a/bsp/nrf5x/nrf52840/template.uvprojx
+++ b/bsp/nrf5x/nrf52840/template.uvprojx
@@ -16,7 +16,7 @@
         <TargetCommonOption>
           <Device>nRF52840_xxAA</Device>
           <Vendor>Nordic Semiconductor</Vendor>
-          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.12.0</PackID>
+          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.32.1</PackID>
           <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
           <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
@@ -54,7 +54,7 @@
           <CreateLib>0</CreateLib>
           <CreateHexFile>0</CreateHexFile>
           <DebugInformation>1</DebugInformation>
-          <BrowseInformation>0</BrowseInformation>
+          <BrowseInformation>1</BrowseInformation>
           <ListingPath>.\build\</ListingPath>
           <HexFormatSelection>1</HexFormatSelection>
           <Merge32K>0</Merge32K>
@@ -274,7 +274,7 @@
               </OCR_RVCT3>
               <OCR_RVCT4>
                 <Type>1</Type>
-                <StartAddress>0x22000</StartAddress>
+                <StartAddress>0x0</StartAddress>
                 <Size>0xde000</Size>
               </OCR_RVCT4>
               <OCR_RVCT5>
@@ -354,7 +354,7 @@
             <uClangAs>0</uClangAs>
             <VariousControls>
               <MiscControls>--cpreproc_opts=-DBLE_STACK_SUPPORT_REQD,-DNRF_SD_BLE_API_VERSION=4,-DS132,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0,-DCONFIG_GPIO_AS_PINRESET,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_12,-DNRF52_PAN_15,-DNRF52_PAN_20,-DNRF52_PAN_31,-DNRF52_PAN_36,-DNRF52_PAN_51,-DNRF52_PAN_54,-DNRF52_PAN_55,-DNRF52_PAN_58,-DNRF52_PAN_64,-DNRF52_PAN_74</MiscControls>
-              <Define>BLE_STACK_SUPPORT_REQD NRF_SD_BLE_API_VERSION=4 S132 SOFTDEVICE_PRESENT SWI_DISABLE0 CONFIG_GPIO_AS_PINRESET NRF52 NRF52832_XXAA NRF52_PAN_12 NRF52_PAN_15 NRF52_PAN_20 NRF52_PAN_31 NRF52_PAN_36 NRF52_PAN_51 NRF52_PAN_54 NRF52_PAN_55 NRF52_PAN_58 NRF52_PAN_64 NRF52_PAN_74</Define>
+              <Define></Define>
               <Undefine></Undefine>
               <IncludePath></IncludePath>
             </VariousControls>

From bcda77bc438fdb20e4a8410fcf4825794ab0148c Mon Sep 17 00:00:00 2001
From: Huaqi Fang <578567190@qq.com>
Date: Mon, 20 Apr 2020 10:33:32 +0800
Subject: [PATCH 48/83] [DOC] Add Nuclei to main README.md

Mainly display Nuclei processor support

Signed-off-by: Huaqi Fang <578567190@qq.com>
---
 README.md    | 2 +-
 README_zh.md | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/README.md b/README.md
index 09156b6ca4..d0ca35c957 100644
--- a/README.md
+++ b/README.md
@@ -86,7 +86,7 @@ RT-Thread supports many architectures, and has covered the major architectures i
 - **ARM9**：manufacturers like Allwinner、Xilinx 、GOKE
 - **ARM11**：manufacturers like Fullhan
 - **MIPS32**：manufacturers like loongson、Ingenic
-- **RISC-V**：manufacturers like Hifive、Kendryte
+- **RISC-V**：manufacturers like Hifive、Kendryte、[Nuclei](https://nucleisys.com/)
 - **ARC**：manufacturers like SYNOPSYS
 - **DSP**：manufacturers like TI
 - **C-Sky**
diff --git a/README_zh.md b/README_zh.md
index 4d1cc3e9e5..9cdfa30722 100644
--- a/README_zh.md
+++ b/README_zh.md
@@ -89,7 +89,7 @@ RT-Thread RTOS 支持许多架构，并且已经涵盖了当前应用中的主
 
 - MIPS32：如芯片制造商loongson、Ingenic
 
-- RISC-V：如芯片制造商Hifive、Kendryte
+- RISC-V：如芯片制造商Hifive、Kendryte、[芯来Nuclei](https://nucleisys.com/)
 
 - ARC：如芯片制造商SYNOPSYS
 

From 3b20282e13ec4d369238141f9bf980f38a742e1f Mon Sep 17 00:00:00 2001
From: xupenghu_huaweipc <xupenghu@outlook.com>
Date: Mon, 20 Apr 2020 19:20:56 +0800
Subject: [PATCH 49/83] add bsp/stm32l010rb-nucleo, fix some pr suggest.

---
 .travis.yml                                                 | 1 +
 bsp/stm32/stm32l010-st-nucleo/README.md                     | 2 +-
 bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf | 2 +-
 3 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/.travis.yml b/.travis.yml
index 82421e993c..8b4f03006a 100644
--- a/.travis.yml
+++ b/.travis.yml
@@ -107,6 +107,7 @@ env:
   - RTT_BSP='stm32/stm32h743-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32h747-st-discovery' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l4r9-st-eval' RTT_TOOL_CHAIN='sourcery-arm'
+  - RTT_BSP='stm32/stm32l010-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm' 
   - RTT_BSP='stm32/stm32l053-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l432-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l475-atk-pandora' RTT_TOOL_CHAIN='sourcery-arm'
diff --git a/bsp/stm32/stm32l010-st-nucleo/README.md b/bsp/stm32/stm32l010-st-nucleo/README.md
index 6b8613bb36..c69bbe14fa 100644
--- a/bsp/stm32/stm32l010-st-nucleo/README.md
+++ b/bsp/stm32/stm32l010-st-nucleo/README.md
@@ -29,7 +29,7 @@ NUCLEO-L010RB 开发板是 ST 官方推出的一款基于 ARM Cortex-M0+ 内核
 	- 20KB RAM
 	- 512 byte EEPROM
 - 常用外设
-  - LED：3个，USB communication(LD1 双色),power LED(LD3 红色),user LED(LD2 黄色)
+  - LED：3个，USB communication(LD1 双色)，power LED(LD3 红色)，user LED(LD2 黄色)
   - 按键：1个，B1（兼具唤醒功能，PC13），B2（RESET）
 - 常用接口：USB 支持 3 种不同接口：虚拟 COM 端口、大容量存储和调试端口；arduino 接口等
 - 调试接口：标准 SWD
diff --git a/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
index 24d6f5275c..1d998fe063 100644
--- a/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
+++ b/bsp/stm32/stm32l010-st-nucleo/board/linker_scripts/link.icf
@@ -26,4 +26,4 @@ do not initialize  { section .noinit };
 place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
 
 place in ROM_region   { readonly };
-place in RAM_region   { readwrite, last block CSTACK};
\ No newline at end of file
+place in RAM_region   { readwrite, last block CSTACK};

From e822924176aadd746013b00d3d3626865e0e19ee Mon Sep 17 00:00:00 2001
From: xiangxistu <xiangxistu@foxmail.com>
Date: Tue, 21 Apr 2020 21:14:20 +0800
Subject: [PATCH 50/83] [update] support uart2

Signed-off-by: xiangxistu <xiangxistu@foxmail.com>
---
 bsp/stm32/stm32f103-gizwits-gokitv21/.config  | 84 +++++++++++++++----
 .../CubeMX_Config/Src/stm32f1xx_hal_msp.c     | 46 ++++++++++
 .../stm32f103-gizwits-gokitv21/board/Kconfig  |  8 ++
 .../project.uvprojx                           | 14 ----
 .../stm32f103-gizwits-gokitv21/rtconfig.h     | 12 +--
 5 files changed, 125 insertions(+), 39 deletions(-)

diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/.config b/bsp/stm32/stm32f103-gizwits-gokitv21/.config
index aef45f1590..50885e3d05 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/.config
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/.config
@@ -64,7 +64,7 @@ CONFIG_RT_USING_DEVICE=y
 CONFIG_RT_USING_CONSOLE=y
 CONFIG_RT_CONSOLEBUF_SIZE=128
 CONFIG_RT_CONSOLE_DEVICE_NAME="uart1"
-CONFIG_RT_VER_NUM=0x40002
+CONFIG_RT_VER_NUM=0x40003
 CONFIG_ARCH_ARM=y
 CONFIG_RT_USING_CPU_FFS=y
 CONFIG_ARCH_ARM_CORTEX_M=y
@@ -126,7 +126,6 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_RT_USING_PWM is not set
 # CONFIG_RT_USING_MTD_NOR is not set
 # CONFIG_RT_USING_MTD_NAND is not set
-# CONFIG_RT_USING_MTD is not set
 # CONFIG_RT_USING_PM is not set
 # CONFIG_RT_USING_RTC is not set
 # CONFIG_RT_USING_SDIO is not set
@@ -134,15 +133,10 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_RT_USING_WDT is not set
 # CONFIG_RT_USING_AUDIO is not set
 # CONFIG_RT_USING_SENSOR is not set
-
-#
-# Using Hardware Crypto drivers
-#
+# CONFIG_RT_USING_TOUCH is not set
 # CONFIG_RT_USING_HWCRYPTO is not set
-
-#
-# Using WiFi
-#
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
 # CONFIG_RT_USING_WIFI is not set
 
 #
@@ -156,6 +150,7 @@ CONFIG_RT_USING_PIN=y
 #
 # CONFIG_RT_USING_LIBC is not set
 # CONFIG_RT_USING_PTHREADS is not set
+# CONFIG_RT_LIBC_USING_TIME is not set
 
 #
 # Network
@@ -176,11 +171,6 @@ CONFIG_RT_USING_PIN=y
 #
 # CONFIG_RT_USING_LWIP is not set
 
-#
-# Modbus master and slave stack
-#
-# CONFIG_RT_USING_MODBUS is not set
-
 #
 # AT commands
 #
@@ -210,10 +200,13 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_WEBCLIENT is not set
 # CONFIG_PKG_USING_WEBNET is not set
 # CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
 # CONFIG_PKG_USING_WEBTERMINAL is not set
 # CONFIG_PKG_USING_CJSON is not set
 # CONFIG_PKG_USING_JSMN is not set
 # CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
 # CONFIG_PKG_USING_LJSON is not set
 # CONFIG_PKG_USING_EZXML is not set
 # CONFIG_PKG_USING_NANOPB is not set
@@ -235,6 +228,7 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_COAP is not set
 # CONFIG_PKG_USING_NOPOLL is not set
 # CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
 # CONFIG_PKG_USING_AT_DEVICE is not set
 # CONFIG_PKG_USING_ATSRV_SOCKET is not set
 # CONFIG_PKG_USING_WIZNET is not set
@@ -247,12 +241,28 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_ALI_IOTKIT is not set
 # CONFIG_PKG_USING_AZURE is not set
 # CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
 # CONFIG_PKG_USING_NIMBLE is not set
 # CONFIG_PKG_USING_OTA_DOWNLOADER is not set
 # CONFIG_PKG_USING_IPMSG is not set
 # CONFIG_PKG_USING_LSSDP is not set
 # CONFIG_PKG_USING_AIRKISS_OPEN is not set
 # CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
+# CONFIG_PKG_USING_CMUX is not set
 
 #
 # security packages
@@ -260,6 +270,7 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_MBEDTLS is not set
 # CONFIG_PKG_USING_libsodium is not set
 # CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
 
 #
 # language packages
@@ -274,6 +285,8 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_OPENMV is not set
 # CONFIG_PKG_USING_MUPDF is not set
 # CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
 
 #
 # tools packages
@@ -286,6 +299,12 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_QRCODE is not set
 # CONFIG_PKG_USING_ULOG_EASYFLASH is not set
 # CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
 
 #
 # system packages
@@ -303,6 +322,11 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_DFS_YAFFS is not set
 # CONFIG_PKG_USING_LITTLEFS is not set
 # CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
 
 #
 # peripheral libraries and drivers
@@ -310,6 +334,7 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_SENSORS_DRIVERS is not set
 # CONFIG_PKG_USING_REALTEK_AMEBA is not set
 # CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_SHT3X is not set
 # CONFIG_PKG_USING_STM32_SDIO is not set
 # CONFIG_PKG_USING_ICM20608 is not set
 # CONFIG_PKG_USING_U8G2 is not set
@@ -318,15 +343,33 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_SX12XX is not set
 # CONFIG_PKG_USING_SIGNAL_LED is not set
 # CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_NRF5X_SDK is not set
 # CONFIG_PKG_USING_WM_LIBRARIES is not set
 # CONFIG_PKG_USING_KENDRYTE_SDK is not set
 # CONFIG_PKG_USING_INFRARED is not set
 # CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
 # CONFIG_PKG_USING_AT24CXX is not set
 # CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
 # CONFIG_PKG_USING_AD7746 is not set
 # CONFIG_PKG_USING_PCA9685 is not set
 # CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MULTI_RTIMER is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_EASYBLINK is not set
+# CONFIG_PKG_USING_PMS_SERIES is not set
 
 #
 # miscellaneous packages
@@ -337,12 +380,15 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_MINILZO is not set
 # CONFIG_PKG_USING_QUICKLZ is not set
 # CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
 # CONFIG_PKG_USING_CANFESTIVAL is not set
 # CONFIG_PKG_USING_ZLIB is not set
 # CONFIG_PKG_USING_DSTR is not set
 # CONFIG_PKG_USING_TINYFRAME is not set
 # CONFIG_PKG_USING_KENDRYTE_DEMO is not set
 # CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
 
 #
 # samples: kernel and components samples
@@ -354,6 +400,12 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_PKG_USING_HELLO is not set
 # CONFIG_PKG_USING_VI is not set
 # CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
 CONFIG_SOC_FAMILY_STM32=y
 CONFIG_SOC_SERIES_STM32F1=y
 
@@ -372,8 +424,10 @@ CONFIG_SOC_STM32F103C8=y
 CONFIG_BSP_USING_GPIO=y
 CONFIG_BSP_USING_UART=y
 CONFIG_BSP_USING_UART1=y
+CONFIG_BSP_USING_UART2=y
 # CONFIG_BSP_USING_SPI is not set
 # CONFIG_BSP_USING_I2C1 is not set
+# CONFIG_BSP_USING_UDID is not set
 
 #
 # Board extended module Drivers
diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/board/CubeMX_Config/Src/stm32f1xx_hal_msp.c b/bsp/stm32/stm32f103-gizwits-gokitv21/board/CubeMX_Config/Src/stm32f1xx_hal_msp.c
index 99fed4303e..12171ceb42 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/board/CubeMX_Config/Src/stm32f1xx_hal_msp.c
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/board/CubeMX_Config/Src/stm32f1xx_hal_msp.c
@@ -117,6 +117,34 @@ void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 
   /* USER CODE END USART1_MspInit 1 */
   }
+  
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspInit 0 */
+
+  /* USER CODE END USART2_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART2_CLK_ENABLE();
+  
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_2;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    GPIO_InitStruct.Pin = GPIO_PIN_3;
+    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
+    GPIO_InitStruct.Pull = GPIO_PULLUP;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+  /* USER CODE BEGIN USART2_MspInit 1 */
+
+  /* USER CODE END USART2_MspInit 1 */
+  }
 
 }
 
@@ -146,6 +174,24 @@ void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 
   /* USER CODE END USART1_MspDeInit 1 */
   }
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+  /* USER CODE END USART2_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART2_CLK_DISABLE();
+  
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
+
+  /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+  /* USER CODE END USART2_MspDeInit 1 */
+  }
 
 }
 
diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/board/Kconfig b/bsp/stm32/stm32f103-gizwits-gokitv21/board/Kconfig
index 63948e6b26..63afb79a2f 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/board/Kconfig
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/board/Kconfig
@@ -31,6 +31,14 @@ menu "On-chip Peripheral Drivers"
                 bool "Enable UART1 RX DMA"
                 depends on BSP_USING_UART1 && RT_SERIAL_USING_DMA
                 default n
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default n
+
+            config BSP_UART1_RX_USING_DMA
+                bool "Enable UART2 RX DMA"
+                depends on BSP_USING_UART2 && RT_SERIAL_USING_DMA
+                default n
         endif
 
     menuconfig BSP_USING_SPI
diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/project.uvprojx b/bsp/stm32/stm32f103-gizwits-gokitv21/project.uvprojx
index abce08c317..45218d9445 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/project.uvprojx
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/project.uvprojx
@@ -392,13 +392,6 @@
               <FilePath>..\..\..\src\components.c</FilePath>
             </File>
           </Files>
-          <Files>
-            <File>
-              <FileName>cpu.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\..\src\cpu.c</FilePath>
-            </File>
-          </Files>
           <Files>
             <File>
               <FileName>device.c</FileName>
@@ -732,13 +725,6 @@
               <FilePath>..\libraries\STM32F1xx_HAL\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_cec.c</FilePath>
             </File>
           </Files>
-          <Files>
-            <File>
-              <FileName>stm32f1xx_hal_sram.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\libraries\STM32F1xx_HAL\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_sram.c</FilePath>
-            </File>
-          </Files>
           <Files>
             <File>
               <FileName>stm32f1xx_hal_gpio.c</FileName>
diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.h b/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.h
index 27752e4b61..4c0dc473f8 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.h
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.h
@@ -39,7 +39,7 @@
 #define RT_USING_CONSOLE
 #define RT_CONSOLEBUF_SIZE 128
 #define RT_CONSOLE_DEVICE_NAME "uart1"
-#define RT_VER_NUM 0x40002
+#define RT_VER_NUM 0x40003
 #define ARCH_ARM
 #define RT_USING_CPU_FFS
 #define ARCH_ARM_CORTEX_M
@@ -82,12 +82,6 @@
 #define RT_SERIAL_RB_BUFSZ 64
 #define RT_USING_PIN
 
-/* Using Hardware Crypto drivers */
-
-
-/* Using WiFi */
-
-
 /* Using USB */
 
 
@@ -105,9 +99,6 @@
 /* light weight TCP/IP stack */
 
 
-/* Modbus master and slave stack */
-
-
 /* AT commands */
 
 
@@ -170,6 +161,7 @@
 #define BSP_USING_GPIO
 #define BSP_USING_UART
 #define BSP_USING_UART1
+#define BSP_USING_UART2
 
 /* Board extended module Drivers */
 

From e1bd3673fd428ffbfd04d2f51a1a9be6fbfe832d Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Wed, 22 Apr 2020 16:58:10 +0800
Subject: [PATCH 51/83] [AT32 BSP] do bsp special dist handle

---
 bsp/at32/at32f403a-start/Kconfig     |  3 +--
 bsp/at32/at32f403a-start/rtconfig.py |  7 +++++++
 bsp/at32/tools/sdk_dist.py           | 19 +++++++++++++++++++
 tools/mkdist.py                      | 18 ------------------
 4 files changed, 27 insertions(+), 20 deletions(-)
 create mode 100644 bsp/at32/tools/sdk_dist.py

diff --git a/bsp/at32/at32f403a-start/Kconfig b/bsp/at32/at32f403a-start/Kconfig
index 7a400db91f..1a3b4b75bc 100644
--- a/bsp/at32/at32f403a-start/Kconfig
+++ b/bsp/at32/at32f403a-start/Kconfig
@@ -17,6 +17,5 @@ config PKGS_DIR
 
 source "$RTT_DIR/Kconfig"
 source "$PKGS_DIR/Kconfig"
-source "../libraries/Kconfig"
+source "../Libraries/Kconfig"
 source "board/Kconfig"
-
diff --git a/bsp/at32/at32f403a-start/rtconfig.py b/bsp/at32/at32f403a-start/rtconfig.py
index 4800f9a871..5f2f01ca76 100644
--- a/bsp/at32/at32f403a-start/rtconfig.py
+++ b/bsp/at32/at32f403a-start/rtconfig.py
@@ -1,4 +1,5 @@
 import os
+import sys
 
 # toolchains options
 ARCH='arm'
@@ -141,3 +142,9 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/at32/tools/sdk_dist.py b/bsp/at32/tools/sdk_dist.py
new file mode 100644
index 0000000000..01ff930b20
--- /dev/null
+++ b/bsp/at32/tools/sdk_dist.py
@@ -0,0 +1,19 @@
+import os
+import sys
+import shutil
+cwd_path = os.getcwd()
+sys.path.append(os.path.join(os.path.dirname(cwd_path), 'rt-thread', 'tools'))
+
+# BSP dist function
+def dist_do_building(BSP_ROOT):
+    from mkdist import bsp_copy_files
+    import rtconfig
+    
+    dist_dir  = os.path.join(BSP_ROOT, 'dist', os.path.basename(BSP_ROOT))
+    library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
+    library_dir  = os.path.join(dist_dir, 'Libraries')
+    print("=> copy bsp drivers")
+    bsp_copy_files(os.path.join(library_path, 'rt_drivers'), os.path.join(library_dir, 'rt_drivers'))
+    print("=> copy bsp library")
+    bsp_copy_files(os.path.join(library_path, rtconfig.BSP_LIBRARY_TYPE), os.path.join(library_dir, rtconfig.BSP_LIBRARY_TYPE))
+    shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
diff --git a/tools/mkdist.py b/tools/mkdist.py
index 2f12ad8f12..d83020f755 100644
--- a/tools/mkdist.py
+++ b/tools/mkdist.py
@@ -214,15 +214,6 @@ def MkDist_Strip(program, BSP_ROOT, RTT_ROOT, Env):
         bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
         shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
 
-    # copy at32 bsp libiary files
-    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'at32':
-        print("=> copy at32 bsp library")
-        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
-        library_dir  = os.path.join(dist_dir, 'Libraries')
-        bsp_copy_files(os.path.join(library_path, 'rt_drivers'), os.path.join(library_dir, 'rt_drivers'))
-        bsp_copy_files(os.path.join(library_path, 'AT32_Std_Driver'), os.path.join(library_dir, 'AT32_Std_Driver'))
-        shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
-
     # do bsp special dist handle
     if 'dist_handle' in Env:
         print("=> start dist handle")
@@ -354,15 +345,6 @@ def MkDist(program, BSP_ROOT, RTT_ROOT, Env, rttide = None):
         bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
         shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
 
-    # copy at32 bsp libiary files
-    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'at32':
-        print("=> copy at32 bsp library")
-        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
-        library_dir  = os.path.join(dist_dir, 'Libraries')
-        bsp_copy_files(os.path.join(library_path, 'rt_drivers'), os.path.join(library_dir, 'rt_drivers'))
-        bsp_copy_files(os.path.join(library_path, 'AT32_Std_Driver'), os.path.join(library_dir, 'AT32_Std_Driver'))
-        shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
-
     # copy nuclei bsp libiary files
     if os.path.basename(os.path.dirname(BSP_ROOT)) == 'nuclei':
         print("=> copy nuclei bsp library")

From ef00e50ad5603573346a3a1ba8497550af66a26a Mon Sep 17 00:00:00 2001
From: yangjie <yangjiexaut@126.com>
Date: Thu, 23 Apr 2020 16:21:01 +0800
Subject: [PATCH 52/83] =?UTF-8?q?[bsp][stm32l475-atk-pandora]=E5=B0=86SPI3?=
 =?UTF-8?q?=E9=85=8D=E7=BD=AE=E4=B8=BA=20transmit=20only=20master=20?=
 =?UTF-8?q?=E6=A8=A1=E5=BC=8F=EF=BC=8C=E9=98=B2=E6=AD=A2LCD=E6=A8=A1?=
 =?UTF-8?q?=E5=9D=97=E4=BD=BF=E7=94=A8=E7=9A=84PIN=E8=84=9A=E8=A2=ABSPI3?=
 =?UTF-8?q?=5FMISO=E5=8D=A0=E7=94=A8?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 .../board/CubeMX_Config/.mxproject            |   8 +-
 .../board/CubeMX_Config/STM32L475VE.ioc       | 695 +++++++++---------
 .../CubeMX_Config/Src/stm32l4xx_hal_msp.c     |   6 +-
 3 files changed, 352 insertions(+), 357 deletions(-)

diff --git a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/.mxproject b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/.mxproject
index b2abade8d0..f56464c131 100644
--- a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/.mxproject
+++ b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/.mxproject
@@ -1,14 +1,14 @@
 [PreviousGenFiles]
-HeaderPath=E:/1-thread-source/rt-thread-h/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Inc
+HeaderPath=E:/1-thread-source/rt-thread_f/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Inc
 HeaderFiles=stm32l4xx_it.h;stm32l4xx_hal_conf.h;main.h;
-SourcePath=E:/1-thread-source/rt-thread-h/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src
+SourcePath=E:/1-thread-source/rt-thread_f/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src
 SourceFiles=stm32l4xx_it.c;stm32l4xx_hal_msp.c;main.c;
 
 [PreviousLibFiles]
-LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_iwdg.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_lptim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_sdmmc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_iwdg.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_lptim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_sdmmc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;
+LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_iwdg.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_lptim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_sdmmc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_iwdg.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_lptim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sai_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_sdmmc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_sd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h;
 
 [PreviousUsedKeilFiles]
-SourceFiles=..\Src\main.c;..\Src\stm32l4xx_it.c;..\Src\stm32l4xx_hal_msp.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;..\\Src/system_stm32l4xx.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;..\\Src/system_stm32l4xx.c;..\Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;;
+SourceFiles=..\Src\main.c;..\Src\stm32l4xx_it.c;..\Src\stm32l4xx_hal_msp.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;..\\Src/system_stm32l4xx.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c;..\Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c;..\\Src/system_stm32l4xx.c;..\Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;;
 HeaderPath=..\Drivers\STM32L4xx_HAL_Driver\Inc;..\Drivers\STM32L4xx_HAL_Driver\Inc\Legacy;..\Drivers\CMSIS\Device\ST\STM32L4xx\Include;..\Drivers\CMSIS\Include;..\Inc;
 CDefines=USE_HAL_DRIVER;STM32L475xx;USE_HAL_DRIVER;USE_HAL_DRIVER;
 
diff --git a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/STM32L475VE.ioc b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/STM32L475VE.ioc
index 13064b21c0..5b1083a232 100644
--- a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/STM32L475VE.ioc
+++ b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/STM32L475VE.ioc
@@ -1,366 +1,363 @@
 #MicroXplorer Configuration settings - do not modify
-ADC1.Channel-15\#ChannelRegularConversion=ADC_CHANNEL_14
-ADC1.IPParameters=Rank-15\#ChannelRegularConversion,Channel-15\#ChannelRegularConversion,SamplingTime-15\#ChannelRegularConversion,OffsetNumber-15\#ChannelRegularConversion,NbrOfConversionFlag,master
-ADC1.NbrOfConversionFlag=1
-ADC1.OffsetNumber-15\#ChannelRegularConversion=ADC_OFFSET_NONE
-ADC1.Rank-15\#ChannelRegularConversion=1
-ADC1.SamplingTime-15\#ChannelRegularConversion=ADC_SAMPLETIME_2CYCLES_5
-ADC1.master=1
-File.Version=6
-KeepUserPlacement=false
 Mcu.Family=STM32L4
-Mcu.IP0=ADC1
-Mcu.IP1=IWDG
-Mcu.IP10=SPI2
-Mcu.IP11=SPI3
-Mcu.IP12=SYS
-Mcu.IP13=TIM1
-Mcu.IP14=TIM2
-Mcu.IP15=TIM4
-Mcu.IP16=TIM15
-Mcu.IP17=TIM16
-Mcu.IP18=TIM17
-Mcu.IP19=USART1
-Mcu.IP2=LPTIM1
-Mcu.IP20=USART2
-Mcu.IP21=USB_OTG_FS
-Mcu.IP3=NVIC
+ProjectManager.MainLocation=Src
+PA6.Mode=Full_Duplex_Master
+SH.S_TIM4_CH2.ConfNb=1
+RCC.USART1Freq_Value=80000000
+RCC.SAI1Freq_Value=13714285.714285715
+USART2.IPParameters=VirtualMode-Asynchronous
+RCC.CortexFreq_Value=80000000
+SPI3.Direction=SPI_DIRECTION_2LINES
+VP_TIM17_VS_ClockSourceINT.Mode=Enable_Timer
+SPI3.VirtualType=VM_MASTER
+ProjectManager.KeepUserCode=true
+Mcu.UserName=STM32L475VETx
+SPI1.VirtualType=VM_MASTER
+SPI2.VirtualType=VM_MASTER
+PH0-OSC_IN\ (PH0).Signal=RCC_OSC_IN
+TIM1.IPParameters=Channel-PWM Generation1 CH1
+PC10.Signal=SDMMC1_D2
+PC12.Signal=SDMMC1_CK
+VP_IWDG_VS_IWDG.Mode=IWDG_Activate
+RCC.PLLSAI1RoutputFreq_Value=48000000
+ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_USART1_UART_Init-USART1-false-HAL-true,4-MX_USART2_UART_Init-USART2-false-HAL-true,5-MX_QUADSPI_Init-QUADSPI-false-HAL-true,6-MX_SPI1_Init-SPI1-false-HAL-true,7-MX_SPI2_Init-SPI2-false-HAL-true,8-MX_RTC_Init-RTC-false-HAL-true,9-MX_ADC1_Init-ADC1-false-HAL-true,10-MX_IWDG_Init-IWDG-false-HAL-true,11-MX_TIM17_Init-TIM17-false-HAL-true,12-MX_TIM16_Init-TIM16-false-HAL-true,13-MX_TIM15_Init-TIM15-false-HAL-true,14-MX_TIM4_Init-TIM4-false-HAL-true,15-MX_TIM1_Init-TIM1-false-HAL-true,16-MX_SAI1_Init-SAI1-false-HAL-true,17-MX_SPI3_Init-SPI3-false-HAL-true,18-MX_TIM2_Init-TIM2-false-HAL-true,19-MX_USB_OTG_FS_PCD_Init-USB_OTG_FS-false-HAL-true
+SAI1.VirtualProtocol-SAI_A_BASIC=VM_BASIC_PROTOCOL
+VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled
+SAI1.Instance-SAI_A_MasterWithClock=SAI$Index_Block_A
+PA11.Mode=Device_Only
+RCC.RTCFreq_Value=32768
+RCC.USART2Freq_Value=80000000
+PC15-OSC32_OUT\ (PC15).Mode=LSE-External-Oscillator
+SH.S_TIM1_CH1.ConfNb=1
+USART1.IPParameters=VirtualMode-Asynchronous
+PB11.Signal=S_TIM2_CH4
+PB13.Signal=SPI2_SCK
+PB15.Signal=SPI2_MOSI
+PinOutPanel.RotationAngle=0
+RCC.MCO1PinFreq_Value=80000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
+ProjectManager.StackSize=0x400
+PB3\ (JTDO-TRACESWO).Signal=SPI3_SCK
+PC14-OSC32_IN\ (PC14).Mode=LSE-External-Oscillator
+PA14\ (JTCK-SWCLK).Signal=SYS_JTCK-SWCLK
+RCC.I2C3Freq_Value=80000000
+RCC.LPTIM1Freq_Value=80000000
 Mcu.IP4=QUADSPI
 Mcu.IP5=RCC
-Mcu.IP6=RTC
-Mcu.IP7=SAI1
-Mcu.IP8=SDMMC1
-Mcu.IP9=SPI1
-Mcu.IPNb=22
-Mcu.Name=STM32L475V(C-E-G)Tx
-Mcu.Package=LQFP100
-Mcu.Pin0=PE2
-Mcu.Pin1=PE3
-Mcu.Pin10=PA3
-Mcu.Pin11=PA5
-Mcu.Pin12=PA6
-Mcu.Pin13=PA7
-Mcu.Pin14=PC5
-Mcu.Pin15=PE9
-Mcu.Pin16=PE10
-Mcu.Pin17=PE11
-Mcu.Pin18=PE12
-Mcu.Pin19=PE13
-Mcu.Pin2=PE4
-Mcu.Pin20=PE14
-Mcu.Pin21=PE15
-Mcu.Pin22=PB10
-Mcu.Pin23=PB11
-Mcu.Pin24=PB13
-Mcu.Pin25=PB14
-Mcu.Pin26=PB15
-Mcu.Pin27=PC8
-Mcu.Pin28=PC9
-Mcu.Pin29=PA9
-Mcu.Pin3=PE5
-Mcu.Pin30=PA10
-Mcu.Pin31=PA11
-Mcu.Pin32=PA12
-Mcu.Pin33=PA13 (JTMS-SWDIO)
-Mcu.Pin34=PA14 (JTCK-SWCLK)
-Mcu.Pin35=PC10
-Mcu.Pin36=PC11
-Mcu.Pin37=PC12
-Mcu.Pin38=PD2
-Mcu.Pin39=PB3 (JTDO-TRACESWO)
-Mcu.Pin4=PE6
-Mcu.Pin40=PB4 (NJTRST)
-Mcu.Pin41=PB5
-Mcu.Pin42=PB7
-Mcu.Pin43=PB8
-Mcu.Pin44=VP_IWDG_VS_IWDG
-Mcu.Pin45=VP_LPTIM1_VS_LPTIM_counterModeInternalClock
-Mcu.Pin46=VP_RTC_VS_RTC_Activate
-Mcu.Pin47=VP_SAI1_VP_$IpInstance_SAIA_SAI_BASIC
-Mcu.Pin48=VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC
-Mcu.Pin49=VP_SYS_VS_Systick
-Mcu.Pin5=PC14-OSC32_IN (PC14)
-Mcu.Pin50=VP_TIM1_VS_ClockSourceINT
-Mcu.Pin51=VP_TIM2_VS_ClockSourceINT
-Mcu.Pin52=VP_TIM4_VS_ClockSourceINT
-Mcu.Pin53=VP_TIM15_VS_ClockSourceINT
-Mcu.Pin54=VP_TIM16_VS_ClockSourceINT
-Mcu.Pin55=VP_TIM17_VS_ClockSourceINT
-Mcu.Pin6=PC15-OSC32_OUT (PC15)
-Mcu.Pin7=PH0-OSC_IN (PH0)
-Mcu.Pin8=PH1-OSC_OUT (PH1)
-Mcu.Pin9=PA2
-Mcu.PinsNb=56
-Mcu.ThirdPartyNb=0
-Mcu.UserConstants=
-Mcu.UserName=STM32L475VETx
-MxCube.Version=5.6.0
-MxDb.Version=DB.5.0.60
-NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.ForceEnableDMAVector=true
-NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.OTG_FS_IRQn=true\:0\:0\:false\:false\:true\:true\:true
-NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
+RCC.FCLKCortexFreq_Value=80000000
+Mcu.IP2=LPTIM1
 NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true
-NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
-PA10.Mode=Asynchronous
-PA10.Signal=USART1_RX
-PA11.Mode=Device_Only
-PA11.Signal=USB_OTG_FS_DM
-PA12.Mode=Device_Only
+Mcu.IP3=NVIC
+Mcu.IP0=ADC1
+Mcu.IP1=IWDG
 PA12.Signal=USB_OTG_FS_DP
-PA13\ (JTMS-SWDIO).Mode=Serial_Wire
+Mcu.UserConstants=
+PE11.Mode=Single Bank
+RCC.VCOSAI1OutputFreq_Value=96000000
+SAI1.VirtualMode-SAI_B_SyncSlave=VM_SLAVE
+RCC.SDMMCFreq_Value=48000000
+Mcu.ThirdPartyNb=0
+SPI1.Direction=SPI_DIRECTION_2LINES
+RCC.HCLKFreq_Value=80000000
+PE2.Mode=SAI_A_MasterWithClock
+Mcu.IPNb=22
+TIM2.IPParameters=Channel-PWM Generation3 CH3,Channel-PWM Generation4 CH4
+ProjectManager.PreviousToolchain=
+RCC.APB2TimFreq_Value=80000000
+VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC.Signal=SAI1_VP_$IpInstance_SAIB_SAI_BASIC
+SPI1.CalculateBaudRate=40.0 MBits/s
+Mcu.Pin6=PC15-OSC32_OUT (PC15)
+RCC.SAI2Freq_Value=13714285.714285715
+Mcu.Pin7=PH0-OSC_IN (PH0)
+VP_TIM2_VS_ClockSourceINT.Signal=TIM2_VS_ClockSourceINT
+Mcu.Pin8=PH1-OSC_OUT (PH1)
+PE5.Signal=SAI1_SCK_A
+Mcu.Pin9=PA2
+RCC.AHBFreq_Value=80000000
+PB13.Locked=true
+Mcu.Pin0=PE2
+PE14.Locked=true
+Mcu.Pin1=PE3
+Mcu.Pin2=PE4
+Mcu.Pin3=PE5
+RCC.USART3Freq_Value=80000000
+Mcu.Pin4=PE6
+Mcu.Pin5=PC14-OSC32_IN (PC14)
+ProjectManager.ProjectBuild=false
+PH1-OSC_OUT\ (PH1).Mode=HSE-External-Oscillator
+RCC.HSE_VALUE=8000000
+TIM4.Channel-PWM\ Generation3\ CH3=TIM_CHANNEL_3
+NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+SH.ADCx_IN14.ConfNb=1
+Mcu.IP10=SPI2
+USART2.VirtualMode-Asynchronous=VM_ASYNC
+NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true
+RCC.RTCClockSelection=RCC_RTCCLKSOURCE_LSE
+Mcu.IP12=SYS
+Mcu.IP11=SPI3
+ADC1.OffsetNumber-15\#ChannelRegularConversion=ADC_OFFSET_NONE
+Mcu.IP18=TIM17
+ProjectManager.FirmwarePackage=STM32Cube FW_L4 V1.15.1
+Mcu.IP17=TIM16
+MxDb.Version=DB.5.0.60
+PE15.Locked=true
+Mcu.IP19=USART1
+Mcu.IP14=TIM2
+Mcu.IP13=TIM1
+PE13.Signal=QUADSPI_BK1_IO1
+Mcu.IP16=TIM15
+ProjectManager.BackupPrevious=false
+Mcu.IP15=TIM4
+RCC.VCOInputFreq_Value=8000000
+TIM1.Channel-PWM\ Generation1\ CH1=TIM_CHANNEL_1
+PE9.Signal=S_TIM1_CH1
+PB14.Mode=Full_Duplex_Master
+PB5.Mode=TX_Only_Simplex_Unidirect_Master
+File.Version=6
+PC9.Mode=SD_4_bits_Wide_bus
+SPI2.CalculateBaudRate=40.0 MBits/s
+SAI1.InitProtocol-SAI_A_MasterWithClock=Enable
+SH.S_TIM4_CH2.0=TIM4_CH2,PWM Generation2 CH2
+PE2.Signal=SAI1_MCLK_A
+PB7.Signal=S_TIM4_CH2
+Mcu.IP21=USB_OTG_FS
+PB8.Locked=true
+Mcu.IP20=USART2
+RCC.PLLRCLKFreq_Value=80000000
+PE13.Mode=Single Bank
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+PE4.Mode=SAI_A_MasterWithClock
+ADC1.Channel-15\#ChannelRegularConversion=ADC_CHANNEL_14
+PE4.Signal=SAI1_FS_A
+PE10.Signal=QUADSPI_CLK
+VP_TIM15_VS_ClockSourceINT.Signal=TIM15_VS_ClockSourceINT
+ProjectManager.HalAssertFull=false
+VP_TIM1_VS_ClockSourceINT.Mode=Internal
+ProjectManager.ProjectName=STM32L475VE
+ADC1.Rank-15\#ChannelRegularConversion=1
+SAI1.OutputDrive-SAI_A_MasterWithClock=SAI_OUTPUTDRIVE_ENABLE
+Mcu.Package=LQFP100
+SAI1.AudioFrequency-SAI_A_MasterWithClock=SAI_AUDIO_FREQUENCY_44K
+PA6.Signal=SPI1_MISO
+SPI2.Mode=SPI_MODE_MASTER
+SPI3.Mode=SPI_MODE_MASTER
+SH.ADCx_IN14.0=ADC1_IN14,IN14-Single-Ended
+NVIC.OTG_FS_IRQn=true\:0\:0\:false\:false\:true\:true\:true
+ProjectManager.ToolChainLocation=
+RCC.LSI_VALUE=32000
+VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+RCC.LSCOPinFreq_Value=32000
+PA10.Signal=USART1_RX
+USB_OTG_FS.VirtualMode=Device_Only
+RCC.DFSDMFreq_Value=80000000
+PC11.Mode=SD_4_bits_Wide_bus
+ADC1.SamplingTime-15\#ChannelRegularConversion=ADC_SAMPLETIME_2CYCLES_5
+RCC.PLLPoutputFreq_Value=22857142.85714286
+RCC.APB1TimFreq_Value=80000000
+NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+RCC.LPUART1Freq_Value=80000000
+SPI3.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
+SPI2.Direction=SPI_DIRECTION_2LINES
+PC5.Signal=ADCx_IN14
+USB_OTG_FS.IPParameters=VirtualMode
+PB13.Mode=Full_Duplex_Master
+SH.S_TIM2_CH4.ConfNb=1
 PA13\ (JTMS-SWDIO).Signal=SYS_JTMS-SWDIO
-PA14\ (JTCK-SWCLK).Mode=Serial_Wire
-PA14\ (JTCK-SWCLK).Signal=SYS_JTCK-SWCLK
-PA2.Mode=Asynchronous
-PA2.Signal=USART2_TX
-PA3.Mode=Asynchronous
+PH0-OSC_IN\ (PH0).Mode=HSE-External-Oscillator
+PE12.Locked=true
+PE3.Mode=SAI_B_SyncSlave
+ProjectManager.CustomerFirmwarePackage=
+PB15.Locked=true
+PB3\ (JTDO-TRACESWO).Locked=true
+RCC.PLLSAI1N=12
 PA3.Signal=USART2_RX
 PA5.Mode=Full_Duplex_Master
-PA5.Signal=SPI1_SCK
-PA6.Mode=Full_Duplex_Master
-PA6.Signal=SPI1_MISO
-PA7.Mode=Full_Duplex_Master
-PA7.Signal=SPI1_MOSI
-PA9.Mode=Asynchronous
-PA9.Signal=USART1_TX
-PB10.Signal=S_TIM2_CH3
-PB11.Signal=S_TIM2_CH4
-PB13.Locked=true
-PB13.Mode=Full_Duplex_Master
-PB13.Signal=SPI2_SCK
-PB14.Locked=true
-PB14.Mode=Full_Duplex_Master
-PB14.Signal=SPI2_MISO
-PB15.Locked=true
-PB15.Mode=Full_Duplex_Master
-PB15.Signal=SPI2_MOSI
-PB3\ (JTDO-TRACESWO).Locked=true
-PB3\ (JTDO-TRACESWO).Mode=Full_Duplex_Master
-PB3\ (JTDO-TRACESWO).Signal=SPI3_SCK
-PB4\ (NJTRST).Mode=Full_Duplex_Master
-PB4\ (NJTRST).Signal=SPI3_MISO
-PB5.Locked=true
-PB5.Mode=Full_Duplex_Master
-PB5.Signal=SPI3_MOSI
-PB7.Locked=true
-PB7.Signal=S_TIM4_CH2
-PB8.Locked=true
-PB8.Signal=S_TIM4_CH3
-PC10.Mode=SD_4_bits_Wide_bus
-PC10.Signal=SDMMC1_D2
-PC11.Mode=SD_4_bits_Wide_bus
-PC11.Signal=SDMMC1_D3
-PC12.Mode=SD_4_bits_Wide_bus
-PC12.Signal=SDMMC1_CK
-PC14-OSC32_IN\ (PC14).Mode=LSE-External-Oscillator
-PC14-OSC32_IN\ (PC14).Signal=RCC_OSC32_IN
-PC15-OSC32_OUT\ (PC15).Mode=LSE-External-Oscillator
-PC15-OSC32_OUT\ (PC15).Signal=RCC_OSC32_OUT
-PC5.Signal=ADCx_IN14
-PC8.Mode=SD_4_bits_Wide_bus
-PC8.Signal=SDMMC1_D0
-PC9.Mode=SD_4_bits_Wide_bus
-PC9.Signal=SDMMC1_D1
-PD2.Mode=SD_4_bits_Wide_bus
-PD2.Signal=SDMMC1_CMD
-PE10.Mode=Single Bank
-PE10.Signal=QUADSPI_CLK
-PE11.Mode=Single Bank
-PE11.Signal=QUADSPI_NCS
-PE12.Locked=true
 PE12.Mode=Single Bank
-PE12.Signal=QUADSPI_BK1_IO0
-PE13.Locked=true
-PE13.Mode=Single Bank
-PE13.Signal=QUADSPI_BK1_IO1
-PE14.Locked=true
-PE14.Mode=Single Bank
-PE14.Signal=QUADSPI_BK1_IO2
-PE15.Locked=true
-PE15.Mode=Single Bank
-PE15.Signal=QUADSPI_BK1_IO3
-PE2.Mode=SAI_A_MasterWithClock
-PE2.Signal=SAI1_MCLK_A
-PE3.Mode=SAI_B_SyncSlave
-PE3.Signal=SAI1_SD_B
-PE4.Mode=SAI_A_MasterWithClock
-PE4.Signal=SAI1_FS_A
-PE5.Mode=SAI_A_MasterWithClock
-PE5.Signal=SAI1_SCK_A
-PE6.Mode=SAI_A_MasterWithClock
-PE6.Signal=SAI1_SD_A
-PE9.Signal=S_TIM1_CH1
-PH0-OSC_IN\ (PH0).Mode=HSE-External-Oscillator
-PH0-OSC_IN\ (PH0).Signal=RCC_OSC_IN
-PH1-OSC_OUT\ (PH1).Mode=HSE-External-Oscillator
-PH1-OSC_OUT\ (PH1).Signal=RCC_OSC_OUT
-PinOutPanel.RotationAngle=0
-ProjectManager.AskForMigrate=true
-ProjectManager.BackupPrevious=false
-ProjectManager.CompilerOptimize=6
-ProjectManager.ComputerToolchain=false
-ProjectManager.CoupleFile=false
-ProjectManager.CustomerFirmwarePackage=
-ProjectManager.DefaultFWLocation=true
-ProjectManager.DeletePrevious=true
-ProjectManager.DeviceId=STM32L475VETx
-ProjectManager.FirmwarePackage=STM32Cube FW_L4 V1.15.1
-ProjectManager.FreePins=false
-ProjectManager.HalAssertFull=false
-ProjectManager.HeapSize=0x200
-ProjectManager.KeepUserCode=true
-ProjectManager.LastFirmware=true
-ProjectManager.LibraryCopy=0
-ProjectManager.MainLocation=Src
-ProjectManager.NoMain=false
-ProjectManager.PreviousToolchain=
-ProjectManager.ProjectBuild=false
-ProjectManager.ProjectFileName=STM32L475VE.ioc
-ProjectManager.ProjectName=STM32L475VE
-ProjectManager.StackSize=0x400
-ProjectManager.TargetToolchain=MDK-ARM V5
-ProjectManager.ToolChainLocation=
-ProjectManager.UnderRoot=false
-ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_USART1_UART_Init-USART1-false-HAL-true,4-MX_USART2_UART_Init-USART2-false-HAL-true,5-MX_QUADSPI_Init-QUADSPI-false-HAL-true,6-MX_SPI1_Init-SPI1-false-HAL-true,7-MX_SPI2_Init-SPI2-false-HAL-true,8-MX_RTC_Init-RTC-false-HAL-true,9-MX_ADC1_Init-ADC1-false-HAL-true,10-MX_IWDG_Init-IWDG-false-HAL-true,11-MX_TIM17_Init-TIM17-false-HAL-true,12-MX_TIM16_Init-TIM16-false-HAL-true,13-MX_TIM15_Init-TIM15-false-HAL-true,14-MX_TIM4_Init-TIM4-false-HAL-true,15-MX_TIM1_Init-TIM1-false-HAL-true,16-MX_SAI1_Init-SAI1-false-HAL-true,17-MX_SPI3_Init-SPI3-false-HAL-true,18-MX_TIM2_Init-TIM2-false-HAL-true,19-MX_USB_OTG_FS_PCD_Init-USB_OTG_FS-false-HAL-true
-RCC.ADCFreq_Value=48000000
-RCC.AHBFreq_Value=80000000
-RCC.APB1Freq_Value=80000000
-RCC.APB1TimFreq_Value=80000000
-RCC.APB2Freq_Value=80000000
-RCC.APB2TimFreq_Value=80000000
-RCC.CortexFreq_Value=80000000
-RCC.DFSDMFreq_Value=80000000
-RCC.FCLKCortexFreq_Value=80000000
-RCC.FamilyName=M
-RCC.HCLKFreq_Value=80000000
-RCC.HSE_VALUE=8000000
-RCC.HSI_VALUE=16000000
-RCC.I2C1Freq_Value=80000000
-RCC.I2C2Freq_Value=80000000
-RCC.I2C3Freq_Value=80000000
-RCC.IPParameters=ADCFreq_Value,AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,CortexFreq_Value,DFSDMFreq_Value,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,I2C1Freq_Value,I2C2Freq_Value,I2C3Freq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPUART1Freq_Value,LSCOPinFreq_Value,LSI_VALUE,MCO1PinFreq_Value,MSI_VALUE,PLLN,PLLPoutputFreq_Value,PLLQoutputFreq_Value,PLLRCLKFreq_Value,PLLSAI1N,PLLSAI1PoutputFreq_Value,PLLSAI1QoutputFreq_Value,PLLSAI1RoutputFreq_Value,PLLSAI2PoutputFreq_Value,PLLSAI2RoutputFreq_Value,PLLSourceVirtual,PWRFreq_Value,RNGFreq_Value,RTCClockSelection,RTCFreq_Value,SAI1Freq_Value,SAI2Freq_Value,SDMMCFreq_Value,SWPMI1Freq_Value,SYSCLKFreq_VALUE,SYSCLKSource,UART4Freq_Value,UART5Freq_Value,USART1Freq_Value,USART2Freq_Value,USART3Freq_Value,USBFreq_Value,VCOInputFreq_Value,VCOOutputFreq_Value,VCOSAI1OutputFreq_Value,VCOSAI2OutputFreq_Value
-RCC.LPTIM1Freq_Value=80000000
-RCC.LPTIM2Freq_Value=80000000
-RCC.LPUART1Freq_Value=80000000
-RCC.LSCOPinFreq_Value=32000
-RCC.LSI_VALUE=32000
-RCC.MCO1PinFreq_Value=80000000
-RCC.MSI_VALUE=4000000
-RCC.PLLN=20
-RCC.PLLPoutputFreq_Value=22857142.85714286
-RCC.PLLQoutputFreq_Value=80000000
-RCC.PLLRCLKFreq_Value=80000000
-RCC.PLLSAI1N=12
-RCC.PLLSAI1PoutputFreq_Value=13714285.714285715
-RCC.PLLSAI1QoutputFreq_Value=48000000
-RCC.PLLSAI1RoutputFreq_Value=48000000
-RCC.PLLSAI2PoutputFreq_Value=9142857.142857144
-RCC.PLLSAI2RoutputFreq_Value=32000000
-RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE
-RCC.PWRFreq_Value=80000000
-RCC.RNGFreq_Value=48000000
-RCC.RTCClockSelection=RCC_RTCCLKSOURCE_LSE
-RCC.RTCFreq_Value=32768
-RCC.SAI1Freq_Value=13714285.714285715
-RCC.SAI2Freq_Value=13714285.714285715
-RCC.SDMMCFreq_Value=48000000
-RCC.SWPMI1Freq_Value=80000000
-RCC.SYSCLKFreq_VALUE=80000000
-RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
-RCC.UART4Freq_Value=80000000
-RCC.UART5Freq_Value=80000000
-RCC.USART1Freq_Value=80000000
-RCC.USART2Freq_Value=80000000
-RCC.USART3Freq_Value=80000000
-RCC.USBFreq_Value=48000000
-RCC.VCOInputFreq_Value=8000000
-RCC.VCOOutputFreq_Value=160000000
-RCC.VCOSAI1OutputFreq_Value=96000000
-RCC.VCOSAI2OutputFreq_Value=64000000
-SAI1.AudioFrequency-SAI_A_MasterWithClock=SAI_AUDIO_FREQUENCY_44K
-SAI1.ErrorAudioFreq-SAI_A_MasterWithClock=-72.09 %
-SAI1.IPParameters=Instance-SAI_A_MasterWithClock,VirtualMode-SAI_A_MasterWithClock,MClockEnable-SAI_A_MasterWithClock,RealAudioFreq-SAI_A_MasterWithClock,ErrorAudioFreq-SAI_A_MasterWithClock,InitProtocol-SAI_A_MasterWithClock,VirtualProtocol-SAI_A_BASIC,AudioFrequency-SAI_A_MasterWithClock,OutputDrive-SAI_A_MasterWithClock,Instance-SAI_B_SyncSlave,VirtualMode-SAI_B_SyncSlave,InitProtocol-SAI_B_SyncSlave,VirtualProtocol-SAI_B_BASIC
-SAI1.InitProtocol-SAI_A_MasterWithClock=Enable
-SAI1.InitProtocol-SAI_B_SyncSlave=Enable
-SAI1.Instance-SAI_A_MasterWithClock=SAI$Index_Block_A
-SAI1.Instance-SAI_B_SyncSlave=SAI$Index_Block_B
-SAI1.MClockEnable-SAI_A_MasterWithClock=SAI_MASTERCLOCK_ENABLE
-SAI1.OutputDrive-SAI_A_MasterWithClock=SAI_OUTPUTDRIVE_ENABLE
-SAI1.RealAudioFreq-SAI_A_MasterWithClock=53.571 KHz
-SAI1.VirtualMode-SAI_A_MasterWithClock=VM_MASTER
-SAI1.VirtualMode-SAI_B_SyncSlave=VM_SLAVE
-SAI1.VirtualProtocol-SAI_A_BASIC=VM_BASIC_PROTOCOL
-SAI1.VirtualProtocol-SAI_B_BASIC=VM_BASIC_PROTOCOL
-SH.ADCx_IN14.0=ADC1_IN14,IN14-Single-Ended
-SH.ADCx_IN14.ConfNb=1
-SH.S_TIM1_CH1.0=TIM1_CH1,PWM Generation1 CH1
-SH.S_TIM1_CH1.ConfNb=1
-SH.S_TIM2_CH3.0=TIM2_CH3,PWM Generation3 CH3
-SH.S_TIM2_CH3.ConfNb=1
-SH.S_TIM2_CH4.0=TIM2_CH4,PWM Generation4 CH4
-SH.S_TIM2_CH4.ConfNb=1
-SH.S_TIM4_CH2.0=TIM4_CH2,PWM Generation2 CH2
-SH.S_TIM4_CH2.ConfNb=1
-SH.S_TIM4_CH3.0=TIM4_CH3,PWM Generation3 CH3
-SH.S_TIM4_CH3.ConfNb=1
-SPI1.CalculateBaudRate=40.0 MBits/s
-SPI1.Direction=SPI_DIRECTION_2LINES
-SPI1.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
-SPI1.Mode=SPI_MODE_MASTER
-SPI1.VirtualType=VM_MASTER
-SPI2.CalculateBaudRate=40.0 MBits/s
-SPI2.Direction=SPI_DIRECTION_2LINES
-SPI2.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
-SPI2.Mode=SPI_MODE_MASTER
-SPI2.VirtualType=VM_MASTER
-SPI3.CalculateBaudRate=40.0 MBits/s
-SPI3.Direction=SPI_DIRECTION_2LINES
-SPI3.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
-SPI3.Mode=SPI_MODE_MASTER
-SPI3.VirtualType=VM_MASTER
-TIM1.Channel-PWM\ Generation1\ CH1=TIM_CHANNEL_1
-TIM1.IPParameters=Channel-PWM Generation1 CH1
-TIM2.Channel-PWM\ Generation3\ CH3=TIM_CHANNEL_3
-TIM2.Channel-PWM\ Generation4\ CH4=TIM_CHANNEL_4
-TIM2.IPParameters=Channel-PWM Generation3 CH3,Channel-PWM Generation4 CH4
-TIM4.Channel-PWM\ Generation2\ CH2=TIM_CHANNEL_2
-TIM4.Channel-PWM\ Generation3\ CH3=TIM_CHANNEL_3
-TIM4.IPParameters=Channel-PWM Generation3 CH3,Channel-PWM Generation2 CH2
-USART1.IPParameters=VirtualMode-Asynchronous
-USART1.VirtualMode-Asynchronous=VM_ASYNC
-USART2.IPParameters=VirtualMode-Asynchronous
-USART2.VirtualMode-Asynchronous=VM_ASYNC
-USB_OTG_FS.IPParameters=VirtualMode
-USB_OTG_FS.VirtualMode=Device_Only
-VP_IWDG_VS_IWDG.Mode=IWDG_Activate
-VP_IWDG_VS_IWDG.Signal=IWDG_VS_IWDG
-VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
-VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Signal=LPTIM1_VS_LPTIM_counterModeInternalClock
-VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled
 VP_RTC_VS_RTC_Activate.Signal=RTC_VS_RTC_Activate
+RCC.MSI_VALUE=4000000
+RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE
+PA14\ (JTCK-SWCLK).Mode=Serial_Wire
+RCC.PLLQoutputFreq_Value=80000000
+ProjectManager.ProjectFileName=STM32L475VE.ioc
+TIM2.Channel-PWM\ Generation4\ CH4=TIM_CHANNEL_4
+PA7.Mode=Full_Duplex_Master
+PA10.Mode=Asynchronous
+Mcu.PinsNb=55
 VP_SAI1_VP_$IpInstance_SAIA_SAI_BASIC.Mode=SAI_A_BASIC
+ProjectManager.NoMain=false
+SPI1.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
+ADC1.IPParameters=Rank-15\#ChannelRegularConversion,Channel-15\#ChannelRegularConversion,SamplingTime-15\#ChannelRegularConversion,OffsetNumber-15\#ChannelRegularConversion,NbrOfConversionFlag,master
+SAI1.MClockEnable-SAI_A_MasterWithClock=SAI_MASTERCLOCK_ENABLE
+PC11.Signal=SDMMC1_D3
+RCC.SWPMI1Freq_Value=80000000
+PC8.Signal=SDMMC1_D0
+PE10.Mode=Single Bank
+PC10.Mode=SD_4_bits_Wide_bus
 VP_SAI1_VP_$IpInstance_SAIA_SAI_BASIC.Signal=SAI1_VP_$IpInstance_SAIA_SAI_BASIC
-VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC.Mode=SAI_B_BASIC
-VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC.Signal=SAI1_VP_$IpInstance_SAIB_SAI_BASIC
-VP_SYS_VS_Systick.Mode=SysTick
-VP_SYS_VS_Systick.Signal=SYS_VS_Systick
-VP_TIM15_VS_ClockSourceINT.Mode=Internal
-VP_TIM15_VS_ClockSourceINT.Signal=TIM15_VS_ClockSourceINT
+ProjectManager.DefaultFWLocation=true
+SAI1.ErrorAudioFreq-SAI_A_MasterWithClock=-72.09 %
+PC15-OSC32_OUT\ (PC15).Signal=RCC_OSC32_OUT
 VP_TIM16_VS_ClockSourceINT.Mode=Enable_Timer
-VP_TIM16_VS_ClockSourceINT.Signal=TIM16_VS_ClockSourceINT
-VP_TIM17_VS_ClockSourceINT.Mode=Enable_Timer
+ProjectManager.DeletePrevious=true
+PB14.Locked=true
+RCC.VCOSAI2OutputFreq_Value=64000000
 VP_TIM17_VS_ClockSourceINT.Signal=TIM17_VS_ClockSourceINT
-VP_TIM1_VS_ClockSourceINT.Mode=Internal
-VP_TIM1_VS_ClockSourceINT.Signal=TIM1_VS_ClockSourceINT
-VP_TIM2_VS_ClockSourceINT.Mode=Internal
-VP_TIM2_VS_ClockSourceINT.Signal=TIM2_VS_ClockSourceINT
-VP_TIM4_VS_ClockSourceINT.Mode=Internal
+RCC.FamilyName=M
+PH1-OSC_OUT\ (PH1).Signal=RCC_OSC_OUT
+USART1.VirtualMode-Asynchronous=VM_ASYNC
+PA3.Mode=Asynchronous
+SAI1.RealAudioFreq-SAI_A_MasterWithClock=53.571 KHz
+PA9.Mode=Asynchronous
+SH.S_TIM1_CH1.0=TIM1_CH1,PWM Generation1 CH1
 VP_TIM4_VS_ClockSourceINT.Signal=TIM4_VS_ClockSourceINT
+ProjectManager.TargetToolchain=MDK-ARM V5
+TIM4.IPParameters=Channel-PWM Generation3 CH3,Channel-PWM Generation2 CH2
+Mcu.Pin51=VP_TIM4_VS_ClockSourceINT
+Mcu.Pin52=VP_TIM15_VS_ClockSourceINT
+Mcu.Pin50=VP_TIM2_VS_ClockSourceINT
+SH.S_TIM4_CH3.0=TIM4_CH3,PWM Generation3 CH3
+Mcu.Pin53=VP_TIM16_VS_ClockSourceINT
+Mcu.Pin54=VP_TIM17_VS_ClockSourceINT
+PA9.Signal=USART1_TX
+VP_TIM1_VS_ClockSourceINT.Signal=TIM1_VS_ClockSourceINT
+PB5.Locked=true
+SPI2.IPParameters=VirtualType,Mode,Direction,CalculateBaudRate
+RCC.USBFreq_Value=48000000
+PE11.Signal=QUADSPI_NCS
+Mcu.Pin48=VP_SYS_VS_Systick
+Mcu.Pin49=VP_TIM1_VS_ClockSourceINT
+RCC.PLLSAI1PoutputFreq_Value=13714285.714285715
+Mcu.Pin46=VP_SAI1_VP_$IpInstance_SAIA_SAI_BASIC
+Mcu.Pin47=VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC
+PB10.Signal=S_TIM2_CH3
+SAI1.VirtualMode-SAI_A_MasterWithClock=VM_MASTER
+SH.S_TIM4_CH3.ConfNb=1
+VP_SAI1_VP_$IpInstance_SAIB_SAI_BASIC.Mode=SAI_B_BASIC
+PB14.Signal=SPI2_MISO
+PD2.Mode=SD_4_bits_Wide_bus
+RCC.PLLSAI2RoutputFreq_Value=32000000
+PA5.Signal=SPI1_SCK
+Mcu.Pin40=PB5
+Mcu.Pin41=PB7
+PC12.Mode=SD_4_bits_Wide_bus
+Mcu.Pin44=VP_LPTIM1_VS_LPTIM_counterModeInternalClock
+Mcu.Pin45=VP_RTC_VS_RTC_Activate
+Mcu.Pin42=PB8
 board=custom
+Mcu.Pin43=VP_IWDG_VS_IWDG
+SAI1.IPParameters=Instance-SAI_A_MasterWithClock,VirtualMode-SAI_A_MasterWithClock,MClockEnable-SAI_A_MasterWithClock,RealAudioFreq-SAI_A_MasterWithClock,ErrorAudioFreq-SAI_A_MasterWithClock,InitProtocol-SAI_A_MasterWithClock,VirtualProtocol-SAI_A_BASIC,AudioFrequency-SAI_A_MasterWithClock,OutputDrive-SAI_A_MasterWithClock,Instance-SAI_B_SyncSlave,VirtualMode-SAI_B_SyncSlave,InitProtocol-SAI_B_SyncSlave,VirtualProtocol-SAI_B_BASIC
+RCC.VCOOutputFreq_Value=160000000
+ProjectManager.LastFirmware=true
+PB15.Mode=Full_Duplex_Master
+TIM4.Channel-PWM\ Generation2\ CH2=TIM_CHANNEL_2
+RCC.APB2Freq_Value=80000000
+PE14.Signal=QUADSPI_BK1_IO2
+RCC.UART4Freq_Value=80000000
+SPI3.CalculateBaudRate=40.0 MBits/s
+PE6.Mode=SAI_A_MasterWithClock
+PE15.Signal=QUADSPI_BK1_IO3
+MxCube.Version=5.6.0
+Mcu.Pin37=PC12
+Mcu.Pin38=PD2
+Mcu.Pin35=PC10
+VP_TIM2_VS_ClockSourceINT.Mode=Internal
+RCC.I2C1Freq_Value=80000000
+SH.S_TIM2_CH3.0=TIM2_CH3,PWM Generation3 CH3
+Mcu.Pin36=PC11
+SPI1.Mode=SPI_MODE_MASTER
+Mcu.Pin39=PB3 (JTDO-TRACESWO)
+PE14.Mode=Single Bank
+PB3\ (JTDO-TRACESWO).Mode=TX_Only_Simplex_Unidirect_Master
+RCC.RNGFreq_Value=48000000
+PE5.Mode=SAI_A_MasterWithClock
+RCC.PLLSAI1QoutputFreq_Value=48000000
+Mcu.Pin30=PA10
+RCC.ADCFreq_Value=48000000
+VP_SYS_VS_Systick.Mode=SysTick
+TIM2.Channel-PWM\ Generation3\ CH3=TIM_CHANNEL_3
+Mcu.Pin33=PA13 (JTMS-SWDIO)
+Mcu.Pin34=PA14 (JTCK-SWCLK)
+Mcu.Pin31=PA11
+Mcu.Pin32=PA12
+VP_TIM16_VS_ClockSourceINT.Signal=TIM16_VS_ClockSourceINT
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+SH.S_TIM2_CH3.ConfNb=1
+PE6.Signal=SAI1_SD_A
+RCC.UART5Freq_Value=80000000
+ProjectManager.FreePins=false
+RCC.IPParameters=ADCFreq_Value,AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,CortexFreq_Value,DFSDMFreq_Value,FCLKCortexFreq_Value,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,I2C1Freq_Value,I2C2Freq_Value,I2C3Freq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPUART1Freq_Value,LSCOPinFreq_Value,LSI_VALUE,MCO1PinFreq_Value,MSI_VALUE,PLLN,PLLPoutputFreq_Value,PLLQoutputFreq_Value,PLLRCLKFreq_Value,PLLSAI1N,PLLSAI1PoutputFreq_Value,PLLSAI1QoutputFreq_Value,PLLSAI1RoutputFreq_Value,PLLSAI2PoutputFreq_Value,PLLSAI2RoutputFreq_Value,PLLSourceVirtual,PWRFreq_Value,RNGFreq_Value,RTCClockSelection,RTCFreq_Value,SAI1Freq_Value,SAI2Freq_Value,SDMMCFreq_Value,SWPMI1Freq_Value,SYSCLKFreq_VALUE,SYSCLKSource,UART4Freq_Value,UART5Freq_Value,USART1Freq_Value,USART2Freq_Value,USART3Freq_Value,USBFreq_Value,VCOInputFreq_Value,VCOOutputFreq_Value,VCOSAI1OutputFreq_Value,VCOSAI2OutputFreq_Value
+ProjectManager.AskForMigrate=true
+Mcu.Name=STM32L475V(C-E-G)Tx
+RCC.LPTIM2Freq_Value=80000000
+Mcu.Pin26=PB15
+PE12.Signal=QUADSPI_BK1_IO0
+Mcu.Pin27=PC8
+PA2.Signal=USART2_TX
+Mcu.Pin24=PB13
+ProjectManager.UnderRoot=false
+Mcu.Pin25=PB14
+PE13.Locked=true
+Mcu.IP8=SDMMC1
+Mcu.IP9=SPI1
+Mcu.Pin28=PC9
+Mcu.IP6=RTC
+PC8.Mode=SD_4_bits_Wide_bus
+Mcu.Pin29=PA9
+Mcu.IP7=SAI1
+ProjectManager.CoupleFile=false
+PA13\ (JTMS-SWDIO).Mode=Serial_Wire
+RCC.SYSCLKFreq_VALUE=80000000
+Mcu.Pin22=PB10
+PB5.Signal=SPI3_MOSI
+Mcu.Pin23=PB11
+Mcu.Pin20=PE14
+ADC1.master=1
+Mcu.Pin21=PE15
+PA12.Mode=Device_Only
+NVIC.ForceEnableDMAVector=true
+RCC.PLLSAI2PoutputFreq_Value=9142857.142857144
+KeepUserPlacement=false
+PC14-OSC32_IN\ (PC14).Signal=RCC_OSC32_IN
+NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+ProjectManager.CompilerOptimize=6
+SAI1.Instance-SAI_B_SyncSlave=SAI$Index_Block_B
+PA11.Signal=USB_OTG_FS_DM
+VP_IWDG_VS_IWDG.Signal=IWDG_VS_IWDG
+VP_TIM15_VS_ClockSourceINT.Mode=Internal
+ProjectManager.HeapSize=0x200
+Mcu.Pin15=PE9
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
+Mcu.Pin16=PE10
+Mcu.Pin13=PA7
+SH.S_TIM2_CH4.0=TIM2_CH4,PWM Generation4 CH4
+Mcu.Pin14=PC5
+Mcu.Pin19=PE13
+ProjectManager.ComputerToolchain=false
+Mcu.Pin17=PE11
+RCC.HSI_VALUE=16000000
+Mcu.Pin18=PE12
+VP_TIM4_VS_ClockSourceINT.Mode=Internal
+SAI1.VirtualProtocol-SAI_B_BASIC=VM_BASIC_PROTOCOL
+NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
+ADC1.NbrOfConversionFlag=1
+Mcu.Pin11=PA5
+Mcu.Pin12=PA6
+RCC.PLLN=20
+Mcu.Pin10=PA3
+PB7.Locked=true
+PE3.Signal=SAI1_SD_B
+PA2.Mode=Asynchronous
+PB8.Signal=S_TIM4_CH3
+VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Signal=LPTIM1_VS_LPTIM_counterModeInternalClock
+RCC.PWRFreq_Value=80000000
+PC9.Signal=SDMMC1_D1
+PD2.Signal=SDMMC1_CMD
+RCC.I2C2Freq_Value=80000000
+RCC.APB1Freq_Value=80000000
+SAI1.InitProtocol-SAI_B_SyncSlave=Enable
+ProjectManager.DeviceId=STM32L475VETx
+ProjectManager.LibraryCopy=0
+PE15.Mode=Single Bank
+PA7.Signal=SPI1_MOSI
diff --git a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
index 1b25bb7567..7dc7cc3ad7 100644
--- a/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
+++ b/bsp/stm32/stm32l475-atk-pandora/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
@@ -478,10 +478,9 @@ void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
     __HAL_RCC_GPIOB_CLK_ENABLE();
     /**SPI3 GPIO Configuration    
     PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
-    PB4 (NJTRST)     ------> SPI3_MISO
     PB5     ------> SPI3_MOSI 
     */
-    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
+    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
     GPIO_InitStruct.Pull = GPIO_NOPULL;
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
@@ -551,10 +550,9 @@ void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
   
     /**SPI3 GPIO Configuration    
     PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
-    PB4 (NJTRST)     ------> SPI3_MISO
     PB5     ------> SPI3_MOSI 
     */
-    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
+    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_5);
 
   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 

From ae724e447f951a1406f3dab75ffe84fc4a29072d Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Fri, 24 Apr 2020 02:46:01 +0800
Subject: [PATCH 53/83] [BSP] Add stm32l412-st-nucleo BSP

---
 bsp/stm32/stm32l412-st-nucleo/.config         |  357 +++
 bsp/stm32/stm32l412-st-nucleo/.gitignore      |   42 +
 bsp/stm32/stm32l412-st-nucleo/Kconfig         |   21 +
 bsp/stm32/stm32l412-st-nucleo/README.md       |  116 +
 bsp/stm32/stm32l412-st-nucleo/SConscript      |   15 +
 bsp/stm32/stm32l412-st-nucleo/SConstruct      |   60 +
 .../applications/SConscript                   |    9 +
 .../stm32l412-st-nucleo/applications/main.c   |   33 +
 .../board/CubeMX_Config/.mxproject            |   14 +
 .../board/CubeMX_Config/CubeMX_Config.ioc     |  201 ++
 .../board/CubeMX_Config/Inc/main.h            |   95 +
 .../CubeMX_Config/Inc/stm32l4xx_hal_conf.h    |  450 +++
 .../board/CubeMX_Config/Inc/stm32l4xx_it.h    |   69 +
 .../board/CubeMX_Config/Src/main.c            |  280 ++
 .../CubeMX_Config/Src/stm32l4xx_hal_msp.c     |  149 +
 .../board/CubeMX_Config/Src/stm32l4xx_it.c    |  203 ++
 .../CubeMX_Config/Src/system_stm32l4xx.c      |  337 ++
 bsp/stm32/stm32l412-st-nucleo/board/Kconfig   |   74 +
 .../stm32l412-st-nucleo/board/SConscript      |   39 +
 bsp/stm32/stm32l412-st-nucleo/board/board.c   |   87 +
 bsp/stm32/stm32l412-st-nucleo/board/board.h   |   41 +
 .../board/linker_scripts/link.icf             |   33 +
 .../board/linker_scripts/link.lds             |  158 +
 .../board/linker_scripts/link.sct             |   15 +
 .../stm32l412-st-nucleo/figures/board.jpg     |  Bin 0 -> 91973 bytes
 bsp/stm32/stm32l412-st-nucleo/project.ewd     | 2834 +++++++++++++++++
 bsp/stm32/stm32l412-st-nucleo/project.ewp     | 2329 ++++++++++++++
 bsp/stm32/stm32l412-st-nucleo/project.eww     |   10 +
 bsp/stm32/stm32l412-st-nucleo/project.uvoptx  |  186 ++
 bsp/stm32/stm32l412-st-nucleo/project.uvprojx |  893 ++++++
 bsp/stm32/stm32l412-st-nucleo/rtconfig.h      |  178 ++
 bsp/stm32/stm32l412-st-nucleo/rtconfig.py     |  144 +
 bsp/stm32/stm32l412-st-nucleo/template.ewp    | 2031 ++++++++++++
 bsp/stm32/stm32l412-st-nucleo/template.eww    |   10 +
 bsp/stm32/stm32l412-st-nucleo/template.uvoptx |  186 ++
 .../stm32l412-st-nucleo/template.uvprojx      |  386 +++
 36 files changed, 12085 insertions(+)
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/.config
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/.gitignore
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/Kconfig
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/README.md
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/SConscript
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/SConstruct
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/applications/SConscript
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/applications/main.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/.mxproject
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/main.h
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_hal_conf.h
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_it.h
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/main.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_it.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/system_stm32l4xx.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/Kconfig
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/SConscript
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/board.c
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/board.h
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.icf
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.sct
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/figures/board.jpg
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/project.ewd
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/project.ewp
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/project.eww
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/project.uvoptx
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/project.uvprojx
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/rtconfig.h
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/rtconfig.py
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/template.ewp
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/template.eww
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/template.uvoptx
 create mode 100644 bsp/stm32/stm32l412-st-nucleo/template.uvprojx

diff --git a/bsp/stm32/stm32l412-st-nucleo/.config b/bsp/stm32/stm32l412-st-nucleo/.config
new file mode 100644
index 0000000000..ed539bf2a8
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/.config
@@ -0,0 +1,357 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# RT-Thread Configuration
+#
+
+#
+# RT-Thread Kernel
+#
+CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_SMP is not set
+CONFIG_RT_ALIGN_SIZE=4
+# CONFIG_RT_THREAD_PRIORITY_8 is not set
+CONFIG_RT_THREAD_PRIORITY_32=y
+# CONFIG_RT_THREAD_PRIORITY_256 is not set
+CONFIG_RT_THREAD_PRIORITY_MAX=32
+CONFIG_RT_TICK_PER_SECOND=1000
+CONFIG_RT_USING_OVERFLOW_CHECK=y
+CONFIG_RT_USING_HOOK=y
+CONFIG_RT_USING_IDLE_HOOK=y
+CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
+CONFIG_IDLE_THREAD_STACK_SIZE=256
+# CONFIG_RT_USING_TIMER_SOFT is not set
+CONFIG_RT_DEBUG=y
+CONFIG_RT_DEBUG_COLOR=y
+# CONFIG_RT_DEBUG_INIT_CONFIG is not set
+# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
+# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
+# CONFIG_RT_DEBUG_IPC_CONFIG is not set
+# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
+# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
+# CONFIG_RT_DEBUG_MEM_CONFIG is not set
+# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
+# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
+# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
+
+#
+# Inter-Thread communication
+#
+CONFIG_RT_USING_SEMAPHORE=y
+CONFIG_RT_USING_MUTEX=y
+CONFIG_RT_USING_EVENT=y
+CONFIG_RT_USING_MAILBOX=y
+CONFIG_RT_USING_MESSAGEQUEUE=y
+# CONFIG_RT_USING_SIGNALS is not set
+
+#
+# Memory Management
+#
+CONFIG_RT_USING_MEMPOOL=y
+# CONFIG_RT_USING_MEMHEAP is not set
+# CONFIG_RT_USING_NOHEAP is not set
+CONFIG_RT_USING_SMALL_MEM=y
+# CONFIG_RT_USING_SLAB is not set
+# CONFIG_RT_USING_MEMTRACE is not set
+CONFIG_RT_USING_HEAP=y
+
+#
+# Kernel Device Object
+#
+CONFIG_RT_USING_DEVICE=y
+# CONFIG_RT_USING_DEVICE_OPS is not set
+# CONFIG_RT_USING_INTERRUPT_INFO is not set
+CONFIG_RT_USING_CONSOLE=y
+CONFIG_RT_CONSOLEBUF_SIZE=256
+CONFIG_RT_CONSOLE_DEVICE_NAME="uart2"
+CONFIG_RT_VER_NUM=0x40001
+CONFIG_ARCH_ARM=y
+CONFIG_ARCH_ARM_CORTEX_M=y
+CONFIG_ARCH_ARM_CORTEX_M4=y
+# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
+
+#
+# RT-Thread Components
+#
+CONFIG_RT_USING_COMPONENTS_INIT=y
+CONFIG_RT_USING_USER_MAIN=y
+CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048
+CONFIG_RT_MAIN_THREAD_PRIORITY=10
+
+#
+# C++ features
+#
+# CONFIG_RT_USING_CPLUSPLUS is not set
+
+#
+# Command shell
+#
+CONFIG_RT_USING_FINSH=y
+CONFIG_FINSH_THREAD_NAME="tshell"
+CONFIG_FINSH_USING_HISTORY=y
+CONFIG_FINSH_HISTORY_LINES=5
+CONFIG_FINSH_USING_SYMTAB=y
+CONFIG_FINSH_USING_DESCRIPTION=y
+# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
+CONFIG_FINSH_THREAD_PRIORITY=20
+CONFIG_FINSH_THREAD_STACK_SIZE=4096
+CONFIG_FINSH_CMD_SIZE=80
+# CONFIG_FINSH_USING_AUTH is not set
+CONFIG_FINSH_USING_MSH=y
+CONFIG_FINSH_USING_MSH_DEFAULT=y
+CONFIG_FINSH_USING_MSH_ONLY=y
+CONFIG_FINSH_ARG_MAX=10
+
+#
+# Device virtual file system
+#
+# CONFIG_RT_USING_DFS is not set
+
+#
+# Device Drivers
+#
+CONFIG_RT_USING_DEVICE_IPC=y
+CONFIG_RT_PIPE_BUFSZ=512
+CONFIG_RT_USING_SERIAL=y
+CONFIG_RT_SERIAL_USING_DMA=y
+# CONFIG_RT_USING_CAN is not set
+# CONFIG_RT_USING_HWTIMER is not set
+# CONFIG_RT_USING_CPUTIME is not set
+# CONFIG_RT_USING_I2C is not set
+CONFIG_RT_USING_PIN=y
+# CONFIG_RT_USING_ADC is not set
+# CONFIG_RT_USING_PWM is not set
+# CONFIG_RT_USING_MTD_NOR is not set
+# CONFIG_RT_USING_MTD_NAND is not set
+# CONFIG_RT_USING_MTD is not set
+# CONFIG_RT_USING_PM is not set
+CONFIG_RT_USING_RTC=y
+# CONFIG_RT_USING_SOFT_RTC is not set
+# CONFIG_RT_USING_SDIO is not set
+# CONFIG_RT_USING_SPI is not set
+CONFIG_RT_USING_WDT=y
+# CONFIG_RT_USING_AUDIO is not set
+
+#
+# Using WiFi
+#
+# CONFIG_RT_USING_WIFI is not set
+
+#
+# Using USB
+#
+# CONFIG_RT_USING_USB_HOST is not set
+# CONFIG_RT_USING_USB_DEVICE is not set
+
+#
+# POSIX layer and C standard library
+#
+CONFIG_RT_USING_LIBC=y
+# CONFIG_RT_USING_PTHREADS is not set
+
+#
+# Network
+#
+
+#
+# Socket abstraction layer
+#
+# CONFIG_RT_USING_SAL is not set
+
+#
+# light weight TCP/IP stack
+#
+# CONFIG_RT_USING_LWIP is not set
+
+#
+# Modbus master and slave stack
+#
+# CONFIG_RT_USING_MODBUS is not set
+
+#
+# AT commands
+#
+# CONFIG_RT_USING_AT is not set
+
+#
+# VBUS(Virtual Software BUS)
+#
+# CONFIG_RT_USING_VBUS is not set
+
+#
+# Utilities
+#
+# CONFIG_RT_USING_LOGTRACE is not set
+# CONFIG_RT_USING_RYM is not set
+# CONFIG_RT_USING_ULOG is not set
+# CONFIG_RT_USING_UTEST is not set
+
+#
+# ARM CMSIS
+#
+# CONFIG_RT_USING_CMSIS_OS is not set
+# CONFIG_RT_USING_RTT_CMSIS is not set
+# CONFIG_RT_USING_LWP is not set
+
+#
+# RT-Thread online packages
+#
+
+#
+# IoT - internet of things
+#
+# CONFIG_PKG_USING_PAHOMQTT is not set
+# CONFIG_PKG_USING_WEBCLIENT is not set
+# CONFIG_PKG_USING_WEBNET is not set
+# CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_WEBTERMINAL is not set
+# CONFIG_PKG_USING_CJSON is not set
+# CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LJSON is not set
+# CONFIG_PKG_USING_EZXML is not set
+# CONFIG_PKG_USING_NANOPB is not set
+
+#
+# Wi-Fi
+#
+
+#
+# Marvell WiFi
+#
+# CONFIG_PKG_USING_WLANMARVELL is not set
+
+#
+# Wiced WiFi
+#
+# CONFIG_PKG_USING_WLAN_WICED is not set
+# CONFIG_PKG_USING_RW007 is not set
+# CONFIG_PKG_USING_COAP is not set
+# CONFIG_PKG_USING_NOPOLL is not set
+# CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_WIZNET is not set
+
+#
+# IoT Cloud
+#
+# CONFIG_PKG_USING_ONENET is not set
+# CONFIG_PKG_USING_GAGENT_CLOUD is not set
+# CONFIG_PKG_USING_ALI_IOTKIT is not set
+# CONFIG_PKG_USING_AZURE is not set
+# CONFIG_PKG_USING_TENCENT_IOTKIT is not set
+# CONFIG_PKG_USING_NIMBLE is not set
+
+#
+# security packages
+#
+# CONFIG_PKG_USING_MBEDTLS is not set
+# CONFIG_PKG_USING_libsodium is not set
+# CONFIG_PKG_USING_TINYCRYPT is not set
+
+#
+# language packages
+#
+# CONFIG_PKG_USING_LUA is not set
+# CONFIG_PKG_USING_JERRYSCRIPT is not set
+# CONFIG_PKG_USING_MICROPYTHON is not set
+
+#
+# multimedia packages
+#
+# CONFIG_PKG_USING_OPENMV is not set
+# CONFIG_PKG_USING_MUPDF is not set
+
+#
+# tools packages
+#
+# CONFIG_PKG_USING_CMBACKTRACE is not set
+# CONFIG_PKG_USING_EASYFLASH is not set
+# CONFIG_PKG_USING_EASYLOGGER is not set
+# CONFIG_PKG_USING_SYSTEMVIEW is not set
+# CONFIG_PKG_USING_RDB is not set
+# CONFIG_PKG_USING_QRCODE is not set
+# CONFIG_PKG_USING_ULOG_EASYFLASH is not set
+# CONFIG_PKG_USING_ADBD is not set
+
+#
+# system packages
+#
+# CONFIG_PKG_USING_GUIENGINE is not set
+# CONFIG_PKG_USING_PERSIMMON is not set
+# CONFIG_PKG_USING_CAIRO is not set
+# CONFIG_PKG_USING_PIXMAN is not set
+# CONFIG_PKG_USING_LWEXT4 is not set
+# CONFIG_PKG_USING_PARTITION is not set
+# CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_SQLITE is not set
+# CONFIG_PKG_USING_RTI is not set
+# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
+# CONFIG_PKG_USING_CMSIS is not set
+# CONFIG_PKG_USING_DFS_YAFFS is not set
+# CONFIG_PKG_USING_LITTLEFS is not set
+
+#
+# peripheral libraries and drivers
+#
+# CONFIG_PKG_USING_REALTEK_AMEBA is not set
+# CONFIG_PKG_USING_SHT2X is not set
+# CONFIG_PKG_USING_AHT10 is not set
+# CONFIG_PKG_USING_AP3216C is not set
+# CONFIG_PKG_USING_STM32_SDIO is not set
+# CONFIG_PKG_USING_ICM20608 is not set
+# CONFIG_PKG_USING_U8G2 is not set
+# CONFIG_PKG_USING_BUTTON is not set
+# CONFIG_PKG_USING_MPU6XXX is not set
+# CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_KENDRYTE_SDK is not set
+
+#
+# miscellaneous packages
+#
+# CONFIG_PKG_USING_LIBCSV is not set
+# CONFIG_PKG_USING_OPTPARSE is not set
+# CONFIG_PKG_USING_FASTLZ is not set
+# CONFIG_PKG_USING_MINILZO is not set
+# CONFIG_PKG_USING_QUICKLZ is not set
+# CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_CANFESTIVAL is not set
+# CONFIG_PKG_USING_ZLIB is not set
+# CONFIG_PKG_USING_DSTR is not set
+# CONFIG_PKG_USING_TINYFRAME is not set
+# CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+
+#
+# samples: kernel and components samples
+#
+# CONFIG_PKG_USING_KERNEL_SAMPLES is not set
+# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set
+# CONFIG_PKG_USING_NETWORK_SAMPLES is not set
+# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
+# CONFIG_PKG_USING_HELLO is not set
+# CONFIG_PKG_USING_VI is not set
+CONFIG_SOC_FAMILY_STM32=y
+CONFIG_SOC_SERIES_STM32L4=y
+
+#
+# Hardware Drivers Config
+#
+CONFIG_SOC_STM32L432KC=y
+
+#
+# Onboard Peripheral Drivers
+#
+CONFIG_BSP_USING_STLINK_TO_USART=y
+
+#
+# On-chip Peripheral Drivers
+#
+CONFIG_BSP_USING_GPIO=y
+CONFIG_BSP_USING_UART=y
+CONFIG_BSP_USING_UART2=y
+# CONFIG_BSP_UART2_RX_USING_DMA is not set
+# CONFIG_BSP_USING_ON_CHIP_FLASH is not set
+# CONFIG_BSP_USING_ONCHIP_RTC is not set
+# CONFIG_BSP_USING_WDT is not set
+
+#
+# Board extended module Drivers
+#
diff --git a/bsp/stm32/stm32l412-st-nucleo/.gitignore b/bsp/stm32/stm32l412-st-nucleo/.gitignore
new file mode 100644
index 0000000000..7221bde019
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/.gitignore
@@ -0,0 +1,42 @@
+*.pyc
+*.map
+*.dblite
+*.elf
+*.bin
+*.hex
+*.axf
+*.exe
+*.pdb
+*.idb
+*.ilk
+*.old
+build
+Debug
+documentation/html
+packages/
+*~
+*.o
+*.obj
+*.out
+*.bak
+*.dep
+*.lib
+*.i
+*.d
+.DS_Stor*
+.config 3
+.config 4
+.config 5
+Midea-X1
+*.uimg
+GPATH
+GRTAGS
+GTAGS
+.vscode
+JLinkLog.txt
+JLinkSettings.ini
+DebugConfig/
+RTE/
+settings/
+*.uvguix*
+cconfig.h
diff --git a/bsp/stm32/stm32l412-st-nucleo/Kconfig b/bsp/stm32/stm32l412-st-nucleo/Kconfig
new file mode 100644
index 0000000000..8cbc7b71a8
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/Kconfig
@@ -0,0 +1,21 @@
+mainmenu "RT-Thread Configuration"
+
+config BSP_DIR
+    string
+    option env="BSP_ROOT"
+    default "."
+
+config RTT_DIR
+    string
+    option env="RTT_ROOT"
+    default "../../.."
+
+config PKGS_DIR
+    string
+    option env="PKGS_ROOT"
+    default "packages"
+ 
+source "$RTT_DIR/Kconfig"
+source "$PKGS_DIR/Kconfig"
+source "../libraries/Kconfig"
+source "board/Kconfig"
diff --git a/bsp/stm32/stm32l412-st-nucleo/README.md b/bsp/stm32/stm32l412-st-nucleo/README.md
new file mode 100644
index 0000000000..73b83e6fee
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/README.md
@@ -0,0 +1,116 @@
+# NUCLEO32-L412 开发板 BSP 说明
+
+## 简介
+
+本文档为ST官方 NUCLEO32-L412 开发板的 BSP (板级支持包) 说明。
+
+主要内容如下：
+
+- 开发板资源介绍
+- BSP 快速上手
+- 进阶使用方法
+
+通过阅读快速上手章节开发者可以快速地上手该 BSP，将 RT-Thread 运行在开发板上。在进阶使用指南章节，将会介绍更多高级功能，帮助开发者利用 RT-Thread 驱动更多板载资源。
+
+## 开发板介绍
+
+对于 NUCLEO32-L412，内核是 Cortex-M4，绿色的 Nucleo 标志显示了这款芯片是低功耗系列，板载 ST-LINK/V2-1 调试器/编程器，迷你尺寸，mirco USB 接口，可数的外设，Arduino™ nano 兼容的接口。
+
+开发板外观如下图所示：
+
+![board](figures/board.jpg)
+
+该开发板常用 **板载资源** 如下：
+
+- MCU：STM32L412RBT6P，主频 80MHz，128KB FLASH ，40KB RAM。
+- 常用外设
+  - LED：4个，LD1（COM 双色），LD2（5V_USB 红色），LD3（5V_PWR 绿色），LD4（USER 绿色）
+  - 按键：2个，用户按键（B1），复位按键（B2）
+- 常用接口：USB 支持 3 种不同接口：虚拟 COM 端口、大容量存储和调试端口。
+- 调试接口：板载 ST-LINK/V2-1 调试器。
+
+开发板更多详细信息请参考【STMicroelectronics】 [NUCLEO-L412RB-P](https://www.st.com/content/st_com/en/products/evaluation-tools/product-evaluation-tools/mcu-mpu-eval-tools/stm32-mcu-mpu-eval-tools/stm32-nucleo-boards/nucleo-l412rb-p.html)。
+
+## 外设支持
+
+本 BSP 目前对外设的支持情况如下：
+
+| **板载外设**      | **支持情况** | **备注**                              |
+| :----------------- | :----------: | :------------------------------------- |
+| 板载 ST-LINK 转串口 |     支持     | UART2                            |
+| **片上外设**      | **支持情况** | **备注**                              |
+| GPIO              |     支持     | PA0, PA1... PC15 ---> PIN: 0, 1...47 |
+| UART              |     支持     | UART2                           |
+| SPI               |   暂不支持   | SPI1 即将支持                            |
+| I2C               |   暂不支持   | 软件 I2C 即将支持                      |
+| RTC               |   支持      | 支持外部晶振和内部低速时钟 |
+| PWM               |   暂不支持   | 即将支持                              |
+| USB Device        |   暂不支持   | 即将支持                             |
+| IWG               |   支持      | 独立看门狗，未开启窗口模式              |
+| **扩展模块**      | **支持情况** | **备注**                              |
+
+
+## 使用说明
+
+使用说明分为如下两个章节：
+
+- 快速上手
+
+    本章节是为刚接触 RT-Thread 的新手准备的使用说明，遵循简单的步骤即可将 RT-Thread 操作系统运行在该开发板上，看到实验效果 。
+
+- 进阶使用
+
+    本章节是为需要在 RT-Thread 操作系统上使用更多开发板资源的开发者准备的。通过使用 ENV 工具对 BSP 进行配置，可以开启更多板载资源，实现更多高级功能。
+
+
+### 快速上手
+
+本 BSP 为开发者提供 MDK5 和 IAR 工程，并且支持 GCC 开发环境。下面以 MDK5 开发环境为例，介绍如何将系统运行起来。
+
+#### 硬件连接
+
+使用数据线连接开发板到 PC，打开电源开关。
+
+#### 编译下载
+
+双击 project.uvprojx 文件，打开 MDK5 工程，编译并下载程序到开发板。
+
+> 工程默认配置使用 ST-LINK 仿真器下载程序，在通过 microUSB 连接开发板的基础上，点击下载按钮即可下载程序到开发板
+
+#### 运行结果
+
+下载程序成功之后，系统会自动运行，观察开发板上 LED 的运行效果，红色 LD1 和 LD2 常亮、黄色色 LD3 会周期性闪烁。
+
+USB 虚拟 COM 端口默认连接串口 2，在终端工具里打开相应的串口（115200-8-1-N），复位设备后，可以看到 RT-Thread 的输出信息:
+
+```bash
+ \ | /
+- RT -     Thread Operating System
+ / | \     4.0.0 build Jan  9 2020
+ 2006 - 2020 Copyright by rt-thread team
+msh >
+```
+### 进阶使用
+
+此 BSP 默认只开启了 GPIO 和 串口2 的功能，如果需使用更多高级功能，需要利用 ENV 工具对 BSP 进行配置，步骤如下：
+
+1. 在 bsp 下打开 env 工具。
+
+2. 输入`menuconfig`命令配置工程，配置好之后保存退出。
+
+3. 输入`pkgs --update`命令更新软件包。
+
+4. 输入`scons --target=mdk4/mdk5/iar` 命令重新生成工程。
+
+本章节更多详细的介绍请参考 [STM32 系列 BSP 外设驱动使用教程](../docs/STM32系列BSP外设驱动使用教程.md)。
+
+## 注意事项
+
+- 开机时如果不能打印 RT-Thread 版本信息，请将BSP中串口 GPIO 速率调低
+- 开机时如果不能打印 RT-Thread 版本信息，请重新选择 PC 端串口调试软件的串口号
+
+## 联系人信息
+
+维护人:
+
+-  [luhuadong](https://github.com/luhuadong), 邮箱：<luhuadong@163.com>
\ No newline at end of file
diff --git a/bsp/stm32/stm32l412-st-nucleo/SConscript b/bsp/stm32/stm32l412-st-nucleo/SConscript
new file mode 100644
index 0000000000..20f7689c53
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/SConscript
@@ -0,0 +1,15 @@
+# for module compiling
+import os
+Import('RTT_ROOT')
+from building import *
+
+cwd = GetCurrentDir()
+objs = []
+list = os.listdir(cwd)
+
+for d in list:
+    path = os.path.join(cwd, d)
+    if os.path.isfile(os.path.join(path, 'SConscript')):
+        objs = objs + SConscript(os.path.join(d, 'SConscript'))
+
+Return('objs')
diff --git a/bsp/stm32/stm32l412-st-nucleo/SConstruct b/bsp/stm32/stm32l412-st-nucleo/SConstruct
new file mode 100644
index 0000000000..c4b3facad7
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/SConstruct
@@ -0,0 +1,60 @@
+import os
+import sys
+import rtconfig
+
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+else:
+    RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..')
+
+sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')]
+try:
+    from building import *
+except:
+    print('Cannot found RT-Thread root directory, please check RTT_ROOT')
+    print(RTT_ROOT)
+    exit(-1)
+
+TARGET = 'rt-thread.' + rtconfig.TARGET_EXT
+
+DefaultEnvironment(tools=[])
+env = Environment(tools = ['mingw'],
+    AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS,
+    CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS,
+    AR = rtconfig.AR, ARFLAGS = '-rc',
+    CXX = rtconfig.CXX, CXXFLAGS = rtconfig.CXXFLAGS,
+    LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS)
+env.PrependENVPath('PATH', rtconfig.EXEC_PATH)
+
+if rtconfig.PLATFORM == 'iar':
+    env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES'])
+    env.Replace(ARFLAGS = [''])
+    env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map')
+
+Export('RTT_ROOT')
+Export('rtconfig')
+
+SDK_ROOT = os.path.abspath('./')
+
+if os.path.exists(SDK_ROOT + '/libraries'):
+    libraries_path_prefix = SDK_ROOT + '/libraries'
+else:
+    libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries'
+
+SDK_LIB = libraries_path_prefix
+Export('SDK_LIB')
+
+# prepare building environment
+objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False)
+
+stm32_library = 'STM32L4xx_HAL'
+rtconfig.BSP_LIBRARY_TYPE = stm32_library
+
+# include libraries
+objs.extend(SConscript(os.path.join(libraries_path_prefix, stm32_library, 'SConscript')))
+
+# include drivers
+objs.extend(SConscript(os.path.join(libraries_path_prefix, 'HAL_Drivers', 'SConscript')))
+
+# make a building
+DoBuilding(TARGET, objs)
diff --git a/bsp/stm32/stm32l412-st-nucleo/applications/SConscript b/bsp/stm32/stm32l412-st-nucleo/applications/SConscript
new file mode 100644
index 0000000000..4939638d41
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/applications/SConscript
@@ -0,0 +1,9 @@
+from building import *
+
+cwd     = GetCurrentDir()
+src     = Glob('*.c')
+CPPPATH = [str(Dir('#')), cwd]
+
+group = DefineGroup('Applications', src, depend = [''], CPPPATH = CPPPATH)
+
+Return('group')
diff --git a/bsp/stm32/stm32l412-st-nucleo/applications/main.c b/bsp/stm32/stm32l412-st-nucleo/applications/main.c
new file mode 100644
index 0000000000..ad5174ccb7
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/applications/main.c
@@ -0,0 +1,33 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-24     luhuadong    first version
+ */
+
+#include <rtthread.h>
+#include <rtdevice.h>
+#include <board.h>
+
+/* defined the LED0 pin: PB3 */
+#define LED0_PIN    GET_PIN(B, 3)
+
+int main(void)
+{
+    int count = 1;
+    /* set LED0 pin mode to output */
+    rt_pin_mode(LED0_PIN, PIN_MODE_OUTPUT);
+
+    while (count++)
+    {
+        rt_pin_write(LED0_PIN, PIN_HIGH);
+        rt_thread_mdelay(500);
+        rt_pin_write(LED0_PIN, PIN_LOW);
+        rt_thread_mdelay(500);
+    }
+
+    return RT_EOK;
+}
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/.mxproject b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/.mxproject
new file mode 100644
index 0000000000..2bfa20ea63
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/.mxproject
@@ -0,0 +1,14 @@
+[PreviousGenFiles]
+HeaderPath=/home/rudy/workspace_hd/Projects/rt-thread/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc
+HeaderFiles=stm32l4xx_it.h;stm32l4xx_hal_conf.h;main.h;
+SourcePath=/home/rudy/workspace_hd/Projects/rt-thread/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src
+SourceFiles=stm32l4xx_it.c;stm32l4xx_hal_msp.c;main.c;
+
+[PreviousLibFiles]
+LibFiles=Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h;Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ramfunc.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h;Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_exti.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l412xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h;Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/tz_context.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/mpu_armv8.h;
+
+[PreviousUsedIarFiles]
+SourceFiles=../Src/main.c;../Src/stm32l4xx_it.c;../Src/stm32l4xx_hal_msp.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..//Src/system_stm32l4xx.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c;../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c;..//Src/system_stm32l4xx.c;../Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c;;
+HeaderPath=../Drivers/STM32L4xx_HAL_Driver/Inc;../Drivers/STM32L4xx_HAL_Driver/Inc/Legacy;../Drivers/CMSIS/Device/ST/STM32L4xx/Include;../Drivers/CMSIS/Include;../Inc;
+CDefines=USE_HAL_DRIVER;STM32L412xx;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
new file mode 100644
index 0000000000..4727ba50c3
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc
@@ -0,0 +1,201 @@
+#MicroXplorer Configuration settings - do not modify
+File.Version=6
+KeepUserPlacement=false
+Mcu.Family=STM32L4
+Mcu.IP0=NVIC
+Mcu.IP1=RCC
+Mcu.IP2=SYS
+Mcu.IP3=USART2
+Mcu.IPNb=4
+Mcu.Name=STM32L412RBTxP
+Mcu.Package=LQFP64
+Mcu.Pin0=PC13
+Mcu.Pin1=PC14-OSC32_IN (PC14)
+Mcu.Pin10=PA7
+Mcu.Pin11=PB13
+Mcu.Pin12=PA13 (JTMS/SWDIO)
+Mcu.Pin13=PA14 (JTCK/SWCLK)
+Mcu.Pin14=PB3 (JTDO/TRACESWO)
+Mcu.Pin15=VP_SYS_VS_Systick
+Mcu.Pin2=PC15-OSC32_OUT (PC15)
+Mcu.Pin3=PH0-OSC_IN (PH0)
+Mcu.Pin4=PH1-OSC_OUT (PH1)
+Mcu.Pin5=PA2
+Mcu.Pin6=PA3
+Mcu.Pin7=PA4
+Mcu.Pin8=PA5
+Mcu.Pin9=PA6
+Mcu.PinsNb=16
+Mcu.ThirdPartyNb=0
+Mcu.UserConstants=
+Mcu.UserName=STM32L412RBTxP
+MxCube.Version=5.5.0
+MxDb.Version=DB.5.0.50
+NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.ForceEnableDMAVector=true
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
+NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:true\:true
+NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false
+PA13\ (JTMS/SWDIO).GPIOParameters=GPIO_Label
+PA13\ (JTMS/SWDIO).GPIO_Label=TMS
+PA13\ (JTMS/SWDIO).Locked=true
+PA13\ (JTMS/SWDIO).Mode=Serial_Wire
+PA13\ (JTMS/SWDIO).Signal=SYS_JTMS-SWDIO
+PA14\ (JTCK/SWCLK).GPIOParameters=GPIO_Label
+PA14\ (JTCK/SWCLK).GPIO_Label=TCK
+PA14\ (JTCK/SWCLK).Locked=true
+PA14\ (JTCK/SWCLK).Mode=Serial_Wire
+PA14\ (JTCK/SWCLK).Signal=SYS_JTCK-SWCLK
+PA2.GPIOParameters=GPIO_Speed,GPIO_PuPd,GPIO_Label
+PA2.GPIO_Label=USART_TX
+PA2.GPIO_PuPd=GPIO_NOPULL
+PA2.GPIO_Speed=GPIO_SPEED_FREQ_VERY_HIGH
+PA2.Locked=true
+PA2.Mode=Asynchronous
+PA2.Signal=USART2_TX
+PA3.GPIOParameters=GPIO_Speed,GPIO_PuPd,GPIO_Label
+PA3.GPIO_Label=USART_RX
+PA3.GPIO_PuPd=GPIO_NOPULL
+PA3.GPIO_Speed=GPIO_SPEED_FREQ_VERY_HIGH
+PA3.Locked=true
+PA3.Mode=Asynchronous
+PA3.Signal=USART2_RX
+PA4.GPIOParameters=GPIO_Label
+PA4.GPIO_Label=SMPS_EN [ADP5301ACBZ_VEN]
+PA4.Locked=true
+PA4.Signal=GPIO_Output
+PA5.GPIOParameters=GPIO_Speed,GPIO_PuPd,GPIO_Label,GPIO_ModeDefaultOutputPP
+PA5.GPIO_Label=SMPS_V1
+PA5.GPIO_ModeDefaultOutputPP=GPIO_MODE_OUTPUT_PP
+PA5.GPIO_PuPd=GPIO_NOPULL
+PA5.GPIO_Speed=GPIO_SPEED_FREQ_LOW
+PA5.Locked=true
+PA5.Signal=GPIO_Output
+PA6.GPIOParameters=GPIO_PuPd,GPIO_Label
+PA6.GPIO_Label=SMPS_PG [ADP5301ACBZ_OUTOK]
+PA6.GPIO_PuPd=GPIO_PULLUP
+PA6.Locked=true
+PA6.Signal=GPIO_Input
+PA7.GPIOParameters=GPIO_Label
+PA7.GPIO_Label=SMPS_SW [TS3A44159PWR_IN1_2]
+PA7.Locked=true
+PA7.Signal=GPIO_Output
+PB13.GPIOParameters=GPIO_Label
+PB13.GPIO_Label=LD4 [green Led]
+PB13.Locked=true
+PB13.Signal=GPIO_Output
+PB3\ (JTDO/TRACESWO).GPIOParameters=GPIO_Label
+PB3\ (JTDO/TRACESWO).GPIO_Label=SWO
+PB3\ (JTDO/TRACESWO).Locked=true
+PB3\ (JTDO/TRACESWO).Signal=SYS_JTDO-SWO
+PC13.GPIOParameters=GPIO_PuPd,GPIO_Label,GPIO_ModeDefaultEXTI
+PC13.GPIO_Label=B1 [Blue PushButton]
+PC13.GPIO_ModeDefaultEXTI=GPIO_MODE_IT_FALLING
+PC13.GPIO_PuPd=GPIO_NOPULL
+PC13.Locked=true
+PC13.Signal=GPXTI13
+PC14-OSC32_IN\ (PC14).Locked=true
+PC14-OSC32_IN\ (PC14).Mode=LSE-External-Oscillator
+PC14-OSC32_IN\ (PC14).Signal=RCC_OSC32_IN
+PC15-OSC32_OUT\ (PC15).Locked=true
+PC15-OSC32_OUT\ (PC15).Mode=LSE-External-Oscillator
+PC15-OSC32_OUT\ (PC15).Signal=RCC_OSC32_OUT
+PCC.Checker=false
+PCC.Line=STM32L4x2
+PCC.MCU=STM32L412RBTxP
+PCC.PartNumber=STM32L412RBTxP
+PCC.Seq0=0
+PCC.Series=STM32L4
+PCC.Temperature=25
+PCC.Vdd=3.0
+PH0-OSC_IN\ (PH0).GPIOParameters=GPIO_Label
+PH0-OSC_IN\ (PH0).GPIO_Label=MCO
+PH0-OSC_IN\ (PH0).Locked=true
+PH0-OSC_IN\ (PH0).Mode=HSE-External-Clock-Source
+PH0-OSC_IN\ (PH0).Signal=RCC_OSC_IN
+PH1-OSC_OUT\ (PH1).Locked=true
+PH1-OSC_OUT\ (PH1).Signal=RCC_OSC_OUT
+PinOutPanel.RotationAngle=0
+ProjectManager.AskForMigrate=true
+ProjectManager.BackupPrevious=false
+ProjectManager.CompilerOptimize=6
+ProjectManager.ComputerToolchain=false
+ProjectManager.CoupleFile=false
+ProjectManager.CustomerFirmwarePackage=
+ProjectManager.DefaultFWLocation=true
+ProjectManager.DeletePrevious=true
+ProjectManager.DeviceId=STM32L412RBTxP
+ProjectManager.FirmwarePackage=STM32Cube FW_L4 V1.15.1
+ProjectManager.FreePins=false
+ProjectManager.HalAssertFull=false
+ProjectManager.HeapSize=0x200
+ProjectManager.KeepUserCode=true
+ProjectManager.LastFirmware=true
+ProjectManager.LibraryCopy=0
+ProjectManager.MainLocation=Src
+ProjectManager.NoMain=false
+ProjectManager.PreviousToolchain=
+ProjectManager.ProjectBuild=false
+ProjectManager.ProjectFileName=CubeMX_Config.ioc
+ProjectManager.ProjectName=CubeMX_Config
+ProjectManager.StackSize=0x400
+ProjectManager.TargetToolchain=EWARM V8.32
+ProjectManager.ToolChainLocation=
+ProjectManager.UnderRoot=false
+ProjectManager.functionlistsort=
+RCC.ADCFreq_Value=80000000
+RCC.AHBFreq_Value=80000000
+RCC.APB1Freq_Value=80000000
+RCC.APB1TimFreq_Value=80000000
+RCC.APB2Freq_Value=80000000
+RCC.APB2TimFreq_Value=80000000
+RCC.CRSFreq_Value=48000000
+RCC.CortexFreq_Value=80000000
+RCC.FCLKCortexFreq_Value=80000000
+RCC.FLatency=FLASH_LATENCY_4
+RCC.FamilyName=M
+RCC.HCLKFreq_Value=80000000
+RCC.HSE_VALUE=8000000
+RCC.HSI48_VALUE=48000000
+RCC.HSICalibrationValue=16
+RCC.HSI_VALUE=16000000
+RCC.I2C1Freq_Value=80000000
+RCC.I2C2Freq_Value=80000000
+RCC.I2C3Freq_Value=80000000
+RCC.IPParameters=ADCFreq_Value,AHBFreq_Value,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,CRSFreq_Value,CortexFreq_Value,FCLKCortexFreq_Value,FLatency,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI48_VALUE,HSICalibrationValue,HSI_VALUE,I2C1Freq_Value,I2C2Freq_Value,I2C3Freq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPUART1Freq_Value,LSCOPinFreq_Value,LSI_VALUE,MCO1PinFreq_Value,MSIAutoCalibration,MSI_VALUE,PLLN,PLLQoutputFreq_Value,PLLRCLKFreq_Value,PREFETCH_ENABLE,PWRFreq_Value,RNGFreq_Value,SYSCLKFreq_VALUE,SYSCLKSource,USART1Freq_Value,USART2Freq_Value,USART3Freq_Value,USBFreq_Value,VCOInputFreq_Value,VCOOutputFreq_Value
+RCC.LPTIM1Freq_Value=80000000
+RCC.LPTIM2Freq_Value=80000000
+RCC.LPUART1Freq_Value=80000000
+RCC.LSCOPinFreq_Value=32000
+RCC.LSI_VALUE=32000
+RCC.MCO1PinFreq_Value=80000000
+RCC.MSIAutoCalibration=DISABLED
+RCC.MSI_VALUE=4000000
+RCC.PLLN=40
+RCC.PLLQoutputFreq_Value=80000000
+RCC.PLLRCLKFreq_Value=80000000
+RCC.PREFETCH_ENABLE=1
+RCC.PWRFreq_Value=80000000
+RCC.RNGFreq_Value=4000000
+RCC.SYSCLKFreq_VALUE=80000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
+RCC.USART1Freq_Value=80000000
+RCC.USART2Freq_Value=80000000
+RCC.USART3Freq_Value=80000000
+RCC.USBFreq_Value=4000000
+RCC.VCOInputFreq_Value=4000000
+RCC.VCOOutputFreq_Value=160000000
+SH.GPXTI13.0=GPIO_EXTI13
+SH.GPXTI13.ConfNb=1
+USART2.IPParameters=VirtualMode-Asynchronous
+USART2.VirtualMode-Asynchronous=VM_ASYNC
+VP_SYS_VS_Systick.Mode=SysTick
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+board=NUCLEO-L412RB-P
+boardIOC=true
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/main.h b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/main.h
new file mode 100644
index 0000000000..b6a62ec316
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/main.h
@@ -0,0 +1,95 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.h
+  * @brief          : Header for main.c file.
+  *                   This file contains the common defines of the application.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32l4xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+#define B1_Pin GPIO_PIN_13
+#define B1_GPIO_Port GPIOC
+#define MCO_Pin GPIO_PIN_0
+#define MCO_GPIO_Port GPIOH
+#define USART_TX_Pin GPIO_PIN_2
+#define USART_TX_GPIO_Port GPIOA
+#define USART_RX_Pin GPIO_PIN_3
+#define USART_RX_GPIO_Port GPIOA
+#define SMPS_EN_Pin GPIO_PIN_4
+#define SMPS_EN_GPIO_Port GPIOA
+#define SMPS_V1_Pin GPIO_PIN_5
+#define SMPS_V1_GPIO_Port GPIOA
+#define SMPS_PG_Pin GPIO_PIN_6
+#define SMPS_PG_GPIO_Port GPIOA
+#define SMPS_SW_Pin GPIO_PIN_7
+#define SMPS_SW_GPIO_Port GPIOA
+#define LD4_Pin GPIO_PIN_13
+#define LD4_GPIO_Port GPIOB
+#define TMS_Pin GPIO_PIN_13
+#define TMS_GPIO_Port GPIOA
+#define TCK_Pin GPIO_PIN_14
+#define TCK_GPIO_Port GPIOA
+#define SWO_Pin GPIO_PIN_3
+#define SWO_GPIO_Port GPIOB
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_hal_conf.h b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_hal_conf.h
new file mode 100644
index 0000000000..b944963fc2
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_hal_conf.h
@@ -0,0 +1,450 @@
+/**
+  ******************************************************************************
+  * @file    stm32l4xx_hal_conf.h
+  * @brief   HAL configuration file.             
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; COPYRIGHT(c) 2020 STMicroelectronics</center></h2>
+  *
+  * Redistribution and use in source and binary forms, with or without modification,
+  * are permitted provided that the following conditions are met:
+  *   1. Redistributions of source code must retain the above copyright notice,
+  *      this list of conditions and the following disclaimer.
+  *   2. Redistributions in binary form must reproduce the above copyright notice,
+  *      this list of conditions and the following disclaimer in the documentation
+  *      and/or other materials provided with the distribution.
+  *   3. Neither the name of STMicroelectronics nor the names of its contributors
+  *      may be used to endorse or promote products derived from this software
+  *      without specific prior written permission.
+  *
+  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L4xx_HAL_CONF_H
+#define __STM32L4xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+  * @brief This is the list of modules to be used in the HAL driver 
+  */
+
+#define HAL_MODULE_ENABLED  
+/*#define HAL_ADC_MODULE_ENABLED   */
+/*#define HAL_CRYP_MODULE_ENABLED   */
+/*#define HAL_CAN_MODULE_ENABLED   */
+/*#define HAL_COMP_MODULE_ENABLED   */
+/*#define HAL_CRC_MODULE_ENABLED   */
+/*#define HAL_CRYP_MODULE_ENABLED   */
+/*#define HAL_DAC_MODULE_ENABLED   */
+/*#define HAL_DCMI_MODULE_ENABLED   */
+/*#define HAL_DMA2D_MODULE_ENABLED   */
+/*#define HAL_DFSDM_MODULE_ENABLED   */
+/*#define HAL_DSI_MODULE_ENABLED   */
+/*#define HAL_FIREWALL_MODULE_ENABLED   */
+/*#define HAL_GFXMMU_MODULE_ENABLED   */
+/*#define HAL_HCD_MODULE_ENABLED   */
+/*#define HAL_HASH_MODULE_ENABLED   */
+/*#define HAL_I2S_MODULE_ENABLED   */
+/*#define HAL_IRDA_MODULE_ENABLED   */
+/*#define HAL_IWDG_MODULE_ENABLED   */
+/*#define HAL_LTDC_MODULE_ENABLED   */
+/*#define HAL_LCD_MODULE_ENABLED   */
+/*#define HAL_LPTIM_MODULE_ENABLED   */
+/*#define HAL_MMC_MODULE_ENABLED   */
+/*#define HAL_NAND_MODULE_ENABLED   */
+/*#define HAL_NOR_MODULE_ENABLED   */
+/*#define HAL_OPAMP_MODULE_ENABLED   */
+/*#define HAL_OSPI_MODULE_ENABLED   */
+/*#define HAL_OSPI_MODULE_ENABLED   */
+/*#define HAL_PCD_MODULE_ENABLED   */
+/*#define HAL_PKA_MODULE_ENABLED   */
+/*#define HAL_QSPI_MODULE_ENABLED   */
+/*#define HAL_QSPI_MODULE_ENABLED   */
+/*#define HAL_RNG_MODULE_ENABLED   */
+/*#define HAL_RTC_MODULE_ENABLED   */
+/*#define HAL_SAI_MODULE_ENABLED   */
+/*#define HAL_SD_MODULE_ENABLED   */
+/*#define HAL_SMBUS_MODULE_ENABLED   */
+/*#define HAL_SMARTCARD_MODULE_ENABLED   */
+/*#define HAL_SPI_MODULE_ENABLED   */
+/*#define HAL_SRAM_MODULE_ENABLED   */
+/*#define HAL_SWPMI_MODULE_ENABLED   */
+/*#define HAL_TIM_MODULE_ENABLED   */
+/*#define HAL_TSC_MODULE_ENABLED   */
+#define HAL_UART_MODULE_ENABLED
+/*#define HAL_USART_MODULE_ENABLED   */
+/*#define HAL_WWDG_MODULE_ENABLED   */
+/*#define HAL_EXTI_MODULE_ENABLED   */
+/*#define HAL_PSSI_MODULE_ENABLED   */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED 
+#define HAL_I2C_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## Oscillator Values adaptation ####################*/
+/**
+  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSE is used as system clock source, directly or through the PLL).  
+  */
+#if !defined  (HSE_VALUE) 
+  #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSE_STARTUP_TIMEOUT)
+  #define HSE_STARTUP_TIMEOUT    ((uint32_t)100U)   /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief Internal Multiple Speed oscillator (MSI) default value.
+  *        This value is the default MSI range value after Reset.
+  */
+#if !defined  (MSI_VALUE)
+  #define MSI_VALUE    ((uint32_t)4000000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+/**
+  * @brief Internal High Speed oscillator (HSI) value.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSI is used as system clock source, directly or through the PLL). 
+  */
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @brief Internal High Speed oscillator (HSI48) value for USB FS, SDMMC and RNG.
+  *        This internal oscillator is mainly dedicated to provide a high precision clock to
+  *        the USB peripheral by means of a special Clock Recovery System (CRS) circuitry.
+  *        When the CRS is not used, the HSI48 RC oscillator runs on it default frequency
+  *        which is subject to manufacturing process variations.
+  */
+#if !defined  (HSI48_VALUE) 
+ #define HSI48_VALUE   ((uint32_t)48000000U) /*!< Value of the Internal High Speed oscillator for USB FS/SDMMC/RNG in Hz.
+                                              The real value my vary depending on manufacturing process variations.*/
+#endif /* HSI48_VALUE */
+
+/**
+  * @brief Internal Low Speed oscillator (LSI) value.
+  */
+#if !defined  (LSI_VALUE) 
+ #define LSI_VALUE  ((uint32_t)32000U)       /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */                      /*!< Value of the Internal Low Speed oscillator in Hz
+                                             The real value may vary depending on the variations
+                                             in voltage and temperature.*/
+
+/**
+  * @brief External Low Speed oscillator (LSE) value.
+  *        This value is used by the UART, RTC HAL module to compute the system frequency
+  */
+#if !defined  (LSE_VALUE)
+  #define LSE_VALUE    ((uint32_t)32768U) /*!< Value of the External oscillator in Hz*/
+#endif /* LSE_VALUE */
+
+#if !defined  (LSE_STARTUP_TIMEOUT)
+  #define LSE_STARTUP_TIMEOUT    ((uint32_t)5000U)   /*!< Time out for LSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief External clock source for SAI1 peripheral
+  *        This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source 
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_SAI1_CLOCK_VALUE)
+  #define EXTERNAL_SAI1_CLOCK_VALUE    ((uint32_t)48000U) /*!< Value of the SAI1 External clock source in Hz*/
+#endif /* EXTERNAL_SAI1_CLOCK_VALUE */
+
+/**
+  * @brief External clock source for SAI2 peripheral
+  *        This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source 
+  *        frequency.
+  */
+#if !defined  (EXTERNAL_SAI2_CLOCK_VALUE)
+  #define EXTERNAL_SAI2_CLOCK_VALUE    ((uint32_t)48000U) /*!< Value of the SAI2 External clock source in Hz*/
+#endif /* EXTERNAL_SAI2_CLOCK_VALUE */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+   ===  you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+  * @brief This is the HAL system configuration section
+  */     
+  
+#define  VDD_VALUE					  ((uint32_t)3300U) /*!< Value of VDD in mv */           
+#define  TICK_INT_PRIORITY            ((uint32_t)0U)    /*!< tick interrupt priority */            
+#define  USE_RTOS                     0U     
+#define  PREFETCH_ENABLE              1U
+#define  INSTRUCTION_CACHE_ENABLE     1U
+#define  DATA_CACHE_ENABLE            1U
+
+/* ########################## Assert Selection ############################## */
+/**
+  * @brief Uncomment the line below to expanse the "assert_param" macro in the 
+  *        HAL drivers code
+  */
+/* #define USE_FULL_ASSERT    1U */
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+ * Activated: CRC code is present inside driver
+ * Deactivated: CRC code cleaned from driver
+ */
+
+#define USE_SPI_CRC                   0U
+
+/* Includes ------------------------------------------------------------------*/
+/**
+  * @brief Include module's header file
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+  #include "stm32l4xx_hal_rcc.h"
+  #include "stm32l4xx_hal_rcc_ex.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+  #include "stm32l4xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+  #include "stm32l4xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+  #include "stm32l4xx_hal_dma.h"
+  #include "stm32l4xx_hal_dma_ex.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_DFSDM_MODULE_ENABLED
+  #include "stm32l4xx_hal_dfsdm.h"
+#endif /* HAL_DFSDM_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+  #include "stm32l4xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+  #include "stm32l4xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_CAN_MODULE_ENABLED
+  #include "stm32l4xx_hal_can.h"
+#endif /* HAL_CAN_MODULE_ENABLED */
+
+#ifdef HAL_COMP_MODULE_ENABLED
+  #include "stm32l4xx_hal_comp.h"
+#endif /* HAL_COMP_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+  #include "stm32l4xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+  #include "stm32l4xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+  #include "stm32l4xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_DCMI_MODULE_ENABLED
+  #include "stm32l4xx_hal_dcmi.h"
+#endif /* HAL_DCMI_MODULE_ENABLED */
+
+#ifdef HAL_DMA2D_MODULE_ENABLED
+  #include "stm32l4xx_hal_dma2d.h"
+#endif /* HAL_DMA2D_MODULE_ENABLED */
+
+#ifdef HAL_DSI_MODULE_ENABLED
+  #include "stm32l4xx_hal_dsi.h"
+#endif /* HAL_DSI_MODULE_ENABLED */
+
+#ifdef HAL_FIREWALL_MODULE_ENABLED
+  #include "stm32l4xx_hal_firewall.h"
+#endif /* HAL_FIREWALL_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+  #include "stm32l4xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_HASH_MODULE_ENABLED
+  #include "stm32l4xx_hal_hash.h"
+#endif /* HAL_HASH_MODULE_ENABLED */
+
+#ifdef HAL_SRAM_MODULE_ENABLED
+  #include "stm32l4xx_hal_sram.h"
+#endif /* HAL_SRAM_MODULE_ENABLED */
+
+#ifdef HAL_MMC_MODULE_ENABLED
+  #include "stm32l4xx_hal_mmc.h"
+#endif /* HAL_MMC_MODULE_ENABLED */
+
+#ifdef HAL_NOR_MODULE_ENABLED
+  #include "stm32l4xx_hal_nor.h"
+#endif /* HAL_NOR_MODULE_ENABLED */
+
+#ifdef HAL_NAND_MODULE_ENABLED
+  #include "stm32l4xx_hal_nand.h"
+#endif /* HAL_NAND_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+  #include "stm32l4xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+  #include "stm32l4xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LCD_MODULE_ENABLED
+  #include "stm32l4xx_hal_lcd.h"
+#endif /* HAL_LCD_MODULE_ENABLED */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+  #include "stm32l4xx_hal_lptim.h"
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+
+#ifdef HAL_LTDC_MODULE_ENABLED
+  #include "stm32l4xx_hal_ltdc.h"
+#endif /* HAL_LTDC_MODULE_ENABLED */
+
+#ifdef HAL_OPAMP_MODULE_ENABLED
+  #include "stm32l4xx_hal_opamp.h"
+#endif /* HAL_OPAMP_MODULE_ENABLED */
+
+#ifdef HAL_OSPI_MODULE_ENABLED
+  #include "stm32l4xx_hal_ospi.h"
+#endif /* HAL_OSPI_MODULE_ENABLED */
+
+#ifdef HAL_PKA_MODULE_ENABLED
+  #include "stm32l4xx_hal_pka.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+  #include "stm32l4xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_QSPI_MODULE_ENABLED
+  #include "stm32l4xx_hal_qspi.h"
+#endif /* HAL_QSPI_MODULE_ENABLED */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+  #include "stm32l4xx_hal_rng.h"
+#endif /* HAL_RNG_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+  #include "stm32l4xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SAI_MODULE_ENABLED
+  #include "stm32l4xx_hal_sai.h"
+#endif /* HAL_SAI_MODULE_ENABLED */
+
+#ifdef HAL_SD_MODULE_ENABLED
+  #include "stm32l4xx_hal_sd.h"
+#endif /* HAL_SD_MODULE_ENABLED */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+  #include "stm32l4xx_hal_smbus.h"
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+  #include "stm32l4xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_SWPMI_MODULE_ENABLED
+  #include "stm32l4xx_hal_swpmi.h"
+#endif /* HAL_SWPMI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+  #include "stm32l4xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_TSC_MODULE_ENABLED
+  #include "stm32l4xx_hal_tsc.h"
+#endif /* HAL_TSC_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+  #include "stm32l4xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+  #include "stm32l4xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+  #include "stm32l4xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+  #include "stm32l4xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+  #include "stm32l4xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+  #include "stm32l4xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+  #include "stm32l4xx_hal_hcd.h"
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+#ifdef HAL_GFXMMU_MODULE_ENABLED
+  #include "stm32l4xx_hal_gfxmmu.h"
+#endif /* HAL_GFXMMU_MODULE_ENABLED */
+
+#ifdef HAL_PSSI_MODULE_ENABLED
+  #include "stm32l4xx_hal_pssi.h"
+#endif /* HAL_PSSI_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for function's parameters check.
+  * @param  expr: If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed.
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+  void assert_failed(char *file, uint32_t line);
+#else
+  #define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L4xx_HAL_CONF_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_it.h b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_it.h
new file mode 100644
index 0000000000..1bedbf684d
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Inc/stm32l4xx_it.h
@@ -0,0 +1,69 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32l4xx_it.h
+  * @brief   This file contains the headers of the interrupt handlers.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+ ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32L4xx_IT_H
+#define __STM32L4xx_IT_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif 
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void MemManage_Handler(void);
+void BusFault_Handler(void);
+void UsageFault_Handler(void);
+void SVC_Handler(void);
+void DebugMon_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32L4xx_IT_H */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/main.c b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/main.c
new file mode 100644
index 0000000000..ce0385a5af
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/main.c
@@ -0,0 +1,280 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file           : main.c
+  * @brief          : Main program body
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+UART_HandleTypeDef huart2;
+
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_USART2_UART_Init(void);
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/**
+  * @brief  The application entry point.
+  * @retval int
+  */
+int main(void)
+{
+  /* USER CODE BEGIN 1 */
+
+  /* USER CODE END 1 */
+  
+
+  /* MCU Configuration--------------------------------------------------------*/
+
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+  HAL_Init();
+
+  /* USER CODE BEGIN Init */
+
+  /* USER CODE END Init */
+
+  /* Configure the system clock */
+  SystemClock_Config();
+
+  /* USER CODE BEGIN SysInit */
+
+  /* USER CODE END SysInit */
+
+  /* Initialize all configured peripherals */
+  MX_GPIO_Init();
+  MX_USART2_UART_Init();
+  /* USER CODE BEGIN 2 */
+
+  /* USER CODE END 2 */
+ 
+ 
+
+  /* Infinite loop */
+  /* USER CODE BEGIN WHILE */
+  while (1)
+  {
+    /* USER CODE END WHILE */
+
+    /* USER CODE BEGIN 3 */
+  }
+  /* USER CODE END 3 */
+}
+
+/**
+  * @brief System Clock Configuration
+  * @retval None
+  */
+void SystemClock_Config(void)
+{
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
+
+  /** Configure the main internal regulator output voltage 
+  */
+  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Initializes the CPU, AHB and APB busses clocks 
+  */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
+  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
+  RCC_OscInitStruct.MSICalibrationValue = 0;
+  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
+  RCC_OscInitStruct.PLL.PLLM = 1;
+  RCC_OscInitStruct.PLL.PLLN = 40;
+  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
+  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /** Initializes the CPU, AHB and APB busses clocks 
+  */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
+  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
+  {
+    Error_Handler();
+  }
+}
+
+/**
+  * @brief USART2 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART2_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART2_Init 0 */
+
+  /* USER CODE END USART2_Init 0 */
+
+  /* USER CODE BEGIN USART2_Init 1 */
+
+  /* USER CODE END USART2_Init 1 */
+  huart2.Instance = USART2;
+  huart2.Init.BaudRate = 115200;
+  huart2.Init.WordLength = UART_WORDLENGTH_8B;
+  huart2.Init.StopBits = UART_STOPBITS_1;
+  huart2.Init.Parity = UART_PARITY_NONE;
+  huart2.Init.Mode = UART_MODE_TX_RX;
+  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
+  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
+  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
+  if (HAL_UART_Init(&huart2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART2_Init 2 */
+
+  /* USER CODE END USART2_Init 2 */
+
+}
+
+/**
+  * @brief GPIO Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_GPIO_Init(void)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+
+  /* GPIO Ports Clock Enable */
+  __HAL_RCC_GPIOC_CLK_ENABLE();
+  __HAL_RCC_GPIOH_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
+  __HAL_RCC_GPIOB_CLK_ENABLE();
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
+
+  /*Configure GPIO pin : B1_Pin */
+  GPIO_InitStruct.Pin = B1_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
+
+  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
+  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+  /*Configure GPIO pin : SMPS_PG_Pin */
+  GPIO_InitStruct.Pin = SMPS_PG_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
+  GPIO_InitStruct.Pull = GPIO_PULLUP;
+  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
+
+  /*Configure GPIO pin : LD4_Pin */
+  GPIO_InitStruct.Pin = LD4_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
+
+}
+
+/* USER CODE BEGIN 4 */
+
+/* USER CODE END 4 */
+
+/**
+  * @brief  This function is executed in case of error occurrence.
+  * @retval None
+  */
+void Error_Handler(void)
+{
+  /* USER CODE BEGIN Error_Handler_Debug */
+  /* User can add his own implementation to report the HAL error return state */
+
+  /* USER CODE END Error_Handler_Debug */
+}
+
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  Reports the name of the source file and the source line number
+  *         where the assert_param error has occurred.
+  * @param  file: pointer to the source file name
+  * @param  line: assert_param error line source number
+  * @retval None
+  */
+void assert_failed(char *file, uint32_t line)
+{ 
+  /* USER CODE BEGIN 6 */
+  /* User can add his own implementation to report the file name and line number,
+     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+  /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
new file mode 100644
index 0000000000..4e7628b29c
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_hal_msp.c
@@ -0,0 +1,149 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * File Name          : stm32l4xx_hal_msp.c
+  * Description        : This file provides code for the MSP Initialization 
+  *                      and de-Initialization codes.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+ 
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+  * Initializes the Global MSP.
+  */
+void HAL_MspInit(void)
+{
+  /* USER CODE BEGIN MspInit 0 */
+
+  /* USER CODE END MspInit 0 */
+
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+  __HAL_RCC_PWR_CLK_ENABLE();
+
+  /* System interrupt init*/
+
+  /* USER CODE BEGIN MspInit 1 */
+
+  /* USER CODE END MspInit 1 */
+}
+
+/**
+* @brief UART MSP Initialization
+* This function configures the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspInit(UART_HandleTypeDef* huart)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspInit 0 */
+
+  /* USER CODE END USART2_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART2_CLK_ENABLE();
+  
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+  /* USER CODE BEGIN USART2_MspInit 1 */
+
+  /* USER CODE END USART2_MspInit 1 */
+  }
+
+}
+
+/**
+* @brief UART MSP De-Initialization
+* This function freeze the hardware resources used in this example
+* @param huart: UART handle pointer
+* @retval None
+*/
+void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
+{
+  if(huart->Instance==USART2)
+  {
+  /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+  /* USER CODE END USART2_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART2_CLK_DISABLE();
+  
+    /**USART2 GPIO Configuration    
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX 
+    */
+    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
+
+  /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+  /* USER CODE END USART2_MspDeInit 1 */
+  }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_it.c b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_it.c
new file mode 100644
index 0000000000..8f827e4821
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/stm32l4xx_it.c
@@ -0,0 +1,203 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32l4xx_it.c
+  * @brief   Interrupt Service Routines.
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32l4xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+ 
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/*           Cortex-M4 Processor Interruption and Exception Handlers          */ 
+/******************************************************************************/
+/**
+  * @brief This function handles Non maskable interrupt.
+  */
+void NMI_Handler(void)
+{
+  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+  /* USER CODE END NonMaskableInt_IRQn 0 */
+  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+
+  /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Hard fault interrupt.
+  */
+void HardFault_Handler(void)
+{
+  /* USER CODE BEGIN HardFault_IRQn 0 */
+
+  /* USER CODE END HardFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+    /* USER CODE END W1_HardFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Memory management fault.
+  */
+void MemManage_Handler(void)
+{
+  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+  /* USER CODE END MemoryManagement_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
+    /* USER CODE END W1_MemoryManagement_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Prefetch fault, memory access fault.
+  */
+void BusFault_Handler(void)
+{
+  /* USER CODE BEGIN BusFault_IRQn 0 */
+
+  /* USER CODE END BusFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
+    /* USER CODE END W1_BusFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Undefined instruction or illegal state.
+  */
+void UsageFault_Handler(void)
+{
+  /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+  /* USER CODE END UsageFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
+    /* USER CODE END W1_UsageFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles System service call via SWI instruction.
+  */
+void SVC_Handler(void)
+{
+  /* USER CODE BEGIN SVCall_IRQn 0 */
+
+  /* USER CODE END SVCall_IRQn 0 */
+  /* USER CODE BEGIN SVCall_IRQn 1 */
+
+  /* USER CODE END SVCall_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Debug monitor.
+  */
+void DebugMon_Handler(void)
+{
+  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
+
+  /* USER CODE END DebugMonitor_IRQn 0 */
+  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+  /* USER CODE END DebugMonitor_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Pendable request for system service.
+  */
+void PendSV_Handler(void)
+{
+  /* USER CODE BEGIN PendSV_IRQn 0 */
+
+  /* USER CODE END PendSV_IRQn 0 */
+  /* USER CODE BEGIN PendSV_IRQn 1 */
+
+  /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+  * @brief This function handles System tick timer.
+  */
+void SysTick_Handler(void)
+{
+  /* USER CODE BEGIN SysTick_IRQn 0 */
+
+  /* USER CODE END SysTick_IRQn 0 */
+  HAL_IncTick();
+  /* USER CODE BEGIN SysTick_IRQn 1 */
+
+  /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32L4xx Peripheral Interrupt Handlers                                    */
+/* Add here the Interrupt Handlers for the used peripherals.                  */
+/* For the available peripheral interrupt handler names,                      */
+/* please refer to the startup file (startup_stm32l4xx.s).                    */
+/******************************************************************************/
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/system_stm32l4xx.c b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/system_stm32l4xx.c
new file mode 100644
index 0000000000..26bd517974
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/CubeMX_Config/Src/system_stm32l4xx.c
@@ -0,0 +1,337 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32l4xx.c
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
+  *
+  *   This file provides two functions and one global variable to be called from
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32l4xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick
+  *                                  timer or configure other parameters.
+  *
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *   After each device reset the MSI (4 MHz) is used as system clock source.
+  *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
+  *   configure the system clock before to branch to main program.
+  *
+  *   This file configures the system clock as follows:
+  *=============================================================================
+  *-----------------------------------------------------------------------------
+  *        System Clock source                    | MSI
+  *-----------------------------------------------------------------------------
+  *        SYSCLK(Hz)                             | 4000000
+  *-----------------------------------------------------------------------------
+  *        HCLK(Hz)                               | 4000000
+  *-----------------------------------------------------------------------------
+  *        AHB Prescaler                          | 1
+  *-----------------------------------------------------------------------------
+  *        APB1 Prescaler                         | 1
+  *-----------------------------------------------------------------------------
+  *        APB2 Prescaler                         | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_M                                  | 1
+  *-----------------------------------------------------------------------------
+  *        PLL_N                                  | 8
+  *-----------------------------------------------------------------------------
+  *        PLL_P                                  | 7
+  *-----------------------------------------------------------------------------
+  *        PLL_Q                                  | 2
+  *-----------------------------------------------------------------------------
+  *        PLL_R                                  | 2
+  *-----------------------------------------------------------------------------
+  *        PLLSAI1_P                              | NA
+  *-----------------------------------------------------------------------------
+  *        PLLSAI1_Q                              | NA
+  *-----------------------------------------------------------------------------
+  *        PLLSAI1_R                              | NA
+  *-----------------------------------------------------------------------------
+  *        PLLSAI2_P                              | NA
+  *-----------------------------------------------------------------------------
+  *        PLLSAI2_Q                              | NA
+  *-----------------------------------------------------------------------------
+  *        PLLSAI2_R                              | NA
+  *-----------------------------------------------------------------------------
+  *        Require 48MHz for USB OTG FS,          | Disabled
+  *        SDIO and RNG clock                     |
+  *-----------------------------------------------------------------------------
+  *=============================================================================
+  ******************************************************************************
+  * @attention
+  *
+  * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.</center></h2>
+  *
+  * This software component is licensed by ST under BSD 3-Clause license,
+  * the "License"; You may not use this file except in compliance with the
+  * License. You may obtain a copy of the License at:
+  *                        opensource.org/licenses/BSD-3-Clause
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32l4xx_system
+  * @{
+  */
+
+/** @addtogroup STM32L4xx_System_Private_Includes
+  * @{
+  */
+
+#include "stm32l4xx.h"
+
+#if !defined  (HSE_VALUE)
+  #define HSE_VALUE    8000000U  /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (MSI_VALUE)
+  #define MSI_VALUE    4000000U  /*!< Value of the Internal oscillator in Hz*/
+#endif /* MSI_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_Defines
+  * @{
+  */
+
+/************************* Miscellaneous Configuration ************************/
+/*!< Uncomment the following line if you need to relocate your vector Table in
+     Internal SRAM. */
+/* #define VECT_TAB_SRAM */
+#define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field.
+                                   This value must be a multiple of 0x200. */
+/******************************************************************************/
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_Variables
+  * @{
+  */
+  /* The SystemCoreClock variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+  uint32_t SystemCoreClock = 4000000U;
+
+  const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
+  const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
+  const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000U, \
+                                      4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U};
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32L4xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system.
+  * @param  None
+  * @retval None
+  */
+
+void SystemInit(void)
+{
+  /* FPU settings ------------------------------------------------------------*/
+  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
+    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
+  #endif
+
+  /* Reset the RCC clock configuration to the default reset state ------------*/
+  /* Set MSION bit */
+  RCC->CR |= RCC_CR_MSION;
+
+  /* Reset CFGR register */
+  RCC->CFGR = 0x00000000U;
+
+  /* Reset HSEON, CSSON , HSION, and PLLON bits */
+  RCC->CR &= 0xEAF6FFFFU;
+
+  /* Reset PLLCFGR register */
+  RCC->PLLCFGR = 0x00001000U;
+
+  /* Reset HSEBYP bit */
+  RCC->CR &= 0xFFFBFFFFU;
+
+  /* Disable all interrupts */
+  RCC->CIER = 0x00000000U;
+
+  /* Configure the Vector Table location add offset address ------------------*/
+#ifdef VECT_TAB_SRAM
+  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
+#else
+  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
+#endif
+}
+
+/**
+  * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.
+  *
+  * @note   - The system frequency computed by this function is not the real
+  *           frequency in the chip. It is calculated based on the predefined
+  *           constant and the selected clock source:
+  *
+  *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
+  *
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
+  *
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
+  *
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
+  *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
+  *
+  *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
+  *             4 MHz) but the real value may vary depending on the variations
+  *             in voltage and temperature.
+  *
+  *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
+  *              16 MHz) but the real value may vary depending on the variations
+  *              in voltage and temperature.
+  *
+  *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
+  *              8 MHz), user has to ensure that HSE_VALUE is same as the real
+  *              frequency of the crystal used. Otherwise, this function may
+  *              have wrong result.
+  *
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  *
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate(void)
+{
+  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
+
+  /* Get MSI Range frequency--------------------------------------------------*/
+  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
+  { /* MSISRANGE from RCC_CSR applies */
+    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
+  }
+  else
+  { /* MSIRANGE from RCC_CR applies */
+    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
+  }
+  /*MSI frequency range in HZ*/
+  msirange = MSIRangeTable[msirange];
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (RCC->CFGR & RCC_CFGR_SWS)
+  {
+    case 0x00:  /* MSI used as system clock source */
+      SystemCoreClock = msirange;
+      break;
+
+    case 0x04:  /* HSI used as system clock source */
+      SystemCoreClock = HSI_VALUE;
+      break;
+
+    case 0x08:  /* HSE used as system clock source */
+      SystemCoreClock = HSE_VALUE;
+      break;
+
+    case 0x0C:  /* PLL used as system clock  source */
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
+         SYSCLK = PLL_VCO / PLLR
+         */
+      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
+
+      switch (pllsource)
+      {
+        case 0x02:  /* HSI used as PLL clock source */
+          pllvco = (HSI_VALUE / pllm);
+          break;
+
+        case 0x03:  /* HSE used as PLL clock source */
+          pllvco = (HSE_VALUE / pllm);
+          break;
+
+        default:    /* MSI used as PLL clock source */
+          pllvco = (msirange / pllm);
+          break;
+      }
+      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
+      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
+      SystemCoreClock = pllvco/pllr;
+      break;
+
+    default:
+      SystemCoreClock = msirange;
+      break;
+  }
+  /* Compute HCLK clock frequency --------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
+  /* HCLK clock frequency */
+  SystemCoreClock >>= tmp;
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/Kconfig b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
new file mode 100644
index 0000000000..181be78e77
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
@@ -0,0 +1,74 @@
+menu "Hardware Drivers Config"
+
+config SOC_STM32L432KC
+    bool
+    select SOC_SERIES_STM32L4
+    select RT_USING_COMPONENTS_INIT
+    select RT_USING_USER_MAIN
+    default y
+
+menu "Onboard Peripheral Drivers"
+	config BSP_USING_STLINK_TO_USART
+        bool "Enable STLINK TO USART (uart2)"
+        select BSP_USING_UART
+        select BSP_USING_UART2
+        default y
+endmenu
+
+menu "On-chip Peripheral Drivers"
+
+    config BSP_USING_GPIO
+        bool "Enable GPIO"
+        select RT_USING_PIN
+        default y
+
+	menuconfig BSP_USING_UART
+        bool "Enable UART"
+        default y
+        select RT_USING_SERIAL
+        if BSP_USING_UART
+            config BSP_USING_UART2
+                bool "Enable UART2"
+                default n
+
+            config BSP_UART2_RX_USING_DMA
+                bool "Enable UART2 RX DMA"
+                depends on BSP_USING_UART2 && RT_SERIAL_USING_DMA
+                default n
+        endif
+    
+    config BSP_USING_ON_CHIP_FLASH
+        bool "Enable on-chip FLASH"
+        default n
+
+    menuconfig BSP_USING_ONCHIP_RTC
+        bool "Enable RTC"
+        select RT_USING_RTC
+        select RT_USING_LIBC
+        default n
+        if BSP_USING_ONCHIP_RTC
+            choice
+                prompt "Select clock source"
+                default BSP_RTC_USING_LSE
+
+                config BSP_RTC_USING_LSE
+                    bool "RTC USING LSE"
+
+                config BSP_RTC_USING_LSI
+                    bool "RTC USING LSI"
+            endchoice
+        endif
+
+    config BSP_USING_WDT
+        bool "Enable Watchdog Timer"
+        select RT_USING_WDT
+        default n
+    source "../libraries/HAL_Drivers/Kconfig"
+    
+endmenu
+
+menu "Board extended module Drivers"
+
+endmenu
+
+endmenu
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/SConscript b/bsp/stm32/stm32l412-st-nucleo/board/SConscript
new file mode 100644
index 0000000000..6c39045b35
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/SConscript
@@ -0,0 +1,39 @@
+import os
+import rtconfig
+from building import *
+
+Import('SDK_LIB')
+
+cwd = GetCurrentDir()
+
+# add general drivers
+src = Split('''
+board.c
+CubeMX_Config/Src/stm32l4xx_hal_msp.c
+''')
+
+path =  [cwd]
+path += [cwd + '/CubeMX_Config/Inc']
+
+startup_path_prefix = SDK_LIB
+
+if rtconfig.CROSS_TOOL == 'gcc':
+    src += [startup_path_prefix + '/STM32L4xx_HAL/CMSIS/Device/ST/STM32L4xx/Source/Templates/gcc/startup_stm32l412xx.s']
+elif rtconfig.CROSS_TOOL == 'keil':
+    src += [startup_path_prefix + '/STM32L4xx_HAL/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l412xx.s']
+elif rtconfig.CROSS_TOOL == 'iar':
+    src += [startup_path_prefix + '/STM32L4xx_HAL/CMSIS/Device/ST/STM32L4xx/Source/Templates/iar/startup_stm32l412xx.s']
+
+# STM32L412xx || STM32L422xx || STM32L431xx
+# STM32L432xx || STM32L433xx || STM32L442xx
+# STM32L443xx || STM32L451xx || STM32L452xx
+# STM32L462xx || STM32L471xx || STM32L475xx
+# STM32L476xx || STM32L485xx || STM32L486xx
+# STM32L496xx || STM32L4A6xx || STM32L4R5xx
+# STM32L4R7xx || STM32L4R9xx || STM32L4S5xx
+# STM32L4S7xx || STM32L4S9xx
+# You can select chips from the list above	
+CPPDEFINES = ['STM32L412xx']
+group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path, CPPDEFINES = CPPDEFINES)
+
+Return('group')
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/board.c b/bsp/stm32/stm32l412-st-nucleo/board/board.c
new file mode 100644
index 0000000000..f1896c3dc5
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/board.c
@@ -0,0 +1,87 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-24     luhuadong    first version
+ */
+
+#include "board.h"
+
+void SystemClock_Config(void)
+{
+
+  RCC_OscInitTypeDef RCC_OscInitStruct;
+  RCC_ClkInitTypeDef RCC_ClkInitStruct;
+  RCC_PeriphCLKInitTypeDef PeriphClkInit;
+
+    /**Configure LSE Drive Capability 
+    */
+  HAL_PWR_EnableBkUpAccess();
+
+  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
+
+    /**Initializes the CPU, AHB and APB busses clocks 
+    */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
+  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
+  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
+  RCC_OscInitStruct.MSICalibrationValue = 0;
+  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
+  RCC_OscInitStruct.PLL.PLLM = 1;
+  RCC_OscInitStruct.PLL.PLLN = 16;
+  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
+  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
+  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+    /**Initializes the CPU, AHB and APB busses clocks 
+    */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
+  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+    /**Configure the main internal regulator output voltage 
+    */
+  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
+  {
+    _Error_Handler(__FILE__, __LINE__);
+  }
+
+    /**Configure the Systick interrupt time 
+    */
+  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
+
+    /**Configure the Systick 
+    */
+  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
+
+    /**Enable MSI Auto calibration 
+    */
+  HAL_RCCEx_EnableMSIPLLMode();
+
+  /* SysTick_IRQn interrupt configuration */
+  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
+}
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/board.h b/bsp/stm32/stm32l412-st-nucleo/board/board.h
new file mode 100644
index 0000000000..e88c9168b4
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/board.h
@@ -0,0 +1,41 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-24     luhuadong    first version
+ */
+
+#ifndef __BOARD_H__
+#define __BOARD_H__
+
+#include <rtthread.h>
+#include <stm32l4xx.h>
+#include "drv_common.h"
+#include "drv_gpio.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define STM32_FLASH_START_ADRESS       ((uint32_t)0x08000000)
+#define STM32_FLASH_SIZE               (128 * 1024)
+#define STM32_FLASH_END_ADDRESS        ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
+
+#define STM32_SRAM1_SIZE               (32)
+#define STM32_SRAM1_START              (0x20000000)
+#define STM32_SRAM1_END                (STM32_SRAM1_START + STM32_SRAM1_SIZE * 1024)
+
+#define HEAP_BEGIN                     STM32_SRAM1_START
+#define HEAP_END                       STM32_SRAM1_END
+
+void SystemClock_Config(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
+
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.icf b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.icf
new file mode 100644
index 0000000000..1d95e70851
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.icf
@@ -0,0 +1,33 @@
+/*###ICF### Section handled by ICF editor, don't touch! ****/
+/*-Editor annotation file-*/
+/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
+/*-Specials-*/
+define symbol __ICFEDIT_intvec_start__ = 0x08000000;
+/*-Memory Regions-*/
+define symbol __ICFEDIT_region_ROM_start__    = 0x08000000;
+define symbol __ICFEDIT_region_ROM_end__      = 0x0803FFFF;
+define symbol __ICFEDIT_region_RAM1_start__    = 0x20000000;
+define symbol __ICFEDIT_region_RAM1_end__      = 0x2000BFFF;
+define symbol __ICFEDIT_region_RAM2_start__ = 0x10000000;
+define symbol __ICFEDIT_region_RAM2_end__   = 0x10003FFF;
+
+/*-Sizes-*/
+define symbol __ICFEDIT_size_cstack__ = 0x0400;
+define symbol __ICFEDIT_size_heap__   = 0x0000;
+/**** End of ICF editor section. ###ICF###*/
+
+define memory mem with size = 4G;
+define region ROM_region      = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
+define region RAM1_region     = mem:[from __ICFEDIT_region_RAM1_start__   to __ICFEDIT_region_RAM1_end__];
+define region RAM2_region     = mem:[from __ICFEDIT_region_RAM2_start__   to __ICFEDIT_region_RAM2_end__];
+
+define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
+
+initialize by copy { readwrite };
+do not initialize  { section .noinit };
+
+place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
+
+place in ROM_region   { readonly };
+place in RAM1_region  { section .sram };
+place in RAM2_region  { readwrite, last block CSTACK};
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
new file mode 100644
index 0000000000..a20112b7ef
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
@@ -0,0 +1,158 @@
+/*
+ * linker script for STM32L4XX with GNU ld
+ */
+
+/* Program Entry, set to mark it as "used" and avoid gc */
+MEMORY
+{
+    ROM  (rx) : ORIGIN = 0x08000000, LENGTH = 256k /* 256KB flash */
+    RAM1 (rw) : ORIGIN = 0x20000000, LENGTH =  48k /* 48K sram */
+    RAM2 (rw) : ORIGIN = 0x10000000, LENGTH =  16k /* 16K sram */
+}
+ENTRY(Reset_Handler)
+_system_stack_size = 0x200;
+
+SECTIONS
+{
+    .text :
+    {
+        . = ALIGN(4);
+        _stext = .;
+        KEEP(*(.isr_vector))            /* Startup code */
+
+        . = ALIGN(4);
+        *(.text)                        /* remaining code */
+        *(.text.*)                      /* remaining code */
+        *(.rodata)                      /* read-only data (constants) */
+        *(.rodata*)
+        *(.glue_7)
+        *(.glue_7t)
+        *(.gnu.linkonce.t*)
+
+        /* section information for finsh shell */
+        . = ALIGN(4);
+        __fsymtab_start = .;
+        KEEP(*(FSymTab))
+        __fsymtab_end = .;
+
+        . = ALIGN(4);
+        __vsymtab_start = .;
+        KEEP(*(VSymTab))
+        __vsymtab_end = .;
+
+        /* section information for initial. */
+        . = ALIGN(4);
+        __rt_init_start = .;
+        KEEP(*(SORT(.rti_fn*)))
+        __rt_init_end = .;
+
+        . = ALIGN(4);
+
+        PROVIDE(__ctors_start__ = .);
+        KEEP (*(SORT(.init_array.*)))
+        KEEP (*(.init_array))
+        PROVIDE(__ctors_end__ = .);
+
+        . = ALIGN(4);
+
+        _etext = .;
+    } > ROM = 0
+
+    /* .ARM.exidx is sorted, so has to go in its own output section.  */
+    __exidx_start = .;
+    .ARM.exidx :
+    {
+        *(.ARM.exidx* .gnu.linkonce.armexidx.*)
+
+        /* This is used by the startup in order to initialize the .data secion */
+        _sidata = .;
+    } > ROM
+    __exidx_end = .;
+
+    /* .data section which is used for initialized data */
+
+    .data : AT (_sidata)
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _sdata = . ;
+
+        *(.data)
+        *(.data.*)
+        *(.gnu.linkonce.d*)
+
+
+        PROVIDE(__dtors_start__ = .);
+        KEEP(*(SORT(.dtors.*)))
+        KEEP(*(.dtors))
+        PROVIDE(__dtors_end__ = .);
+
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .data secion */
+        _edata = . ;
+    } >RAM2
+
+    .stack : 
+    {
+        . = ALIGN(4);
+        _sstack = .;
+        . = . + _system_stack_size;
+        . = ALIGN(4);
+        _estack = .;
+    } >RAM2
+
+    __bss_start = .;
+    .bss :
+    {
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _sbss = .;
+
+        *(.bss)
+        *(.bss.*)
+        *(COMMON)
+
+        . = ALIGN(4);
+        /* This is used by the startup in order to initialize the .bss secion */
+        _ebss = . ;
+        
+        *(.bss.init)
+    } > RAM2
+    __bss_end = .;
+
+    _end = .;
+
+    /* Stabs debugging sections.  */
+    .stab          0 : { *(.stab) }
+    .stabstr       0 : { *(.stabstr) }
+    .stab.excl     0 : { *(.stab.excl) }
+    .stab.exclstr  0 : { *(.stab.exclstr) }
+    .stab.index    0 : { *(.stab.index) }
+    .stab.indexstr 0 : { *(.stab.indexstr) }
+    .comment       0 : { *(.comment) }
+    /* DWARF debug sections.
+     * Symbols in the DWARF debugging sections are relative to the beginning
+     * of the section so we begin them at 0.  */
+    /* DWARF 1 */
+    .debug          0 : { *(.debug) }
+    .line           0 : { *(.line) }
+    /* GNU DWARF 1 extensions */
+    .debug_srcinfo  0 : { *(.debug_srcinfo) }
+    .debug_sfnames  0 : { *(.debug_sfnames) }
+    /* DWARF 1.1 and DWARF 2 */
+    .debug_aranges  0 : { *(.debug_aranges) }
+    .debug_pubnames 0 : { *(.debug_pubnames) }
+    /* DWARF 2 */
+    .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
+    .debug_abbrev   0 : { *(.debug_abbrev) }
+    .debug_line     0 : { *(.debug_line) }
+    .debug_frame    0 : { *(.debug_frame) }
+    .debug_str      0 : { *(.debug_str) }
+    .debug_loc      0 : { *(.debug_loc) }
+    .debug_macinfo  0 : { *(.debug_macinfo) }
+    /* SGI/MIPS DWARF 2 extensions */
+    .debug_weaknames 0 : { *(.debug_weaknames) }
+    .debug_funcnames 0 : { *(.debug_funcnames) }
+    .debug_typenames 0 : { *(.debug_typenames) }
+    .debug_varnames  0 : { *(.debug_varnames) }
+}
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.sct b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.sct
new file mode 100644
index 0000000000..ed86f920e0
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.sct
@@ -0,0 +1,15 @@
+; *************************************************************
+; *** Scatter-Loading Description File generated by uVision ***
+; *************************************************************
+
+LR_IROM1 0x08000000 0x00040000  {    ; load region size_region
+  ER_IROM1 0x08000000 0x00040000  {  ; load address = execution address
+   *.o (RESET, +First)
+   *(InRoot$$Sections)
+   .ANY (+RO)
+  }
+  RW_IRAM2 0x10000000 0x00004000  {  ; RW data
+   .ANY (+RW +ZI)
+  }
+}
+
diff --git a/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg b/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg
new file mode 100644
index 0000000000000000000000000000000000000000..e21bbd934302a4c79c173094eb931c2855e442ce
GIT binary patch
literal 91973
zcmce-c{E%7`!1}bqNti_X{)N{nui)5S`?Mk7;_#~LlU8;3W84N=_y4~@~9z#m}9D;
z=Az~ZqJ~6KQzb>DL>%Aqd)Il_djI;p=d5-1UZ20R*JtOt_ult#-Pe6GbF##8#mv~$
znB~k_7M3%oC(Fqk%LA4(|A)taHu*o?;>?+oFDyKl&gh&eJ9p+5%UPZ?=XlPX^stDZ
z{?7~lwKvQEbDTMQ?)-&|te4o>IZiLYU12$U=G?in=g(cZaQ^)1)e)z^vz+I-aP_8=
z!9`w6H`ZJJe9Euh6<m@qtm)*p8mHV=c^dGVja@)cNLWPjj?`Ug8C5lP4NWcW2M>*m
zO&*z=S=-p!f$SX|-Jf}QdU->jfkDA9LJ*;0Z{9}7#Ky%Zq@};l$jthXo%5-%sJH}O
ziYcqDtH(7oHZ`|&b@%l4^?w~0oS4K<5vFHmi6rv!kCoN6pX(dc-@AMJv;+E|!~ftq
z!*cF_ne4xS{eN)roZ>or{`|S~tpCAv=4{C6I>&SV!cC=%R}Cy#-TZlPDZjeJXZWt5
zrjt!V#frlJG+>-v;I=ABlKLNL{}b7N57_JfEoA=-*#C=*$a4AInbU`Nj)z5`g~`18
zDS_qx`l>oZkEU8hD4eiZjqlz600)^SDPYRBV?d29-g@Km^^m}84FfcDi2O>vSBl4?
z;(MKj#%%EJt0-UnxSXo^R&XIbEIe`hT$gt8aCCn{$&}A_(6fey7%vyF?NlM%Km1=u
zNEWB>rXLpyyOA&P8J4J8Lz(|wUx%*Ae5O_DCsH>=p<qR>*vbqB{~WVSDl>fVvk71i
zc)upp$K&gJU<tDx`WE={vrJH7N|lT<)^f5~XdLTk^&T=<F=ykZA=LFzQW{{FfXf9w
zpuI?-J9RByX}`63crmeTL+=(<Au+TJ;uu*NT=c#B--tT1=2l!xX#Jn>Kb6F_M?l_^
z-=3h9)#ooqZA=&WT}6Cj8D37kdRaklHAc_pB|=2QnNfJXroT$3wjxMMCID?=#{2$u
zhPSD-v2!gbdD3)05rVabS(gcI$v-kIk}>TnlF-!mQbP>NnBpXbWzlt}<<Ru8BS8tg
z<-5(vDjd?%pS*L;IIUh!ZQ9i(c}4DoWmcLeo%Qc`pC*(sAAMyiUi?0%W^ls7hDrvQ
zFzzsK_1}KB?jTXZ74+@ZKj8sDO}-PB+8Wdl@Py@}qN1Y40qgYLko*A#H@5Y_agiyu
z=w}JeUgV8bMXY@x8fQldrdFQbqh75kC_cD~AKIYp6%(ZSV-lzPV4FC#=lHjh)4T=R
zsL-B7z6x!rL<!J#&nq+L!;gFzCiNQXVKGfQTID8HP)FAfIR^<3MSzKL>)!Uel!doQ
zMNCI*(2UrcJ($x4h*AI4aIT9+3+t=GI5|V??6}Lq=nCAUN_)0QH4)yTwXZ*@s!PjW
zUQ)u20BOt}auGT0J>Ko^0G+-dJy3gi!UF0AVcA;~AST>)ka_8VU84Yu!+fA7rsD;d
zwN=7#SJBrI-8wqxckBtvg)1j4uUDO!Un8X`UN0lB(qoP3L*%@GgFZ)K5<0b?)+HVj
zwixXjG_QAEsz*d1_7hZaTH`Q!e;dyUyHilqs=S`{B<*+XZ>=5rof8&@zz#WN+lwmR
zgJRXwCN3g%>DgQz$5|w}MrQzOD>qkO7cP$*P@8QvD9fcQ`UKyf<9C89a14lykYTY6
zS7zqFSLOV6M*5G+VF0Qsie4h+=i+GfO1x<8Cs;OPeu$A{5Ssn{pN|n0lH4An(tU~(
z4*6X6cUNsT!ja7*PY^_|JRcoN_LL<23ZMwpY^Q>@>{GTWW(x;<30d?XE{tlfl?2Y6
zuuL1=2>#_ypI(vbI$<H6u#iIfs(3c@dFW0@#<TR@o&}LcSe~B|WjdbR)?Qy1bEvBf
zqrCg8JlO35gW}{2p2^MCENW`pm9lMmg(3!zUfWm@tBEkNrzciGUhw!hRH?~FigI`l
z{Szlf{?UC^<$jsM!G(`6mHnNTHNA9(sNy#LEBh49M)qI<K|$ko@hc=dnV_{Tm}NA;
z@gL+^mV8mga**5G(ceCi;+u$T{hY~N(g1GWXsiiOtTkG}u{yXEpQolB(CQ^9+vR9_
zCt_ti)inydX>3yEn!nH3IbrEE>{u$zT&!M;Ze=Z<Utkzg`{S5WbQF`P>cYCVczjT@
zifP*KnV%towJ_!_d~voa%nc3u$Hk#F%=1&D$<ra4d8pkVJ+`T+rKQi}XX&V3COaKl
zh=fwmNjjo>v5-JgGOryaE8)(R9}brg95ZAW;oiM@W)iD#GuNuNW3u9x{DKAcmToIy
zd(HOCRDr7ybiX=C7T-P9+m+#Ch?aKy+3uL3OTXRxtU1)lD*d@-Qd^PYB9Iq=6MlNP
zs||Xk3dkw*zI5<YGPF#Ar``#!cE7n-(@0v&Gys@&B=B`aS!I18b+QT!Wk#K_cq-DR
zr(@c68IWnc^RB4m_Vd)W*!t_TJ=$gTO>0VY<(um%HPFTuw+1SAv`#1)uDxC5mNRw3
z-s4ZDpZvBG?Ug^DIA$6wuy?}3UOJ&x6&I$S9SqGpB2Vvci^)IYG&XJTUTa4y&#Sl$
z@KI;8?X!_tj}kA%xhClWlY1?@$@iFjZI@jX;j!hhrPM3sz`V(TH^pps-lqd?rdzfl
zz3pMMB^=z2?P6`FPq5MDBAN-oq%BFaq5_ecqzsT?2*7!809^*4rhy$mH<wXj2q393
zR)OKN4ELP-i!%SV;h%+#gV*3%C-bOa{^W$m<0dzOxJ75D*{*MAaXpmYya|OU)pi}`
z<f6C^cNvtZ@%m<Unv;1s?6bUyB_%eVVG0Q?xRZ!pgbENKq|jR$3$iIxoV7qqmcTC2
zyMeNK*!n_DEM?OLJX)0m#(}qasP~r+y~X)*bcN{YWUl1m6PCZ%4=)g+`4{3LXoN{`
zLmE`Qg}kA$9aXY<aIaUaun<~Hk38f(-x9HkJBOPO3yo#-Y>s>Yii6pGF<}MdY4wTQ
zzo+sBe|IyIQ9_4=4j8}4SVs@**_T&|vh~ios@zX8GEUL6Z`7{I0G2h83b%MOV1)M*
zb_oH|%SUsP!0gZB9sZGH;%pu)sn_TZreAKh0!gifS00(nl~;dfxxFpN#l>~e;vIF7
zWN<?<1*ve9at6$c@JU+M9Hli0&+WQbF8G5-PguHL0+$79s_4JE$$Tx?j#mr~^;GUI
zJl=C+r8Yu)Z98k>26H5ZW8R7>B)^l4`)CF28c4cxF%^(F=mB<_P)k=z8|(9!4Upi}
z0rHcsI<ft$Tpz&UevSTzXE_bL5Nf*mVJRa@%b_(lVZ}1wSIfMt?m<WcW-cfqyioGn
zq?KizuVQ%7-uOX7+l%I-RMKMH!WF9X#N1Djg}k!iD@g-lxlwLqs^+p6Oi)J(zvxbV
zJ)~z%N;hwiQn>EF$`4HS341XdDH}P|u1s(H7XhP1Pq#*qx%mfJW0C$#iyRD@^e5@Y
zp;)F!s>tlmhAe?B5hN(!yG1E+(b%i0!~QlR|E5@m+pSSK=D6Z^I62W~Ou=KqCpeKa
zY;;>g8R6FlB4(nO!jI;|JBeJWq#dz!%b#UL*HS-*jp{HQyVevTYU_0OSB1o+N86N7
zdtGcmMStA-bS8VAls3ORz-Gh7rg*1w@LHwokMHx^WlBlSxd{mX>(^Pad0wHB4`j^m
zVKfcvB{gk|0k(y|G-a}$04$%->c1CF%h`PV_})#+WS><6WjPbfz(kGQpZ=<Mjvh~5
z<fEHEqF$`<9Ix8hUfk9WPQitgJI(?5QsF`WEIQAur;lC(`2+cQhrG_$8C(O&^MC$E
zqsY~QZ>6c7un1g!&86c;PI;AhmThWa#D6zpN$<&vX<O$kQM00TGyBM}zzi)W%_7jy
zxwgI#05w}Dn$8yGv<=@~{oshlfMRj9V9X>2u!ny}vQqjOS}1M&Bt0qXv*foNsHtvy
zThUtnhwbA)`gBj-rUnh$AE#s6L^AA1Y&A1IAN~D&PCIv{$v5Li1Df(DEN}CF5s2n_
zCcWBQJU7Lj{iavB;u@1ho-}N1t5>_*5vg4heh+jy?%6Edaz0H{{OvyHUk_<BOBgEe
zsF@9&T}0cWX))L9-@`r=hpkhpEUpGC?1X!xT<Z0{uj$s%*U&2`EQI2!K_JnKmfAuW
zrgZn@-)lTIT?+wK<O<EP2^)=TH4%sp$azMCmnY_~5cZB>p{m<=R@dxdFf8z~%8Wf!
z5Th}(hXsTyrZF!>bs96Ys7_>1cgLmmsCvKCxXCw6-aKIugk1d@DM;Pj5R()kWT-eJ
zo{}%scf>EqQ`Tsn7|$v+G_xfVP426kULD&Kp#GqqZy<6P1EW=>mzI+=kPXQ)X;mWk
zs*-}rrw?(8aNDs$8Rsd9XX{;N<9Sivdz(wL^7JIWbPLLf6nr3*Um_Jd+T8QSiikT_
zlujgv)nEnyjz<o?M`Hy?>yj22{hxXXyNj{;QV~&ra3_pMuGOSlLwIws5l~xnz)xV}
z@xQjpJP>6wb?FQIDdy>}(ct@5Tp!l}cB^kcN_qt&KHt};d(BJCzkR<fTu!vK0*%j>
zmq+tiK6zqk#K-dATxb5kj~+omFAhz%IXLTDc{zZBPIDvI`m91*1>v`^_TSR<9vspn
z{xPhGuD&RA!jgk}iIWcMxQY~Succ;UxQa=s@i~BO@+QK!ey#^))iy0jRUU>0g|7#%
z?`;l?8@;ywM0I@!yU@D@npPJCy%0Sc^+{@bd%4Z)i`a!@^!~9*_ivc;%p5fF>89#g
ze!Lp+B5}6s_iVXIXb6AuA`OyBT+{${TRwsp#Tn@kPFU6=mcsS9IAKfPW36ZWi#M3^
z)L(gJ^kqA|+UM{g&Tz}gVAu)E<<7uQKlMU#Nk{VBCIsTd-O8sLpvJ^Ig{lYMw7$hc
zfg07)=lf<?dkk#)EdW7MTt;R|yy=zrWh-{&_o2>i+qy-VrlZyg^9wq<X4z9R;{_U*
zCDjY;c-I2UCK3t}+JV0JGIs7X^V<(CtXQ3}80pU@E~DS<SDi)jQ23^k6%+P>F$?En
zLa#1&j~gDYjCNnw=vTH+7SnanF)L`*>tk&ELw}C&)iRyDSgm%?r+jm6uJj*`ohyGc
zdNjY>__*@wOZV9#-Z{ul>JWI=i3CcHW!%*l2bSO((oig|(j*YUIAbY8<W8<X<;}y|
zRM3Rl2gx^m61@+4Vc{hUM5wlJp@_FXq|ltOH?O&o<1(E<?_Wm0YQ0aE7w8(<0J0&7
zdvvbJ$Mnzwx~T__YTFo#gt_@gxsm0$z(S6*>&)8(g}ovDD^NmM@xrSrI?Qxp-^s##
zG-*>K2lb1;3B;D|?s2V<SGz9dY6jBB+tB{!L?59%fkr7^FAFFT@h=d(KlxEwcCZM4
zHJt(G=>4$O$cmg}V}FhqoIzeLAJG&9oij|~p1~KDX(#fWep-^;ksmir?{+DGERX+5
z`y=_+_}5x4c1<n20j;GFR+*?c7XE4*JLL3z2|1V48`l#?0)DW(xZ(clUE9|=q3<KM
z4|qu8XD?=dLP||m$=}3PkAGW`rQV!?OQZ?u=&8wv*b{ITS4=}BO#Kz!Md%*mdhxre
z%HMlcoW3^bd)iX5Dzr_yAeNrF*)_hg=@IVc7aU%myU5E>N<WeS)U{UEwcx9^gHBlD
zK*Udu4(1U)bw;p~`33!t=j}#s`^1u|LPqAoaa~sBfb!zFJod<mpz3{?naXoBJ{jA!
z3=_%0^@(7(#*nZX)o<H-Rfn#lC)1{3GUv7q!VHMuFqYPDp{66P(!Y&!5?8IuFbjeK
zmi5^Em1A1(3ce26#PZBNKla}*n`8g@k0tDi3)1Jhnb&ZFVmGFPlG)iLTGOO)$%d1_
z1lt;1CX-UsnAVd5_bJHv6@1yuv0LYtPH9oli#Js6FDEQl;QOLg=jnweR5=lgZvr_V
zTjaMuiC%$fE#FNpbOQGSRDHe_BFBfX(Q5gc8k<rSqobDo4YR8wbH}s`PcrlaKlMtY
zQi6s(H{js@gA*3+wFF%;j%2_@1pDvNZZY}SM?LSLcC-NRZp#S;dDYDx3k&!!1^I1q
z<yN6=riyl#hvuK@AzL4lI;`|0Ex1(LDwuCx=J%)cG)oBJ$!gN4$;fSbU=l&|aTb5}
z3blJxMkoqqYF%1pRk>_w&`lhR_8MXfM1L)Y7@OJEHU2&=i!ZR@_d@j~=q;r5#|f*O
zWbW;HIlu1@_~-jtnHtn)N@2Ie!{5W21k~dMd|l6tQ2EiExFQhzgysD6$>8hyv@aC3
z{?y=2U2d}at4ex`F0AvQ`V!8<9n_IVn6|8&OinAwTAOitz`5&aAkjm+_uZU@4Z4+&
zI=!?0arz!AhAA?6!r~pr@GnP{bUV`%%Qg>VyTMoIAT_3>^3+7oL8L4mE`hIrUo1w#
zgJUu|(D?04=S#UzjgQGo`V>>F81ab7ev>i@z~f%G^v5!6_2YM>+98GM_HaAm;$JP}
zOXf3^R<XAASv@F-_s)YM$x2l4?GlaXs}_h@(da%zeVrM9p*4qV{@E+<*KJ~Mfo;2<
z6zkdJEur@?!V{QZO@Qac+SVDeS^%ThJxdIQOb6GjJGb7~On!8C{P?qfQ?q3<c@3ED
z`s6*dQ@xm9tIywh)$-W<wCcV^FMLGl*ak1dy<GAUs`PdaL;^k{bMU~rC4a|~y3^fu
z-=d~&GH3`k3}BuzO86bPoR5zWR;szBr77j^Cr_mKhG-v(3wvrIdxmu73}R$s^h?W~
zW;C?h^i4OhB$2F0H)Y%;i#7%4h6bCLw@KMeXr*j+AGT+O7IDnWI*e0S4L30}qkl|~
z^iB&#9euA;3T4fjj#~!DM%C+1_n`Q|_TGAzV!H&iqh9K`M3D-yNIQzlR7zes!dIMk
zy&sIP+HVtmL?IiLE+E3r9%ww4_f;Tr*fY22!AC&v(-+}{#Vbk-5ld!`W*8LxTx8RU
zph_6DPf1dGT3k~xbx30>IK#soUSLkP(C<FT;Y*+SIlUk*l1G0{!De9hrv|P}Z!Kt0
z0oEvgzNY0^f1#g8m(|VFw4MeW(!<_=uO+5otTF}pqivT@nJc9p>)MsiuPxt0&8gr^
zno-JMl@S#EE2L_xVlYpxS7x{SPqOsD<hQ%VeC1D{&s4eHZJLZWbt_X0UAOw3gz2ZI
zGC2&6BoHBF#WxHs5_e3_Amjn5Dsg2Rr>j2s0I$ZW*xlHY^;(Y)p<*!6YEb&uq_fM0
zNPb44Bh-*_rx1hf!xkEpb&G7~z~>Lh0=QEH^w4*g#Lv3UBl>OXC?_n5IC)zSN|Io{
z1VyqVS}m2!yG4EhLzXwi1(KujoW~hy#rtj1CCR#jGxiHEgC!c=th84p_DHVd%K9ii
zq^<VF@({O5NQ-Z(<kUhjIYR2l<k5JmDgSo9s?(6m)dMpGuIhsQ_lPvui$}N3OJ4n*
zYd3x2V1<<-FaCCsXHQ?)5wS^HZC*yPAUGbUOdC=n(N$2Bo|d4-tM<;qsGf#~cN>CP
zSM{<4X{xzyIpOzi)q|3KuP}A3bgt*v49a@Gr|$cIAO;o0_YC4{>`z!AnLu&ihLSbf
zI2bZsXjO<P=0eKf4aD0nhjmn2miNpCU+xnQeti9!fJkxJ2S>i@b<%TazB}-Oe&s+{
zusgsOW?hmgV71aSl^(5OY-;^yh{?u5VeJKTM#?cB(%&3CK*YhgD<SPy#(xm@66L-6
z1sxye1FDLCj%_y7ti!Rhh%~tCTBi~{#4JL<3AMGJ<zPM(ZdV(gy0O`VI^U{WiI@h_
zlNIVpdlf2l1S1sUs%Picm7#i<si4;kOY{b40p41909d#*u{V@ka9O)>o!4c?#nq+L
zi$qt|?_7MVk6YY=Ex`l3iC~7zFsz%1tBm(o%YWrg2J%L^{cIGc<a$TS#+nEm#Fu!t
z2v4c?Pw1GTAiv>NJ-aR@&&Im3Ly-N^z8$*sEqXfb3B8T#wB+|{zwLz|2VHmHoYM<L
zIdY|kKbV$G1qx^@#s@7n{tTPP^)>3Q5aJ76A?e`3oR$1fwR45*sqP_zyB||It~IiC
zWz_koUrm;&20MLPlX}4G#F}7*W*7339&Xu_F|`8V+bc>taoQPDM~X_l_-{(imL@X2
zPho@t)oR?eTjg%0PbsZ9N${2Te-{GUG{f!EN~vZQTg!kfyq?B!_8vF!zRjDSd==`#
zXw7EJXo8RGXsk$d5ka8+CSFen+QGJW95(IRQ4{`~_#zc~NXYZPp&kHxp<d@a5LJ?!
zrw-24_x77TVKJf0E>*?mi;dw#hpIRsuIi}XtL9|cqfkEyxJ0*rKJhnpuKW5zp(-Iq
zZGXQw9yU~N(;UT3j}(PpoqjaF)vk2vD@7uw7X{jt8Rm4%5;#8pjD<+wbhn-`z9Lvx
zqRVlmm{wkv2Lsi9p2BVBt(i8~PQv|s<bK_W>FQIu)^L9Nw`W?^q&{8Rua{etp-bV8
z=6<6P1n0J%^4ovW7<FZlp;_J7)H1P;;#hB3uwm-e;rHHqPU6~3Y~RkgKn|$gBDnF?
z!4_O9vj2XM`#Rw(K}D(eM<TZqTTExae2+Ee5}}LmR_ejI%ep>~SBy(;1)|kNG9>v{
zqz!-n7-CKPn<6l>z^mBhWsNoGN$fjy*j8A!kxZFr)2>SO;GdRBvetzF{u?U*p7+h}
z!Z@+03|v&wK~8ESlg$NrXKDw>&4K6!Wdh@w;?$~ci>S^M7D_Th3w#;z#;Sq-inJq)
zcnxP?_yKjjQ9rpyh0t^j3G&Ju!*(1+aq5ds^npNfo>b?8WGh`5M!G|fBZOUclyB%D
z1GyVAbKZ*3V|$3$t^C{6*nbp8qqlV2gGv=t=d{#xS>}45)jiPh`qts0_=XtUKN_9m
zT1VdD@y3>UcL?--CU4(BsC)@&0mbVmdKJ+>8#GeddQVtlRp<3h@IijOKM(gDw?H(F
zoSqk+c9Tnrev(^($EN-y@GD{)4FxG0Cbdb}0<R;qonYG<U1<Y>As7>KvhuO&?1F`e
z=5`_V+y-aKokAKmQJ_61!TEgigTOz~r41zgu1+7Sq4N86;iZ}&nAJzmiMJGbj%vA?
zb%M3!laFbTL0R+TJw$B2P(n?osb!(ipqfNtmrY^Z8#91^xgplf(#)dEDj>=4y69BJ
z;%j~0Uv6~M5YnhPln`)A{^o#R2S4(IZ!L}2C;Qs#-TZlQHi~<`V%;5MDD*(!U0{*<
zb7GmJ+CKWj<prQD^&E|!GerA59w|VN>Y)%3o-Pl76nBO$Of|;u3cXAo);kGybwMPo
zb!xwc5QtT=t+LqqD@NG$fH^QkB($mhx1!_1+OMcHNNGydTVDcPyjxq~!>_+Xi)+X0
z=cIDXt!4lEL7aQY_r)uFd;Dy1NA`_q>+o}ZQ1R-<t*J_S!$H4e>}#A9)ri>^LWU(<
zDPBh$5=d&{o4H4yvnz6@d&VkreRiQ?ub3l~ggJmwOTHS;{)dNO)mL}x+h30DVrjvS
zIFCd`PIe|&gF;eae2m!pNUT}3k7}u1@nvm)tTe!8%?gkuiTm??lk*spXuDza?e6&N
zP90sH&w@Z!JKipQl@*Z3u~=rKO{A{J5rHtw)BXo7L<r`c+=9$o2h?;5i-uK_@Ml@h
zi7R~-%m4SIXnD~?cZubjFSlO`7Tk6}pOh9ca4?xSK8g6MDaCckS4(Sj_)XFphUMB`
zl?pYZXQ+7N*+nA(kaMXnGG6IT(wmQe@6(1M{G)gKXsc<U?GV_;35&+A_OE3&HJGu2
z#ZS~{KH|7jp$jvdVM2B4Tf7$RCx);#qI+q?Zs|x<xz=10zvR%+p-VK%T3n^%gzB@#
z$$k6P4n2v<s{Xj3syP1#YQ2@|7y2;j+5C9odx4g`_aZ1ErWjp=R!R3NW9YO}M{0_k
zAYw{y7hw9_!ADA%^~l?lfqafUsVCmOD|P7E9inN_QIYuO-ZtRgp!~C_5Q=yz!-#}>
z)4?Vmw0PyT`b#vU-=z52HPqwl^Ng3DoHmnu*40}|#b+HKQgb7o3a=)FH2yO$i8sG(
zJQMmG71QAjyh!h73KF8r=;|=kC5NhhV`^%W*Vr`qu|~Vj(F@E{6sJX@;|wC?Nfv2p
znh3u$iR$4+nv7LU5W39GQ@LTZgH<L>t|=1BrS~lm!29j4$ILZ#P}XwkD31yIc50Ap
zxX8PHQ;;nb(30>v=*RKL)e@3Oz`OpBc0CkVZbh=sb)RlgC*}UXVGp>S_^Mu|+<Gr#
zu$10?r0riQy{o3l{C(wlK(H1sWBk-{e?@vyUZ9TzyrV87CCK7e719egB1I-RSF!Rv
zf?^Vsk5Sx=;NqXewyC|^x!!W84M8!n@c1A2v<U}aw-_4i(ap~dnZT|n`t7KgAkJ{w
z&*Ma-eu;`f#d^M4BDrlb&I7-Hv?^koiNba(#sK0KXBkRv7i;`UN6lC@`Kz0j_{`<)
z2lmPGpXy&S3!^$s^v)p-DCn*zG4O`#1zgQ%s$buAMSEQSqCqSmd&lHe`#lu|l*3%K
zSrzUCIL+6HKB54^Ub4ctn!o=Ybh!&udwaE54E1N=G_~8Dj?`X1VG-AV+QEu&I`tL=
z<n<#HM3``^B^naoeaI}JtR5b2w}MDJ0?^5I<^E98oUW|XbY+FwC11n!27RJAyyVe=
zie{zeAf-8q=Q&MWsvInsX&uAUY}sSTu7qk#`o36ii7`$NRr~s*l3b<@l^N=IqoU)h
ze`BOZ7%OA%+=YE?wSqCW*fo0ce8qLR$rfWQxN3=PT^P+CT8LUVqC_spLKp_u?!GIW
z{TXuM3CrX3c|`P&cc}~R5+3nS17;=COlgOIMrlFRbM&fi0X?a--k@2e(Gu#+W}Urc
zx2uV}LKUPOdeuR4*~uZd7zcZEsYyK(t6ero81v&%9MAZTpaU}R3j?5&=r{~p(WIFr
zvewLOy=bz|0^RaLFZP@je>K9feo<A1v~Ke@2hudc^WMqI%(Q+Ap9c9k5q5#k(mD43
zAG<b9HR(Q#ibI-Hoy_qC=85KuJh>3d<&?*v?ZT8l4idYz%ccb{O#gn7+=_W8$r^^K
z>Q=mbTH)xPuy};f%PSx)tf~7EpgvcgslV~TJDd=vG$pc7FHX3BW_b#Ens8j&A8yF@
zjWiOFvS_R^=ILoT643155lr@w>hIulBif)7;f85v7H(6bqHkY_bbr<S^-sfZw!R7B
z4oTKzeYcKRi^5UfRdMT7QKPZQTXeexd6VU5-2Rmtex$ERi>h_*poTDbWp2Q9-3C*(
zeO$kOYtK|IH&5T82{-vo+lzR+HhnX|S^TOe9|eJYBc17Y$?om0kag!&AEE0>Idj;s
zjr~a{xg#8O9n2P;@UgVZx86;75M7t}hcU|EO&5&s@yaez#tbGEyv%$2?4C`H8m51f
z|K}7&$5rqksM^L~GjpjNz@DD|7P32{58rUT0erp4b|dvceY$-uMKNY?&Kr)qe*{;C
zC99anOb~vBCnn!FPwSHX8nl<c0<Q>alKbWBZvH59kgfHnejF+eMX@~n5axc4ZR8l2
zQ%0?*AjX~cdz1U4v5op%YN9Y*sfRD2Et1$jr(9!$Jp5M`E?N1JTdT`mr`rNqK(8z2
zFLEZtx7I+^)9gV9M%gr_#=hBy0k0r{y)FEejsI@Y3WnR!#T%K4fnEXcfY&rG)fsL$
z3X>8LA5~TQua$k(ADJWHpgfycVEk1*t)rosP(qKcoZAGm8^>47K@MHB(9p&jgOEEV
zEgu^2@ZgZf1oKT<Z#a>s^sh1JSY;zWhmyeDXZ4r|+{yhOTG5Yx75Oi8sY!!+0IF!g
z2g2gd<}Z=TWqzke_L*T_9R`R>5@*s^9Iz(Z^v7aeFH@|68!~lh$7mt#_e5;8FT@U!
zqYpAg+vyFas$N|Sh+6F5>Zj&U+a5=^3nCq;3RzJw^k)9WXobC0cJBk`&0O<0wgg|s
zee`-xWOm7ni_0*2U1<pB?d#F-!4X0c9R@tOrV+yWC-68mQU|Gb%5~KgApCln*Qvq3
z63HC`h&lr*AF(P)j$u&Zy3Quo(mPzFt=91p9?XHCs%%wp^FYtda7x+aNG~VICI(8>
zFpHv=P{c;s3CorW<&6!6`Ofd(xsB5>mbfj|O^YtUO%UKf*R;{c^&yCbNAd}Yh}nkL
zM3MV)ejg+6M2_lnGH-f=>od@aLHg0Ou*kaOVlu}GOUw=isi-X{z*J?9jc@B{c#vU3
zmzMFWx?;?}2v=!E_I0~B!gwO~=_L`{W?IerGP{u)U-p*r<3j5hJ9JvVQj9=(kFDz*
zZ*uU>eRe2-H&~$I?FL5Q%e@nAm2s``!uEBU_r;l(N$Wt>%!`N*GJIG-438n$8FLq7
zV3qY*O4AB<kaXNew<PaGA9^M2qhe9q?P9>C)hRV`zTDVUrz4AxnN0TfTtJFbgdQxL
zG(mzWh`4=%?D)b#wz#%>93JaQPz<WlIxb^?Lr50)y9r4x9wXTmuqVSITm|9S8L(&`
z>yrr_oPF9DWk_jE^p$FEBgo5Fc-5qvy6c1#Sp6Q(QTHp?IakUEZu>{EH<`Dy;Sy0N
zz-&P%2BCxXCjJbxI6I(`5PZ;rbJz*SYHLLfc}_MYwZschp)Uyc?)QobOzf{%MxkdG
zb3^l;g4*g||D3asQ*kua(L?&)e24W_kk7XvIxd73$UV)NYI|&_!TsQVaYDJ7X6Zz+
z&~%2*V9DP#Y9zKv+vTJxHh>P+>Um-kp8sysXVYtRIj%dErgFO4bzR!K=>;Oq9&)Tx
z-h)A9Ey`VPC54i=H~IptlF%|~R#W1gquYg$VyHH{zeC8W>tH%kf{N~sFmsA-ZBLW!
zE@6%>u)q1sn?V1P%%7ZJeA{j;*9qdv_CmL1@N44Ysk@a?Jr0YSi=qWiA-&MRPl%Bn
zvy?T*37l*)0PcAAmkx*w+-eqa2|HnVGUes4=Usn4Hzf1WK(aowH=ycj<ImCUs?#W2
zeEcucpoHN^4T%jNWuv1WQh|vK7?ys&izz&Y1cs6~??&Ea*i#mJWDBu>WllQkh*(s`
zM%6KfmDGzGW#uZX1vAAJPjeA?WGA>jBwF8BF<M_x?<U=veBMzZT`&70CZY<GFW>6H
zqk!@Y35meM2*0R~f8ESP6y|Mj-+cH8i~2iZ{+LTMLvF4|OlY*Wd9u&r!?kiwbKa!l
z?PnN(G6pI8ei@)-AEqW<wqa>%mM00EPiz#tWL=*5T!ZIX_It1BZ~mb%cZx5|gFV|S
zoS!pr%OU}o;r)a$jEp=mXR>^oH^9W?6l|?gRI>gxiRSUx_zAz4?MnHZ1}$P5O)ju4
z)D`A6mt1%8mrt9i5yPZ3arN;a@BF2O3VAJaV7*yK(>UGt7x&wo6P7PkLbE@gAV6gB
zYorO)&zUk(P>T3GOos{Nil^)^f0}igp@-XLF?o*lEys04NgY>Vpy^ZDP(03j_$jB6
zY8!OzNj*V9$BE`}9NT&-pgRAXzFmcUCZ;{Er=AQmISszU5}gY?)p%8`mkG)xzrUvi
zevstLzL{8v{jSYf5)X&NAtCZ3ZDe`jD<&la{^5Q{y8?Nn;b(K3(;|SZhzQ+;Zoks`
zb)w7Ek1+Ur!|l4pj(hdn?%F^tZ%5}x3Q|@j!s^poVp`NJF8@2>W|e2NXw#g_wcksg
z^h{PIf7x9Xj$}uGE<~4=+MxHNpx-wK(+>Mp-Pz3eto4N`QLpP5xw2K)T&172n!NlL
zco)bC;(Xh$mgP>h@n`qr2iRiphuxo+MR>|34KNmcyk+CRQ@6q?y9SfYvveoxiTcmi
z&zVzw-;^vm(!nN~%$<jnl_D#sg;;L!A~aJwVxHmZ@ngawjG#`_XylY9e2}Wn=O|B&
z*{hn_?aYzy*ybh8;zW<+dAkp}<ARfwe+@W}I(txlfRwxS6Vx0kd@rJOk8U@*ibrkz
zF`ck;0UByJBGS&#K=G}?R8ZFwgsamBq$TN?_b=di?|g;NlR-P@^kd}q^8_}n@yuKF
zHx9V^aO?vn&j||;M9`5x=GFB#-ln2ZkmLN=WZ(OD-x(g2QJtW6UXw~!2O{z>daz!M
znyEZFyY)dy-LTuKByMFfrYNav@aOGxBbdCS*21d!o!7EMvqVwP=-bTjks2*8E_`uf
zj~j&0h3|2aEq;^XZ1a0Cs6a<o1{$<(lX1dQ=Vi?*Y})7h@q5wE?UkcUkcnu%+sfPG
zIILM4`-^W-vUK>R)nHjO{!KhB0K=F5?Iuw0Zh5Dz8OOsvdd`%cPT*UMQsiBHJ?h*#
zFBsANi0ZMBT{`dhwdyoUzG`17$rUW?*;+q!Lp!KJ1ramiVt5_i$|GuoUbj0eNy8jw
z9I-NF>0TZbm{SKON!xirj2b$zCySLZult<X&C~Jr*;K(l>$H}U<WJCXz%F#x1Y;0f
zY=SN#jB$$XSk}yzj#5jqPCE^Dbi??6jZSS6+kM}AVcAIVmadaovJF&Bep(f7_wX%*
zT9VgjQhiz+mb~kdX>P{5*9qF$Ssim8sYG@D#pGkyQK9rZ;&B~Z9rZi%^`l$YMf!V0
z!WK5d@)po#kZAz{OSR(q#y}HDu_IJ~nysK%`Ges8nk2W9BI>rPCrP>nH$ynb#@1we
zs$)$6DH6vGWi*{BFBxSTzVH%rRY=?N{WTl+x8@nUCbKkBE!XYN=BFyHhcRAn(Eyb^
zHaAMW7VPemx3ba`d5b$M$>o~EHgNJ{YqQ7bp~aG4tgA4^VtBqUzStfz98kWhme=|u
z`-%#$=q0jC4W|2s*W518O68c-eR68&=y{}V;%RT<ZQ8;g-@Qw?^Au)rk?T;&;?KYh
zD@fXCRLQVN>vM1q(E>H|D+wt7j#I5MJ#b}Ie4wL2s^3MHgq!ZZE_Tp!z!YkxdNd|W
zOyVw0_D0Qk?rt4gPUc$2b~05co*4P<)<9gzN69G#IWO~hbM<OhQ};j^O|WaIJCIUG
zIvyTg`Bk8TQ29$`!|{FHXz7M>Z?RLS{I3GJNtf@ya0FE}5#!m?oW1&P!StD@LWE54
z0{=vxn~Ij)U{-COqv~;mzmTJ5aUwdlTn5`Tn14sp=b;3Dq<3GDXBsd^#!zS@qgtr7
zQc)fw+?NL}%XqA=P$|5$F<mSoqhZ|*<TniX*e?7VpzurHNbxlsi<E?s<ON>TG)xBF
zhYJGUNxYWu^K*B*o}BXmextD=SwN^TsTkYVdiRVIqQLgAj&J>2{-;he>$o&hICA_D
z+`}z`v`e=f3;G<D01`O#EoM#G-ddS1p|q?=UO{b#TpjiER88fB3FIuKhY^$>4U_EJ
zaU7vy*_W6Zda8(pO%m!gxVJ(6laaqzBPmbLw90{=`lQxldVh{nMD}4l1)Eub)m<$J
z4)JsMB+%;mVZr{_e-NhQ{b-^c!>567k@BQN1aYu@r;t+D*TVg>Rr^q(nUyxujD{(w
zmg{q27vC1(J<{gvKG)(a+6Q$^6|=BVB?H!3pNG?77MP45&R%c((3xJ)io)SM>rT=S
ztQO&$j1|Vk@VS4$4_eUL@Lg5%+WGBK(F~>Rz|a^I&35pXSA36=<CTJ!(T+h{1!|Iz
zvUC6sY~e}i)Sugtv8N=genJqChyJEFU#4BmFK)~B_SjadQ57N<FkX_{t0z4L|9A2!
zUcRDY%%o`3PM}evK?IPe`@P{*=$9{zm6P+-8##=Qu7Jqx_QUwni!1zIL=Lo*(CXt4
zJG`&#q=nWtbQ&BzdIpP9dS>kRLEjrpyg2#=%*rq&FUCYl(L>4Hq6S>aAtbDdB^4NJ
z5mW4;AEzn`f4ViG(Co(3fE&X}|8j3Juj32hwZEPv?)`cp>YWbjkqHEh<E*Uu7x{P!
z8w5W8)9!b&37Aq5$>AZU5OZMZ?G`g?PDS@7JN6q8n1YDRQCqy9nyz*)QbGZRf!(8*
zeb42X6ZaGjMh^P-EGud1NCZb>_a!y^Rf0;pIL$dSO)HFVv8&kptp8p%nDNMH&<5?N
zPy&k?ER+*tk5S|wda!9Odbcs-$gwUBCYWucEfkhg6j5wLE(EAShD-a3fRjTVSJxre
zc#R^wLj0ajR9HKHmm4#$1tq;rlaTWr*RHq9aF4hAUGuT89Zm)JgE{x~Ilp@|RjCc{
zma-Y{pI{C7V$GkYZq!XFpc9Dq?_+`<dHqHnn*f`pR0}*VTj6>~3PT|fKG&e?ijDyk
zgHMB&ecYnQ&iMPZ7>@D;U!~9LU0?JLYj1>wljb?PBK0U$@j9kuh{aw(=B>7|{Y36_
zkOtRhEj`l%7zmAUZ`SdBgSov<c69IPp46uWx=O!zt;rU3If@7)p%RdO<aujSUv{zU
zkXXtMDm(>87LVP;A~u*Ss%>E7#<2_A=vY4|yM$kB27Y^9<4dnY*KqaitDU6hi5i75
zSaa<R?g{`~zdXYE!SlCe)=<qpjIsZFMaK+RkWk-?Hr!_avcI`RzD&mBocx<4lI79k
z?oCY_w06*jl$>PQph^<4&@ONC<8pW~U8NID0Y#XTI$knG=@<LEXklv%*(yPMqz)B;
ztw7$N%Gb62(k?>PCFGIJH?d|gkCfe>%y#~izEx8lwGhk<M1&IR>&r5Ab)kC?)Tz&>
z?=?yk@1~qa5UB+DR>`tWwh{!|mO?9E7Sd5v>yP#IIAx%ck#hMr#)>0kX!3UiP=Ddw
z8(QmXT4R30@)Vfi<qpM-Eq`P?JE{f0=!?+{`}8;`cNjpfV#;QZsYa^8{^CVgjyx*K
zPi(VCoxoAz?8tZku5&cHlkFh`Ue6S9hrS>Nok6#~!`+n&SB%XG>EvdE=v|?#qLz+1
zEP*^5;un#+<<LwqS-g&7B?4@ONAi<2TUq4ggM|0*Z#%R~hG2d!2qbJ=2P}{|uudjT
zO-;D*w~b-G*R;B)C|V=1gmR!#7odba7;Vj|qoxCF=v}j|(e!e#30fWk-$jJ&;lb3l
zkM7Xc@l?IQya(4aR`B;u+t7%XAZksq2;u`7>ed#+Ez?b^(HpUGvqSEw`1u+7LKL5t
znSqKS`q&O{{Z}YXrUt@NN0-WB1dn?7dJjr_(p$0V_!#U1*ZbXdza-ZXAM{7jP2DkX
z;<ojGeDiM4*Vi@)Mt`Ph5y!C|UceZp?iezd6czK%9#PnNP*sKqw9f5~)NB_J$#rmD
z-wwRqP)rs*a!K_lb?LmV+!=f>H~tRdGDcLvYrF2qc_DIm&6u(l%ed)YZp0c>fBe+m
zcb_9!v$t5UT;YwoN0DJ>VDTPx7$%;5b}-$@`*xFkamvCAKqHBD8&qOJIp}68P}Sc+
z#EL8EUKZ46nMCn;hOTz9iVgL04xinN7cG^=#hYQ3<xk<hzi_e^DyFRu|FK^u>;f?x
z>MsITvdFMye>LTbx@+ZRh{5pE&G;lGK5v_{<<Yxl{?VF%!un~wTKM*z#k!OfUN%GF
z6pv^dZ(CH|;Sb91JdqDMHicS-yh)PUY03I;Oc1?J9=tTsrNc63`fF9A6xB(FHqR9v
z5yiZ!mvNf5wk#KHEpcW){(h<3)hfC)r`18dcjJOcRLs|}XX<FEtE{Zz>MWNoZe9L0
zhstSNZRZw^s(k7fegq2NiL^(#y*XhCE@-3>=A4Qfk6L{AER6#4ZW{4DIrHCKtmMY+
zH7pa~er+;RYD2$PKUzm)8659L?udn}UDxQTwZBkJDeB;C)mJZwDstR#9EnCRY*cSN
zFiHNq6)(ggTfY7Ymq(5>V(cLwP3YL=-#IQ(gCJ#(H0hO_4wTVYwFux}RKY}~26wWK
z3H2g3FG69rUu36$PIO0jUAyD8D)<~MkY2KSsvyq!v2dOuOeImo-W9Gd+-k&)ZU0~v
z>8UeL#|FA~gc!!tIu5j^pk!;ZUu?aWUj?>(iYxC_`gtm#G(E;t)F7f$Qr+NQY9m-o
zGeULlQVw(fQ*F$uca#Dnio#3dr{?wdF2*0^3r(pFThkIK)|)84`Z*Vq-l4M8%Rj?<
zOA1Oi9G?mBmb@b+9{I(I@r;3-J3ix=CY)?1ql-YE*Ue-ttPf$G3-Sfs&8m=P#ES~b
z{>G$DpbuIGo7BI0s))t?Znb?Z<_12pJ|ph-vU{oAwo}{cO`*)GD4YF50^*y-Zhyje
zC6NAbp*3rdDunDk@xFXTtI`X|@%qbY8Bx1?Sxv_iY~(RB5bhI<bdk~QwNgp;0K9G6
z2$FI07e6J6h#lKjE&XrmH@P|K7e{GYsic$~!n7k-K?zjbIBPkb^jS;CsE8pqWn2?Q
z&U5c1pst8I)J`e{n@sHq?e(@dP?&9@g+%YGri@6$t~n*?Fr}O-FlSBqe9AC%^%8ul
z+WCue5?s2`_E3;FF}a8Af6C1|8Nr4St_1sOo7YZv5Z~U-MIqJ2l<6ELbk?p#4kjnG
zW`GoRnf_wVkWw6tL&r%q#6F(DDi{?PZi=-1n-XCRyRLU&n;?5^upeO!e7)urBbs|h
z!-Bzc`fNvIcFP%$8>e)x=}l23942<!h2~%fvAybqOp$yHe_wH^FKD=N5@(K8wUE7C
zJ?yLI#0xvqc;*wMu=g?1A>RwgFV~Q7B)qDGHsPv0{NU`Wmv;EAAm!VX>C<bwmmhl!
zr}h|svV|GTF8BvzZRm-5R1ei=#G<o-+Rwl2PW9*@l@O0PO-(M9{T(oCZDaFXGgQI(
zIxD~mZDutgV<vliHfkyVurj@p*%NiiZ!b|uN2wSp&b<%A-nU5cN}GFtYwaLZ%5M=!
zZv)IP=BMA5mXJ{?(sQ$sI`=zwX(w7OlirsF62ICi>&8{Z8o!sju6pd%O93uj@(bp^
z-0!zMuW#2jE?+3Pz@Nii-<tC_@>)$j+~%*tVO(2J8gNIv4z$gw@v6fEJZm`Dm1C5d
zy3}#aTck(u&|=U9dZ2BWsGqvm#=g)sf^ZiUd7DYgznwqzSb#R{ckhi;N6w=0<o+X%
zKcX~1?9wSG!PFwI=V+u<{`#f3t>bW7r4{8&r{FHh?eCm}<)p^kpthp|xe7_5a0#Dm
zbA;!_(%6n8T*W#aNZ=iAX!*SL?fIhRx9XYi&XgzUq;E?6)hP{-<gTZn>b}8`Q`h9#
zePh&HK86-N;8FBae4$(~^Z55qvY5sNIROz(48HU4=XfQ(A;m88z2CGMnPBOb4+(X)
z)$g4>cBcN#c%%?|dj%kP+&~X3ob}F^q13<VsPFCXvHz6VLp30oqxgQdY~{;oxQbE2
z+WrJqY=}e;FT|*7=@{^7+gnIjyy+pns+*LPuXJ=kO3*To8-ZUs;yIQINXL3qk2li(
zfpYIGu6-Kq7PR8%mS0J3F;b?NjKkB|6nw#3(^t*?uHrs_pQar2MzJvT@QjcOI*24t
zy1++ws6gzROzd-VTTvAnFO1Z|{74<#M)L0i5iUC7=*~*wsnld*X-cq{n9}&~j41{x
zl9K25?>y|VhTP#Tp47qWM1BS@Me@>vmvz0slR7+457*+=T+F&12{);pv3^lSkOMmk
zLzggBVKw0XTBQ`+FZ{?Llf%DOX|k86{B@pO_w^)n7Rl?<M2dz==Zdc~#tuzzH!Bh6
zj_<ZghD`KYq14RMD~hGK!#=tXgq~l2>OHFXWg=6SpFO355*jI`mWP=vsjkJCwM%fv
zmCO8RS_Xh8iKr*!u6!(7+dAyujvyr~54qM*rCuU~e380^-WtSJOyRnS#agu5O|q<a
z<bYr-j$@S9(b>i1dhd|@_MGFe7epYh6uUL{h~R188c3b&5x<~g66NOsCpp!(igBbq
zuE+B_Hcb2YAPq_ZEsb#snLPfS3#lG%?h)J{ed;%_D_Vx1Z=d>AS>-;SOVH7$E|YfN
zwu{Y{)5VUu9sQzpbcM41qU<dQWSLDQ7gq!fd|LP11yT0#e~GJe${qnt#+IjVHw2GO
z96zfMN2wf_Y)5LDk~#dBL>GlLUR4EkTy}uz35~U0D265aLn@#l%V6qxy<54Do7-_y
zs@_k>eYW><BLJdZElI>8?T54%yc<`x6S|)`ytq>oF!d^G=1+1Mf;fY=(;VEp*95J`
zzAg|^vr*zgt2x?x+aycNJ@huKziEL-SoVSJ6I2P_)XgJn#bOZ01J*6{+hQl)IJ7pR
z<u}H3l<VINnWk6^eEW5RjfZw?;-5wO=c6D<7OGx92^m_(kj4A%!&&=9Jj*g)bO@<+
zTwZU9K^H;;V1!0qh=^kJT7)4he&LXG`}1i$l9#XC#?~Jjc5#^7KV{~f&JgLxGkM#N
z<B|N-goS>Gi6BnjA!jN8{b?R5kbetb@36Hmns+)(2z+DRFy5-3gKbrYT&SP*-M+9h
z^9<L}*3#4z{X>7iuMa#ENNb;BDj*+HRZn|%YTMRFUM?tSCwftBiW99VhF6w@!_MKx
z=S=f%xy&@8Q-z)p(M0TNZ<OKU8Q*=ySq&yz{Aq&S1?JJwErW<K4nQx&RBBR$|LvGG
zZZ2Qk2!QfPZoh3f%&}iLMH_@)hNz=L{jRSRfuLU<#p4F)S#i5&r+j);?&?fME+;@4
z3ltu~xKZejq@??DV<p+FK9vP@<&0N8>NCCFo~1-$iVs%rQ~wBnGRH=gu0m|Oj1}6#
z=v8%E(ynEgxaX^ZVGTcs@WoHZb^G&9-8tYS9n&R?)7jt442K5Fbh4VooxXk(?SKIc
z)K#3KPynTD<g8S^#C_g&oik`|!t?K63U*j-eYEeCI41;ujOx0O@+wLPhL!v6Of=Ot
z2=qMQ>Ep3nQha{%tcLABBUf6SzgDi_NV*YwO2B({)Jvr<(@~T%PREg7_sgAJ^t%u5
z<W<lU0hG6mIm2xyEInXudI|A|#d1H8%VF;8!Y%cjkXT;xrgXCjEcU|wevjy5@xGE=
zj0@`WFj^PS<J8tI15bFg`bPQV;Hcm8e+F(n`bPb?!IL;}4Rq7RU0gcfUD8SGTN$ZF
z+@YI*d6_R#^u1Vk3HEoXIfv$*^i)0Ji5v@K&_v|^<e^T&>*7o|H`mnaD(;GIeluyK
zZeep?E1{f#c~_wfM}_YL&}D@EXT5CrWy_lA%j3iTqIJTOF)Q%z#%Ehb&Knzk;}?6}
zLlK&fIZ)egWbh82_BCl^bk1ORKSY)(*})G>p4_@Qb;|P+U3Kdl2%r|`o686H%-O#?
zWfHc;*xZ~-rH%}ZtEj6fy$>6bCfpRB;hdV`%S{Q8>s}e3(yn^?OZ@Vav3>pzvex2;
z(xtf#zZr$4jgAKWPVbww(TVizCGVoi`s8P3i%(mhIsv97t0#ON_{~E>S(ZJ|z)H`_
zcVQz*Ws2S(fBgCTM@g>59h59?E_I+;VZ2t?w2xC>HS;4@;bR$SV&wQp4}EajD!5EU
z)u+DJ;US-nx1~D2>0z?9eNGuebUbV!Z23wOkoT9GSDKqArKrxd>01Ln`Q}RQWeO;<
z;?Qu}FKU-==P`-n3^&RgX(6?Up^s<YM5qthQ8JTZ@NoBX1j=9n=PfU<+Bl^*6<+)u
zdU17xr>Of*NuN(&OOPMJL;dR{C>kk5U3|q9LGss9xqE<DhzNaiJZ_uyL47+OE811<
zy3ul45~=36qTud@--ppI8yW#$8VD2X2Jy4H70)zVA?-f&DKt{OgPuW6bfPL0l82>w
z?eZnY<xm#m65~&E9Vt@_Z<a<cHDHS7T^YI^?fJCHuAIii%VCjO6`KdzNFuzUnJ+A2
zpJ?BI2xcc$rw={1uNe1yPoaNn&(OAS6#zS3*D-Q#20TGa8}j<*U0R0inyN2@cmT@G
z+YW!wJj*arjoSK3sysHKds#|*#`(pmFclDeIqJ5TmD2lZ`TxP#c||p~N8R3YtbmC0
z4l2Ei5<u!vr1##5f(S_rh=4>0a1PR|Ql*QO2qA<PKnNg&q9DCQf|LXS0f9tXgb?rk
z?%N&XK70@RH6vs1WdGNiYtG*?JGkk<!=0SEL9VgVIJ7q=3LUmqAtAK&RK3fHsUD}U
z8+3QScP?9Ubv>cAJ-#*8%6ViZvtGbHAYp?uPr$d(l;7tGh5WtvSB0DFXehgv=;L1m
zOU4-eHEruqm~Kf+SvmTTDY@BojvASswIZrVVvYt1Ba(ESS1!^L2)nE!HBh@Bt!|(3
z#m)bt^&h9@?6j4_r&68xo~QW+1}h#NEgn$C2l)U)V8KT2p%~AsdRnvv)hdm~wWhG8
ze{l)Hf(gMU95TftAUI7$;6qXxQ3U-<rsxeD$Wv>MczB4e;m_ql=ltD2XKqCMtI(y3
zfQ<Xm_CrcwB2#v%OW}tY`z%w!@*Vxv54|fibyRdEB60^e#=B|0`VHYIox3BqyR8;G
zv)^IqN1%<pAC%62L1BwjGe<|vtqJoUNF@)KsBpxS=ay-^7wszETXg}hM{<xr4Uec9
zbBs3$%9UnjTj^@3wjySU^vK|SiA~H=4DY3=-Z>t4kSkv-;LR(dgqZ4oSRV?D(2@sg
z2tg|#ujQ1Lg%`;_U8)C_CU!T12LZ)E-;Jix3tM38kLJXSFPEN&GL@;(2}py7?+9e@
z)lIGGDBhgM(+6)rl~eoL9V0@M!j~BKhyR7Km2z(>L`LZ5R-%4qFu14e=`gaT#EN?L
z3P!>P-`Lnh#e6GaonrV<*FBPtFN(2Dz(F36*Beg17Nsz!V=u94BgRhZt+V&QmoYh0
zUPjwLqFMBp^ELDv)_YYlywvC*N`?sXF7O}G2FD$e#N$If0YF5r5PeE*De+jk`Wl{(
z1-;qA|G5h6sb2m-?G331v+kZq96}^aFHtT3oH@hrrAMs%IV0*128wbtq`>g#Ka6DS
z3`m7*6KFdV9L5hK^f@rN)VvZ-DxRC&TLD(=WC>5}nZ5tiz(;9r;^1-PYR~dsk@0lX
zPxy<+`;BxJjJHhwDgx=LZB81^;Z5ls)Im1%+ox2=R0|lPOPjJug`k1ip_@3>I~T6R
zJ}bzNrPPP`<oawql-Iaq7w0z2l9+3eUBU;q>jxyt@+$~KvrA0xKWCQF;k+41U0Mw7
zE-H|F<RE+A0$&8X4ZgJs(Z93+$-9LZ>$~Nl%gkEN&?eZBaJ%!$@H(}VG$XlyzynYL
z-D6PFCh8})uT-3_atJ+5>Js)yyEvdFR!#-qYj>m`tYIoPZyTT(dU=K)x~6oDuhja@
zh78ZMs9dLUklb`{yG@1$LzG{4nLJMVbEegg!P(TSj|&`70%~2qewC|qw=qJANFWDb
z1N!V2N*T^BSa<54QGT4~Jgake-QbDkG+(Y;D5kQrt{4LKi4|`)*_uZ6ah#`1+@o`!
z=rUBt_oGw7iT^RKS0lBj4>I@w_t%vj9oK58o+uTt(w=WkXg;wP`;o^-0#P<TM`H}D
zy*!s71rE6dZyRPwvut;6mx#6aCe~3k8Op{<{ZqBnuU`VWyiv{<9Vge;LxY7vR@|Di
zea)^E7Ml!JJoxZ#dI=8QZ~S?It3>;J^2iS|%1E<Fne943)_dc`WnhA^EN|r?i;|rw
zcwcr=;0{hu*?t7cPCKFKC;!~Vn}z~9ATttrX!&f<z74P|R#$CV5xs7A&+KnY7}6u7
ztG>~pY-#uQZ16<AL11QaX`wY08{Gm*)7p0>se#8dev(fdk&#5;!Iq0(M(Qka9&8&B
z!lIk!T_DWM(Y%}XbYEwWw&$-z-6%sRE}06|75_q8oo_C9L9ZH0b(M=w=G%5RF43Jz
z|2|N<6D5LZ_mm+2In%FQcpBK3;X_USjpU~IHw$y{gMkvn%e}`h8sq8W-@YBk%u-1V
z8R%+no?e{}sNJ!c-PTcMY9MuhX@)7|JXK@+`tlelSwCY~v3ey<gK{B3DK|!H5}Q4!
z`;FA@`mL*}a*h=Jcn(So6DmH;ukjCetjs>%seC$X^X<3SeZLY4?bi_Xn}NMBm_^Zg
z_U80$3+I-;-l~VG7()Y&xHMB)+mFtK<ubQQ+0Rp{N+W#XJl8WH)T@YtCCXo-l2P%8
zj$03&PQ;7Ze0)&t7^>i1X(=}|Fo8|2w&L{_n9kmY1Rh>w@UoFTcT;w|cs&s%!#&51
zJ>(0xJy0MwLTlKjo;XmhMs$9jyLdgCrK{2x)X@x+!gMxkSLKM2SZ>@6-p}}1MnzFX
z#LwtRL8wjrU4nE=NMIE(m3i=CLI+$~hl5izcNqq^A>p=p7Wjnz<KT_w>}Uguf|4_V
z!`r*DzC){GFT;vHb)x*0IXOr^%FyAbv5qd8Pw1#dkRi^_)a)a!O>d%IM+`(N!)ON2
z({6ZJ7|lLYxth7*Em=akf1;y=*LN(B>RS|^))V`|WTWk-1Rj`%L`qnUGndG^90aB)
zH-sdO39a2Q%iQ9Nk|$!6z1zF-?(2;-c3fSJ#1z=3xxn+*+#oj75&Q3m-@%_VfiDRL
z9QRUdD8Uw9L8i{-ZsllG>VR~d4lm18H*Eo8hJIFQ$C<k6K0JDJV$gS@<boQlEuW&`
zlzNlyp=^7{25ppC>7-*Eht+|*SeZtx+N3_@73_VMqXl7RF@zJ{H^rozT_$BQ`(tdi
z=6vV8uj?nS+;=?l<dV(5WpCiD7w_=yI#R@0sKA3zxdyxm=)TFVw(VPeZ3{6DMKLUw
zzrBochF}A+vB06yMG0r_MRxUthwN`O9MKg{o#OVRMm)U^!w<H$rUAatcdeLY*|&fH
zFE5U<Xi<MRqgL8&%0Wv*r8{&snws;2+F6H&@t$Vs4iY#n&3{%@Zw(p=IM?EqHWSyE
zB5;ck6cl*f|4TA5d6&%J+aXgB0Z!1n*pg}3X6l>J+b*dj=`1@ODy-&YHo`u6JLS!r
zH*3lxH~1to9?^4Zhu<Rd4*w;NG~ffTY`)%{nEO2fIc%Ql;-m}Pp6HVteQ!4Jq+R;J
zsnsi>k-IH;k>=O8M0JEe9=1C1MxLG8d6#wV5>vs<B=ov35JT_n@}3vb;ulwV(4K3@
zLgXBD)n|G5RN%?H7CIN-<DAQvt=F>RXj?5XbM&;nns;dP9&=(ae`rG+Qmo897{va>
zO5%L>#9*yNnb3@MeX_#>)MI*v#+8bdohtNbom4(L3OvZ@!(Kp0+-ucJ&mdc~Lo}R(
zLP(yKYlUSSxf<#P5yO&ey^9pmq#(IzuTI$$?(_NqyUyUSv=N9Iy2OW6t?a4Z)aQIs
z$B=FJ!UBh;00g^iF3xKiNtx&PsRV^-FBpRx)gSJ=i$34H^LVnNz;mx+C)ai)@bOOf
z4_$I#(viMs)FnEY5;vBRM^K@hh(3Nk?ra|kS38^nZ95yd*xNJ5CgUcD)TW+&Aw{+f
z6y4YO?G4o9y1S`*7d`;Pb8d!7{Zz<_H49)!=hpEfzgMGSI!DoB=(k><Kq-YkBwN}2
z;1OZ^^NO}>nZD^htb!7;qo=<YA2f+H$q!5o)MN)CYC+K3wUtg)(rF%wo0DmG96k2S
zWQR#=-ySWgsEIBq-*IBw)WiqyF3-qk-<;W)iBooS_~D3hE7r;^f}G^Ygp~1RnM!A8
zwrcDSChEgESQ+}Kul}6znU9Y5V)4}O&t(FEzu4OZrX;PUA>u7vp{K>`TI4fW${5}J
zNu6ZFw9i!9L2+p!$y~kAq(LY({2e3+d^fO~ah57^*gd5qPFYIQSiDL%Ue;vFB9*Bc
z89JfM`uuL2T4RZ7FpS^F@C)S_>FR1%5B2;=v}tf~<yR=x)BFW{XP;B1LG_QLpvCgJ
zZ>Minn0$29p~Ptco}0|UHb)Qc4=d4YY0|qsqc}OqqH@3%8IFh>Z7nBlwx>5+2$kfv
z=6>dBguEpcc0`y|O-3!ztbgvJOqao_f6nkC<tWneo<0Ns=M?Q9$;a4eszR})aKuHa
zo_LH8C%$XPnMh<CizEpYnR4r~He#pOU1zltcnlQMUQB)*R>US&#`H~;0nLFU#9P6f
z*9u>))x0r{ah$DW4TW0*b^vGdwP#55dGPfYsT=m_)bxi5<@Wpu#r`%$5GR7IOL#WV
zj8-PfD6`DY9%yA*(9cMJ&OAf1183GdCQ*pLzw|5u?J>*Hjt0&^?k;pSozN4m42%ku
z^oABfd|<4u5T|y>eLYs=3HXzTQ;GqYz$d=&qa!Vk-7uNbV?a4M&rRc<?WEb0t&`R*
zSr0c?$ix_=VGY;~o2Z0yS2!8FNEbT|P{ODcIyB5d#L8<(Um;Yblh5Lber@UIoK*|%
zUVqN0fv<oGB=L+WA;#Tl96FE>(%v2!vrEPm_c<j!F1V2Nu0P`arZq1?^u}J_W8pM0
zj>e6v%|R~xVWNz2NhiqZM+Df43eG@^QuDm<r}>~U&dpZfp6|=zGWcOpH)t9O``Vo{
zM)i{nxw4d#B{q7J-WUq%tR?;KL2@7m)PBkRF1e*U#eC|Z0kiQ9uMs<fn3C)3?b0Su
zZsw;t&jvlqmNDauzm+#LV@ChR>u0HHRIE9L1q=t4RyV&_%P6%Ka^^m*dl+AQS*Ec(
zxySMp%yLoFv3mPvXfedT?B#%+J@Qx4s*VnTd>U}%M)9<OO8Gqz&rkYh%~yuE_3zhH
z2VRHPBJAC>`d%Y~dk>#SU)H%B0T^V5-wxKm^c3oEZVW5+l3XApymL6{Tf4_bkQO5E
zpHtNjw6Pd~M6laaa-CM18nVT%;xNI`h4@m~oel+!K12q+O}lqzr43hKpMFUBH95Iu
z{{pVoAz+CQUQjA7x-?;!L3KB4Ai|rs;O6AkShW#0LJ1f3gno+xWW0|&nzhhd?M@Be
zAWZnW^X-0~aLFf48>Eu5z!xZ}ll2u;HDnAD9kF+j!4o{#b%xsdvP+n*(pREPO^B(Q
zM*0S#-Nz^k&%kW{)E~26Vl=%Z-GQw4#?ciUy8wP*#jY99EGssh8#azK!k?&)ogZn-
zTmXW_!imE{!Jiu~27X6gu8Na)&GixbYG^rC{<6~0;pip}W%Vp%quQ)?vw5w0)KT7W
zwwn5eRWKf$FnYW8@=69Kf416Q<>N3%YVaX0C{$hx;?OsZwi9W3KMlE;nfbE%(o`kr
zUg>mh9`h1SxubTY-3W~WZwV<)ACkICVx<n6=0|7kKaE?wHrFliGzR5&{cGt>d}{5l
ze3@#IR7?vd^S|s;rE@Y^DAgb~xU$l{-sArLtu1pwciToic%gwr?JpkJvyv^V*WFWZ
z-Z1Ia{4MdZyBSMpTCo<Sf6#&PF2#gi!VMRil+Wt;QrJ$68-(P|XmqjL(I~{@*#S>&
z_dKs@wJjJK3nis$)O&2ygZi_(vkQm}-mpWXX@-w->3e!gKhf@omuh1|PdGm60_~n&
zhF(5pR~#1ZoZ{1(;`!2g2B&?I*5p3F;Wkoq4BFSa@0Pmux$Z(Sglx>7Y0m4GGIo=W
z)bXEc!q}y`jyg)%#mnbR{}?>tCCh`niE202`HD?6yUP&YMiC|st{@M`7c&Lf{!<t;
zP85f)JG-q6>l6;k?Fcb7&wb|by$CX58HGg#o~F-={|yUVb{$0rNu{N~Cq4hbTfF*(
zG@C(5<L={}lRDUUo@J}_{JL><<9V(<BH)*~lPOjOr_dnj1ZO;R13bE#`cOf2H*2yd
zzeSt-kCjZKEe#x}RCnz|R-ZFdFiH99*6SCBp-Sp&w@Tb@mBj}Mu@%CXzAYtpKT(O%
z<0mTWfNEiR(twS;*NLgtf>Spah8F041CE+_B_$Q<Mpz;F_H|X>UxJrhR$mCl>bX-Q
zmgZvgSvJK*L(|SuZb5{w8CQzi2?lAQ9NSy)+b%QZow!!~Biz(JqHDfp5wtx}9>`nO
z5FAvs8T}aF(lLdJ(!#R)+|J&7Bw*qlq}sRq6jvkXSZ$?R9Rs!{ytiME6`?k7m?hh0
z?0A#H#ePvluGm6flqfxXKa_r(pVd*~l9gGyoUw2sK3htYz-ecLRff1VPfnB$#C0>c
zGY;RinXDvOP}@)6dES!EXZVr@+`kY(y4LrbG@}7BXk8g<!BC<}VZJQh>ADE#!TQg$
zfY)o{w7fZx6iBvCJrEV{IWA3LsA4zVh)Ls!!X6>|WV59a`@P%I@BK5EpliP$sPCX3
zkdVJTygr}r5dP<JXFW3kWDUp|Em_N!frBLi<Dp7mOKMBeF){B&-RE-M_%y(#<T|z7
ztwi4D?$;P!bg^iUb#ltfed^xi>9wf4@Bdn|TLF0iIB2j@1BcyQ4DB+6F@dQ$h3gi9
z>hVzxo8whDJY5N5Wnq;YS{8Qw9LZ-3VHa-7b;OLWQ8XWY;51e#@D|sPA8O#KnW#?d
ze}rYx%5e<09eD4QE$dh;G_kstX7(Io6|$>rKE%s=$4d$8T?G@OVyxMXZ>IV87RFiE
zSUHg8$K#;Lrq$v*t!7UPQ(utmV^Mq+*kcH7^3NGdIzROUIQR%D83O+38U(5@k2Lz~
z*XHqhuO%xPud%GT@6N96FpZb1Ga&|VFs1P0cn`Jt2)KgPtj~mRL%f2L(PFRpAixsP
zk2{D?jFO@80EfPg!SY6E#!Eg+^7cjBLW>NG**DNd&E}bRlVFDrc^1tySNv3&r68s*
z%aJ+i^1UH{O+f!n)KZiZ-I*r6LU=WgNS*`j#@WJzT5x1*u8r_wG>qhh3-o!G*X|qZ
zmirpBWLjxXuHGq+A!&|$8}FBeD01Wn0ks`_w_kJ|Q-30)J6Q;vi1&e@VUuH_wQLI<
zrpc2po+upzvd_D_LA+GQan)*Dmn4izOheph5Q<D|eP?H>?Uc}{(5Zw>WkR3tOub8T
zGd2GL*jTyjzd>7q;}^*$tv79JZ)*9ZjGFH_)N6XQJIL>unQ3OcFcTu|eVOqt%eU=&
zAffm?C>@=KN$Vl@O?~X~eS^F;e3Op9og<%arTNY20ebRjsz*HlQVO#_9_(FY1Io4N
zi@-m1Vj5mC{y@kup&u*^B{BiFkiUf66kZqhezWBEtXdMTYW&f3?Ka$td?43+n0smE
zd19GL>8g8QG}V4AO-$~zbAO4%(R*B)TGu7KA*PZ+@Die10s=3;)?*B{4CSf3YXOv(
z&+jY_M03%ztT`xxbwaZg_h=qdZ<@CIM(*pu6WtR#<~W!Gf0nZQFSs5z{aj3jnwP30
zQL}`EHW34a)=ro_euUD$VWe0s9ykj8V@f7PCoq_7Y^g^Xh>(d3sa^p@PrsRWY}?%p
z9NVHNatuehekjd{?EJAK@TF4$@4->rPqnkuliv0#os?qtdsAXNy8PtTwWQ0c^b@C&
zfpaY>mXiT8Gb_`cYA5JNxh7JjM<r)m0?vI39+ewK>JQM;#1wiRKQ8;(a~hnF`M7##
zRz^H7UAh8lJK&wGq1CsndIcmqZWYhZCWPk7Rb&*VmAR+vAxq;M(=~dY=2!{#*$?<U
z1Y)#aD*Oej0v=bS#;Z1FdLNc>%MezcZcJf3YrYm)RG)edvtc(cCInzYJyk4c70K=K
zM92EZX-ql3xvjCoJYoy6Q|69VctdG#{=oSuMHlnMb}UfV-#1M%Z5m0S2`wE~N2*Z5
z7&qXk3k8J!t>tO+=qn~$$b!XJNUkTO6W87!!3bLrTQskz)ew7>ZupiXe$pG?(nLKi
z9_#yarrw#sb7Xs31+W~%Q@a1^lA_-uk}(Ya_PTPayFusFZgVNm=XdmHu*A@AR>bU*
zZAa1Y3Jk8S9eDM#XmMw(sfgJ1Rz9XxX~6D*b>E2l;n(I#<_)(EFOl(`pCv1U&*)CO
zMlIAL+Auj0)mYj~iYkw;Mhu%y?_<19Ofp<rrVkvbYn2z`_;Z3_ffNjMb7+9Lml}3q
z9WUNzEi?A?gETl5fo!@}Zmrp8*Y{B2LBmA)joA9HZ{%$I2Gn!Kd9?y_oGP6%b0~9%
z`<etP3O-q|&fHyhkeq`YR>nF@6K2Yi%2RtlM(zFN?=v2^idVp_H45#H4{a+$kQygE
zbSz~pt_Ep6%kYiHZW6oL>AFDc_%l+!?^q9o@%$0~AFVWYo-pgiENDFz$vfhlzZ;~e
z^(6eT_{C}5UvUAo3sQ(bXMls?Ng%1o^t7}an!!3!F;Aa&rST>tO3?1B7epuKkukGL
zb#o*)0|@(4yb^^LBb|Xogl`Vb1!nbOf-$a@-}!&MVoWlBMh$BKjjQ*po|-v8QjOA`
z0N_Amaegq}*uJ5Kx_y)pg1LUsG4BpH+Z-h1PHY`TT~8kxwvI4ixPzEDc?GGLn1ne+
z3eyJA?P@ffHKK8P`FDuUeHNshuIl&D+*UWgKK@tiH%xEPKt;zbsQ2z}6`8!_m$UA>
zM0S=bR(f_{9egZ+Kd;loVZE6HnXN7&W;cA*;d___v{|@4)4@4!)wXcl#$+r;pf@X4
zHxtFTI+TB0<@hgQ1-i23c)W0D0+nl*Fr(`7g-^_eIW$Bbaf;`|$vZ+pwUxGJQ8Ux9
zynGZ;G^7CEu+b?>j^2u*_wFt82wC^R(zH#eX=91oz(}g~K16K}#1=shng6PW9xhgo
zR2N=>A@arn-8C>*^TsWfbGH9<PjkfR7@yo)j2bIpqvzFZv|HhTbLKCE3YqcTtt5xW
z)<*)zh3wOQYDLE{8MMtZoZllfEF#5v4$M1m1NSI4M*Qa<$^&XL`}q_T3JYTb&(bdu
zdezh8hVUmm<edR;KS^=)x~tMBS7oUeDpE;2Ml$LCz2{Wpyd7UfKjT8)ZKPs<S}vnQ
zf%M|PAWP?g0*;R=Y#UjKzX8Gpm>sWO8}046w8*yYq>a(Anws34H|%bj4Mf#X>~9HA
zK!R&F)ej%<+N8IEc{8wmACOcRP4C;6JxwQS>#f;xR#cm3IAA*Zhp}?^Fq$*5cRbeZ
za|=91)C$6BM#3s(1o~2)v%^gn#Jvislz0hM!b4yAnjEcPJ!bZC&Q`&8Ha7VAMo6c=
z8DO3Mb0(wol1}t{Fj9){%klLmgQNT#cw=@Dp#3JVXO0s3nl{>F1J(0@p(6Bo?qO@5
z5WF9~71m%-;|i^>d)1oz+&P{Do4wo{FQeykwf`PATm7^2Zv&HVW#=K`a~YjetFo?H
zza*F}!GKdo?HSUdV;Z!3nU4OafItZ2D;UA{8PXH5?m&pTva9UMD`oG=kcNtlamXPW
zahP|NMM%`(e(Z~|+3?QdjIHX(cSf0pY5Yp~Y&HRp+}CsQ6aQuQe|;DG`Rp3+;qL;h
z$fH>m#p*1|H@PwH|Ih_?qw@AxJJyPI#YmnqC&w2nc4oh_rDO!v_QAKaPUIfEqt2!2
z5ZQ#XP;mqH!+zP5)%S`{i{uFB9rq^FWW@dWrX9#^6|>k$CZCZ65$V|aT-<_+kIj2=
zC2ES|pIp=Nn&+;M9oNm*yAVmXHB$-k0PGdIOB;<NS%Yi$G=c1ROMRkyxQpiU&GFuQ
zZ;vLpp+yVNdDe?<#E(AFi!||ry*i*$)Y#KoVJ#p`batKFKZsE2K7MG(<E%Ok7$ML6
zZ!aW>cKa^)Dk5R!aqMG0A28lhst(_9Jt<TrUW}tb<8R%GBnz>C<+K}ovfSY@0#O=U
z-Bh!-x{xN6A+2g>;RcsU5`T<O{-Uw8-&bWF@KxtrqsO+AiOJx<UZ0siS;Er0dnNj#
zl%|yN+z+GQLxehui%%I@?t{{mK{D}3-5RMcZ|9nB6CPI2xvJzVV!zKRv-VXBJ#*I6
zq&g_}g5yYvuVcQdga-V&dPZJIV`8Xo1%Go-MAqS2*RO`(b67UOa=~psyk7ihOtr*Q
zXrkBQcvOZ%Ai}L7#~I4&UmdLV)ay7;!E4KO;c)f$8a#81Tck<V#V{qr*Gp`W!*OH^
zHEgwm(<*AQ&-vgHl8d&~*U=MVus6_kseS;JlGSf^m1c*qBf2D<JTpH(x%lVIiM8hp
zXuz+*eZk--)A+F5?Y;YlqthbGPL1C_zjNssz;n4tRjvl!6a^LHe4rEU$Y76-nNq7(
z>WL{dYtvaN2(kHVOU&Q2t^_jlq7l??(xA{dD1hCT-l7B&u%NOwx&}F^Rl+RgutTsS
zGG6M<n^o%O`*e+5kfJ1V$8+fRVD475c-P<lS_`>ZXa+ak6OQ&;fE+r_w&pF0d)iS>
z+_Xv$MQiy`y|*l-MjJzl&2+W6wv@K}i~BJJ9^Z^OncaW!8nYNH_kL&2bHr8}smTs;
z_6?<pD1prQa!jnSlGpu*?6TIHJ&olgi7!*Kq0ZH*{g1_laN$`wZm;X8G_(_b#?<R(
z5oFISYM(1@<@wvpEd4iNQaO_)hw8n1_=0|y3bvXdQ}s|NL@IQTK5FUg*3d+}Ht9!W
znZk2dZ4``Rv94nj^IUq|dk=cl4EMJ4b|s8xwgsA*5>L^8q)(SoA#kuUtR@0*Z=xh&
zDJzy|2Y>+?(hhm|EfiMu;}rtC9I+`>Rm|5>ZYo-Yt#PBj10IeZ)4?gveDY_gf@|%g
z+4JqufiR$qTUhSQumCtjrB{npI5$hbMhSyC-8U2`l5$1ewv4D^C|JdZe=(m@Y%}LZ
znj+DGbDy$lO^hhICl_Y4_(YANfp0|+jDtm&5`0|w4F3HrDfZWgd#S9i79X-_{aRVm
z`$cgRz(VYKGwlY~%;LhW#kKY;6H(i|Cibglsox&n<F<)Y_%)zLwo<-|w-$W5jnt_o
zT+E;D@!iC*ru@Yk>;MHA_IDP&NE*d2rn1-V^GfWh<;F^$zh)HB-I<qqsOxu$c+dl;
z{tV7t{4(^veT=p(b-$JGrqsf8G(1R<7FV?O<kN`aM9N{?eOIyZ!rV0XV+7q3wZXhX
z2eR2``!x>ZP_Y1%a_O@Bm?CQ_EQN6FTatI4@Xs%c*Uj(xrGJqiNR;NDN8R24<I(B6
zC{9?ekYDU7{UNoSte>m`B<xp=XYBi;M4O2L6Lnr+T{mVY=+V7Ld3Mk+#oQa5O8d7>
z2Gm+%4Q%}x5Ly`dh%ld`<U<i0$LaE0Hv?Ek9ToHv$-OmE3I6bnFyhH$F3a~niwN>0
zLwJzrG;I*3cB}vPJ^J!WVu|>i%}1*&tm6#IC`UG!;&-WSz^2H%FnK*&5hHL%edg!r
zH{+QyTOv9owwM)~W(M%`jAG?AN6l=5A!b&bS=o6yAM85o@@8klvxDy^1Ydu2E}k>@
z97_IY`sX&kz#&gWZ)OGe@41tRs84Qr+xGk~-NyRWNlJNfVw;ENkMWVpo9hnhT9}-;
zA*c*tQ6fzV!|jaccZwejC4F*~PFhJeJRt(VMO@xb8Wl}YSy4$WWe3zVnck<HLQZ+=
zxQMEaMz_1~Vf;y`jn`Ii9p!DVu`op&mhX=7(vef9m!TfiB_aL5z&ZEj_5Th4lFZ9q
z{fjsyHWMlnOPSA`tYciS8w22|^_IHZYo)&LAf(FGJ)V{}^FVp_rs4Bnf<6tfJpZj(
zG^z$zU8QrhtOc#Vnx$Dh7Rxcq-ZWDhkhiltDsn<cxN7HImVCTHL^%Z?cbd$mnLOOG
zx|%Jq(=zP=mJdf&;v&S8_4okq+(U9=m(&jpp<RM;3sG&bwQ**BDzrEXc9PrD)e<kf
zebLRfqQVVSx#G5=QO_At8*}(eVYr+p7XWQOi|)A|rDsZU&liET-im%=HUX%@0g5)B
zQ8YJ&#CItK!)q~iYwG5)(%j;l?Z!Nf(I#$T3=u)#EqO3|5TVO$bXpWD8tgp1oMAIn
z+l-9~pDhaw^}T)0d^LTE{H^ZB-dV*a^_kQ<Nnc%0G@vo{L{qJ?Y_Qoy0UE$~cu%(n
zcf8IeSkHE`!oqz==Hnksx)MUE%!wUuDS_YAES9rRv+G!XzVHnHdS{)R{KeCvW8QiF
zi;q*q%`06p-1gjFxBKnBzuk1ex>bBHwu<Oh5P3E7>{u}NnPKU2dEqd}-Kn8fr<5-x
z{Ok#p@s)N0@|lP{qZ}azN>#NMRMoO`^tt|5_d$Jb+*o{<Hn9#bNG^t1P#wfXr}sPD
z^XsMz@o7qzg=U%yuEf3F&>)UL1D>eVI$Jk2N!ghM_$m|6?sMCnW><96^?j-B99I$Y
zliEt&>vk=OE>Txh!m??X2pDmJ#rbZQ%ZJ=8CtPQT7)YzCvf67T6w^1$eSY$b9DFmn
zv32|Ni9T~CihWAw1(iU)kc6T;+m`knzS<<Mzf4G|h5Jz>Tr)V`!Qjmj;i={kJ(y$X
zJ*7JAyAN5uqn|`E%62+SDdJRH@j2p0A#iGdjttp4Zs{sWKcPhFWse@HDF#-oZ7~i?
zK}QTXR7S&pbe*B4b(L5Dqxf~f)wSpQKrL43i`_8n{O4SnWMit)jS{zd0YPFPSrxQ_
zf6i(f=OM-=;32v0%&pa!(bW5XGPTC>Sx~E5QHAfDM=no#;{?}uRloKda3uHIS06lq
z<~8<HN+h^1*%R(v%|a)yRm=9~WMhYU;d(;AcpxSOYJ-%czozb}@FM&y0bL;2a{_*V
z04P01@O$f?8Mg694xP<!zPis_Dq+4qfBlaTlcecT`+Drgi(kxJ2!7@zbKq2vNmmn3
zDLCr4J_jw3A;7&jM4;hH8S(2HZs{px$c<SLyYlRcP5Rn`bbG^;C9b+VerLunG;>YP
zXAygP0}0qfV~QEPG;I7f-WHAIrRJpP*H}{K;Zh8dZOUOjk~I%b5yZVY$oLB(1ZSOz
zB0MEI{4$7yMYDHq_YwK7x~gS8KkRPB{>-46JK^cBpw@UD&K1G!bPNg-r8;ik)1Hn(
zK}gx0ptU5u1{9D#t`N$0P1e<#J-{AV-q>6TDAg_Z7~uGci~VRn8uWoz?t3V7xKK6y
z7RPzn*?x*Vg;$6UO)kvdn&}7U<=4E<cB=PJT>A>8lRj8+YrSuJW9RhInnS;CD&*!H
zsDrOvx^!VpnKj2{-47UkE89GhCDQ@vN<Vus4d~|Ctv}9&g+J2Z{=t6?8cPkt>thY8
z=s*+D*L9VKJhVXsXe$g(Vs~~!MmTIs9VT%~FpC0BwT7T_Nc>`?(XZkC!k$f}6!|Ms
zS9dW-VSWk5AJqT$$BNNp?c3=C_xY1Z^`Rlb^lSBi(UOl67J(*kwzUN-W@IG)IRovU
z2OsL3z5x~gJ@1^=+wN5b5(W2miI#rs5|}(d4+~@EKnf$O%6PqWlA6%JGXXminG|=J
zc~Upd$<@j4QQI$-_-^V`>`%YtP8Az!pWazoSVlm|>Ai@QPGcr7Ux#w}lV9hTAdx{*
z<rQm-|7^o0%sRYt>~x2CGs==i8k1dw5FW|d4`cdt)NkPgoh#+v)Oso^DPAN-q7Tzq
z5l@s@p*g4hR>T~XR=)3?(?ff1MXx}|*#WyWq?FLBN~f!Y<xOwDGz7@}2<q{s$TGZS
zDt9lqyZysMYf3k8cd3@$^X?RxZO96k#6c*%+Qk9ZL$5@nMfdVA%Ft9&nl}`YpeJ?&
z!lK~xej-x*J&6EEA)aZ&S$8HEnGxn_|25w>zqV)XU4RK8=6-a~y(mcpjI1Ar!-^u$
zBoMkU;N_V-RIxl1eT8zN6ozsi!$Q3zx@Nw|bNuyLkj7W}9{SIw+erKTf|sFBRZ{c|
z|3-};M={;Yl%=nzf$*h6-V8#=migDfCrW-Topj$9zMvvfPESkAUfTEEVXogF6^|^q
zW+ymG!xZ^GD^4&6pwZ14|1uPS^4yM|zrt}D5lrynoZ9a+c5ms<>nVsMY#xiIzZ6fb
z!*yRF%?||N4J+ziQ4X-phyb`3{~0qgZRbsdb;X}EB9B6Dwc8M$#>uV<SV*5$L8lDY
zN0H*>1)y#6s;R|hK`F;AGMuK*dgT-iA7wf|DqX*mFtPXYHk5vhYY?#>EAUpJ(6Xs>
z@d|U!)roz!{nO7fn%<KR_x-1jDo!`mioaF&WBW7awwNqSCti0~y5rpjx9?&Yg0xN|
z!4hmd!w{yee`M;@N{Rs-*UcYRSuT(;A%Mn3JQ1gK$N9PBnRHWk`{KGfGR!;i3Fb8R
z>}zhrC+HP+ar;?@1ZA85{xsNpHWYhhtNnRSb@P!b`)!A=Nx%ArE?3Owl0|KW)|lPU
zx7-rtBUks{2tEIgvdfONq5?}K!rnr{4NHpa{0qX8o7oMlC*}<RFo%wLm2m`|eY-i+
zG?+(&kNBK;`|GH2UgSA0lXoy*h1T_Jf%y_Sx5)4E){+hP9Nw%N5bkf9Y1PXQxw>CR
zuh8?-_eRzGAM9Do#)IS0u_-PVVxIRjkzJ`!2bZLF0sqkuS$mB0QC3-k19hjO#_7;&
zw)4fzv6t|2ZC>onH~3ZsY(}5`pqai~zt7e%XFB?``PW`h&=sD|*&HEwFE83GbecyF
z5DnyQDrsF<YS_w!PRc`yT$IurUEI8L3K`@RNw&PT;zg622tb;i$FyYCy1<TvQ1Q#N
z*yg<o|6lHe8ah;9|Dk&4h2o&6q?wt|%&_R?cVMcqcv7?oQw<`fO&#moWgR=8R=GM_
zP0{CD++3o*fram&4ncFFrzvHk(({IsD~)IGx3rolW6D3kVEMZiY@r&5e+6T|_BDRK
z_!22BKlqnIKmmJofvc^^yFrO>clp1}^Jy;FT=?{2TyMXxi~cVu-1IwLzvs(|(SVRi
znnB!ZG1p_|j;;sEKmHlo_1Po#J?2$dYpYdO5zQV)1CFDIPsih;(UT~%;A)K#)+<?P
zTdgdw#inW}v!ROhVd2Pl_kYWBCa}gA^S!+rLd%o-tSTaLZaI!x4t14@j*jvHYRjiN
zz=Ts!ntW*i#Spy<)JSsl)x!mK1Q1KOt#ocSPeY*wjA&WopDuf&1OG0a0DE(e1$HSd
zzhXh8CqSnvRc1eLMP)97B9jQ{GfU@@3c!uRCXn>X%IIOeVtj2=A?9fjWK_b>ZM;4i
zV{AMP(pAL-GNQFNom<2B_~S>-6*T9bIG8?XITO`DLi$d>&Uf$a;<PQf%*Wl+9CGKv
zn&%+uT9uKJLcr3Bde!|xq;}a|T#FG!kkurO%S7rf?_7}3r)@UHcY<vF*BySj$vs-l
z<tjp11%39PIz%pR>pYicH8WF%1{5Pk7cjD))fe`)3$x2L@uRiVA3!DI92$HD$O-$m
zD`EH#@AfA)BA5}(e(+_a>4`pFp|6V*FpV*8Q%pmnxxujGfNJ=PLMbQoFP!%9e9DMs
zA<!Qpf)v$;IhC4o`P4U}oDR1fvPaI{?l~6?zl;6x>)J1zrIz!Z-jppnfd^M_cisEz
z&hHj=)mNC*D@#m%tJ?IA5DdHVojwgDR+!htbD4L?tlsC-rJ!O3>(ub(LC93dyDvuP
zAR(o4lCr<+JTfl{*BhTxWxZ6FIL3eJ{p3gca!ZJSF}GH-{P4C@j$7T%@zAr`4Yk@_
zTf(^M5TYPQq@*!N;O?+5bs|nv!M)-}a|a#=1ST%6n->T6Wf@BbVBXOog5Jf_cW-#o
zlfJ9A$9?;+QdTrm{Xt=>$)$x|-nEj8G{C!&ta1<$F{}VH0fzrtE?$41tie8GXN?~C
zzPgm{cH^yrNF3v5Oo_X=IkvR#1Ku!9^Vi789YgJk-`AQW9W%pr=C*8X9U$+`3*_~F
zw&TLO{U#T<?i%tqNtgY<(OJ88(&lL$kf*gj^DbHT|971QIE<OyoO;TiM$P+IEJZ&4
zBbWvzI}>t3em7oOTe>D0gipOJ!nkwt55t!h_EH(79eCOF+--M+io?vl+6QV_BEz0P
z32(}y)v_%H>tsFt93s1qfU6DvUfh^F5C}C`RSViUdb0G8eqs;!4^wDyRgv!(l_#Vm
z_t^k>22K9t{o#Shc^0Xsw*;-Pt^Ynl2bzTQl|;2Ap(Tbv#$h<UESP%YNetZI{cDqy
z(f9H#U8YZh5Ip=An(0qMP}$hN>NhK`MH*}i74N_HLMQNnX<HmK-!)UaS*(hYy>%CO
zenao&i1?bBZ-Ksl%h7V!+zW2&y%j3;lZ0aX)#eydg}=NQufnq+BBkR~m~+Pg9UJGW
z#p82HMk}joWvFOX%p}5OZ|K`ZG02JI2;8eLq9?Vb&kf(_;G_rW3jgzBXFsJ_Ysr%K
zHy9wg@U?$y?YhpKYa6ei?x4uR=xue<py4zecdBhuj1v|N*tcv4P;{l7`#-Qznh0yp
z^ey)Uqls(uNbzJ0Jaj%noMRETc#W1yiY5qm`Vou?ZvWA4yTD$7cM2j6#wHdc<xi|j
zjbN^UTfh5(ZCrH)1J%`tXi8Y3z8^MGjGsEtNy%Uv@uhSsP&7LxWtynsiEw3H=Z(>U
z=)Xy%t#HTH)qgYWCY6;}VCDy%ZIdAOTSqos1<^o&mV@zhJW3v6Oy*B4qv~ZuyhplF
z<;}@hUeY%g61}unfudk(x5#d8IE{C$qK8?w$#EG*sd<X`kJE=kMkf%DHy6Zyp2oBB
z=B=o5^?yg7wJUncTd%pP$vVAq8E~#u1NdpVnG9S|oZ@|-JEqfVZdbE&OlzK&4*T4s
z*MiQ+jYy@WS#Jwz{^a$5%MDdY^K4F~Y1zigc0a1L3z3qC$`_*Co>~>XSm*d5zC7ta
z&QPMNX-OUu`RWmY7BM>rF%1Cz&E`)bN_K~=;vUcP?Qb%l@=Mrj-21_nag*aSnDl=o
zC>?FuFh#oXLdUxw$5B`c3^autPOJ@aALFcxdv})-p{ssqm|~V?pVc=B)h7ud`IVxB
z>$)1`S~DL$oB8F}$3ZgaTjZl%$yiS55KmkJ4CG|hf=IDxV3_JtwQ+2mbYLzjv~FK8
z42)4(Rz@sw7e7ok&(8@Sr0G%mm*al!$k?jcj8GE>u}Q=hJ;`zSyzO{1T2vSy-j5~h
zcitPAJyaOGx-m;SUCe`*|7efTNBcKf$V@$X*=|^|Sr06OdbgpqT1Zcu?Xs68;|;!4
z+x1yZ``*KEOcO>NL(2q4<;_A?oY;e>pr&`!rn7;CYI^9Kqdz7;&h$Mbf?OQStU?+%
zLprn9<?Vxt<jr#KpB7EMgvwPFSTRsv#f7585kz1T$kQc6M-#$#K8VGUja%Ag)xfPl
zB@^d!7tL09`pms!E0A+jg(4f$9AR$mso&E$7WQ}&a>!Jo7C<$K&mPg4Q(i>;L-H6e
zUBehKbaqiOsfTW8M0uZ>_*BW_Brr7hoO-gOwk_UY!qt(x?viKI)P&2kZ3XsRKIp_x
zE5B_OGM&I%l1n+G)DZ<lfO9()GGgvA^&p05IivGWyJxmraaAk%B<)4>Fh&XBVHv8)
z?sBbS-j$fM3GecJbKA7(K`HuP&k5&9jMAFk1~8_P`aMT_*Cx5mnoi&(gpU<$IHL3l
zMA>cE02n%}l=iZ`$J7<`#sTAqGH3xFQ$08LV-k{Su5{Wxzby9P&zXkmYMZsnnEok(
z25a_*n;X;Bj^3X9EDqTy+4g6#mHuXCwURp-*@HTr(QwO}Z@3_YR$F$ZS$Xaac|hg4
zj5exxP%eP8yOo?-<h?PSo))Q1J0Y(VI7s@3kuz%giQ!!zF7}>U5eZRx_-VW*hOauP
z%D-ujUTCd)H|Swl@ajUv)1+;~f`vxydph~gjMv2(JRH5^=W!WxXDRN;+YOlt8S&!h
zk%17&UmJ_EQ#;DrI8*#xKZx$>Z0q$D8-Ts&)4M3!7^l{e(R4rXz~H@M5c^KS)^Q+h
zg>sRA{V%$yq+vy0++Qnao#2kZgO<0gEvT{2bMp$KGAK&-#t1=UsQbSFUPDV3?-x5v
ztqONagb#1~C#Hw-ULcc|m!cB;iuw7^8LsB;IAZweLS9DK1;mzf%WNPZVk^L%EnFFJ
z^jDMkHRpW48HPbEy=ptZR_zD;LGA*0IPGmq3te#%d7bq&b284cG$K@_&hg=h84p$r
z>_07Z_>Gv+{<d&6LW+MMVc2Jn;i%EF`<%mjTK?&KjWuV;_l-)G<zH<YQGWiPU0Vtm
z7N^BXeZViqh4{x6Z)`^d*8jN?LuKJ_afLP=olWunlh#efTrbp}ws~vKc*A~M2i=VL
zup^Z>*>#QXY)LO%7Ux6+f=wz527x5o(&f#gs|KN=WGv@~Q!sd=0Qd4+dE%jm+aT}$
z*{e%m@rQZxG?ROb|4#Iy#=S(SV{y%ae<R(d2l6AUAnKNHVbCW9+NV-0Y;fM0n#J7~
z#6SL+;>6q?S>#L$>wJPQ&F`?1s<n~D(4~9U6ub8=s-;_V6h~UfT}bnb7SDOV;NGip
zHR(p<i!kAiLcs-h--;(5i-2Vdn=g~p#ftr_o>l@OOpx0}1Vvi;30b*9ny93BkN3pk
z$~<kS+*?%&1v5NSS~*n>W)+pnVN7+JN?eKhENx5Bn&UN1q^-SM*j(ddkf)YFMz#Ih
zJrJ0^$bR&W9!BJf_=V-u1l;KYYvB2xcOGn%j<+(dN)QUh()Ax%b8Ko6Qy5O|5E{0h
z&C>awRwBq9%mLejJ=@4Vau%ve@p}RB)oHjFcl|owMblL0ryhfWk8-<xqvpU(z{}El
zZjc<9$S_pSqjZbV^(oQ)pBQl3?T?N0^feY-()aODVd1T4)=$cCsY&l?A#?7?%CDQx
zA&A*r@AF)>DH_8--~CU-Cp`bjbvl&b)Hzuf@`C}RMNyc{LFdLc{C~(hVO5O_#&45=
z*bh83a<8(oKhtB7+a3F+O1&+23fM=m{I<JUoY0*f&BB0@eW&qYGMIxQO<&X#10#Bc
zOE2_<*3n0aJtfk!0OKw`2TS+qZy^2P8iQ5!@G?=A8{FnPua;h(6G9G$F*U93Tu`~$
zXZtZi{zb7FXNInbo*u@3Kr_@%HE8(#bf1-3k%t?h*HNW>bL{YO`G_nTGR9S7eNkv+
z+EL*F#4daBy3wY~aW<8fQnMSrm!^jE<Xr1+;!kC;1yaWbT7cphFIRySr|SMf6zmeZ
z&i&7NQBqaK%Kb?!P8*H!Uh4O{L~jZ?Y&WWeS8qC}u+O~IW&vH->pUms*h&Pm>HCSt
zFM?<c@#g5X!Iz8(ns9GRYZM!`q`YE-bQ@uAGHC>wc+YWpjvh#8H-I^l(z~OpNyG2w
zU^OImW~M$46#F`qEh9<)0Wj+{nkVl9GNT3%4NSrM!C%x^?3waaM=nQS6^`bTqprU+
z?y<gz&^j^#M(TAVyMc8F2BD`}n5rC=gj(O1HnSMO6a)r#!r+_<`Y}sa8G<M3^f7W&
z2esRSM*MGA@7fQ2YAU3?uCt5)s~V~KVdGB}io%C@h8d_I8^^+*sJY*PznfBg(9%rZ
zPV3CUrI+OCN4&9C>_J4vR_4F|Y*eX*t09)Vab;z1IpFJm=Sja{xtFKtdyuLI-qSF1
z@KuQ)-dN+MPYK$e`{vw;Hp|fhJ(QIaLWBpKb)6+WnvuA3V%krpap8X3IXe0e{$2xw
znPa*Wu?KiPIKC*elw_lTh3Ksg?a4NIxv!UmMY(49l$19D)Rv@4!o$Cn@WZZ>|6w0H
zWE=2SsQ)=L9AAmv6q@!`4pi0~W4SQ&IUs-?R}>LbYpd{SXz<~gPvnZoj_*0E-Xo{~
zME8U+faZ}+qF?Mx<2bg;f!f-)3ycW`AbE1nKL`6hP&(j?`AKq_8<rZ#0~VR&grTLr
zL12M8Nl8`l^S`??dW0<dXUky0b#wGEyXO42ZOt97JI%W|zH^3t)sW}Jv8NK((0xyC
za2A!dX`5ij&|~MF1VDMRr(T+7P)-!fJ$ap9-_t4uI=Rgq7D=6g$6j6yJY?{ev!j=E
zMdcVsPGeXsFy2yO#2l_g8d)0G_lxF)HX@EpaHY0wD!$R=_}1+D-1VQF^w#?^yQU}i
z(Td|P3xo)1JANas_eo|wy3@hY75uRvaBPVxfL_JUoecb9*wUn8#n?Zz&nSj0ankL!
z947Gkq0816j4|_cSfAS(5Ibi917L*;gmXVBNW*PpF^f!RPE@->!df-FCr1PK-qPg&
zOh^NLKuOyI*oWN~x^&4j7^76354s~kto5s>j^@GErOU3*1UxW}`{I;$!5s}(pZWy2
zQDLVyLUQQW$<Z-dWBnO?Ur{M+2<TLQt~#&<Ig0{<<pBn3q!Pva#jd*rP5N~uox3lE
zKfW2R{<{_)+tKX)S6DSv>JcvG32ziXAtJP2P2T(FRLJ%CG%YKvvI;2zgC^w5du$F>
zJo=rdkoF-@EX+7jm6OmVj4?`AzEv&Xhz9X0YTQ^$1uOpcs5y}t`7HUaFbHORv<rAf
z5Mdw1*}KGn0aXz6HNw4Dj}_p~Ff^_-twldEC<Ar|m6TQ**RWi}y@J}#&Cg>tKf?ot
zpGvWxvrtzt1}%GJ_85u2`F^G&|I+6%t6O0{y4Hf&0_Mf2@p|OL_|Xv^MWl{>Z%e^9
zZk1Fe9k6JhYD@8x)zEY4Z1bO_;bz>BNaO`<(4qV1gKZ6?h~n!9(Se=q4xhX)UHez_
z&c!?DB3{N=Ay(e5Y{-)<<3cvtqei*Q&2R#HM&O?ZZ&8Me%BC8Y{mrDzFgw$#jEgME
zsMOd^`%+wv7Vf=MK`Qx)AxnGc3`(HGsP<8od9M3_rP|0`=wC;?6CTQ^sLY{CgW?b8
z|5bcjFDbn$BN+!5XQwLy&19i<+qBG7bBDRh4vwXn#xehG<feIqIYjwkiGbbuqixAG
z7B7KqeA|j?fE{J&i!#o?+_R_W!JScuGiIv>BCl?~%~_GUV2CIMc9hIZ5K0@xUxx0c
zmRtvjX?NezVFpAjC{4oB|9t;pR@nxBi41^RgQX-oY15mxFC1?US!NBkFS^^EUFa8K
zX!g63(Gh$zhGLJVnpQ3E%yqc_S|l;X{8%^Ir#s87{VQfDD9P-A7RV4un{*P8Q5JQF
zA=gSbFZ;?cphjV9_0s$(9PIv4^3>6Wa1uU@uSA7*C7%q_^)c?o|2bpT&^ZN4d)&Lj
zoP~9ysYeP1&W?`G9twjsMh^6^4*EjWCWd*Qyvj9tZP9?v(e^S~c`bDR%3WVqZ{>1U
zT2>CDSe*J)|L4MqC%uV`{dlTD?(XkCb9ZG-6mhS&A8Gk+V}Ro-9j9~GFO;mLwPj;z
zH`BZzJ?M#RAXfhRxf6gB44Ho<=2_wVT&pCI!E^g?A$l%_9J<q5;fevMJVpJXfqoHH
z02DN9BkD;zGKH^NbTsdwC}oo<<Pdh#I3nl;1m!XO{5YZ_*E;~238L|ARy*3EtVxd9
z>v9eua<-M*uu;^FYLGy$vIo8q=2Tu|_v6c|Imc&>i(@jZW~!?xXgiF_WSN!7WUQ2(
zeV%-Pty`s>|5$5i25IGE!I@0YXT-jO$8Y>-qIIPdmS*(h@q=oH0$*(?xZZPq)0yKD
zCbG;EqJ<3K1a>`X6|cR9`%4QA6oSU;k-~H$u+-~0DZY%{THr3MWCm9=4^}R`jyH^9
zOAK6&9|XE%HieUjH{Wq74(9BJW!gK6*PK(kX-X;#p1qZUhUIPd!6P8H`PXI_D^08;
zdim6w-Ds=7pqU00I;|?NU2@^LxQKKp_;bc+3TG3lYZfst%3(3F6ROdMcO9tPl8A}}
z#-iH5f^M+5-Zh3ZJ*;9A%%;aHL*Nicx=rW_ZVBbZ_z^KWj+MY(*eR7dHQ4znr0dG5
z>%5Ur)ax)<1<BPN(j_)N=N*4O{#wiK7XIjEkXm_s4@Fh2N$5@DL&!|u&{qxjQu?jr
z*v$c)35k`t-rW4nzc)Y)pXiHsPN<~`v?IdjLi~sDKOQc3wF(6&9M!;ki>mE157QNv
zLUzT%XKoZ*Z{J@2_JN4J|3T(?%G++Ncp&kD)vdoS-Vt06y9+jO{seB^P3b0USc1Wx
zx7JO$AzKgN0Rc|}GmR#7?$$xZLVc<szefD3UB(n|6-Lav3X#Y*pII^`cqUIHz@qtf
z)ds2q6KFBFZ1hkOQOy@(bkokv_E}1k6W%=q`r}xK-7S=gfbLhItT0k`T(;Q`<<cZ%
zlbP98MP}qAtL(eB^tb;ba#eiN9n{;e`0q1zEQ3^f*e-S<_kWr!g~Eso{u`ZLofJuj
zwifDV-|Ii0IKDIts*`=-`<gHhiTxdr<rSDt+*9GhdoE|3N9YR=6ouy3UhzzbBAkEu
zuH60hXp>;CU0Kemrm?1u)2+tTid|V-!bF;dl{`*FS3buFBXk=JVufz+EKZm|U+mE3
zsEksI8t-P;yYi2H-|_f|+5bb<S%x*)|6$*_u_%!qr63?J-Eb??j_wqZ7&s6C9WdCf
z2uR<wv`CB^xzQnvxM|o3X*RkyBqp){bG>?w=Qy4h*W10>72n_YJkQU$Bp_HFDHoUk
z9DSQ^3xW(?__bYbCN}$*j(F4kqnL_ons?51Qori#5cEzlhOU6QbV=@cwqF!K>d9Y0
zQ{RZkOH7(V-pMlNbj!`>i|2NFW?WC~Ziy^JR4gre*%hBm7neC3ov~-kG(K2ZavXUy
zoV?&LIwp>5UeD8Y7cP@GS!1}~cTGuHfb+jgb-%<a?@Kju%IPP{3{g^%{maTiUl<3e
zB8Tv$>)n-J$D<yTR+F+!Kkl+h2k8e1b;wllhA&ck%Z+}gb!VRI$0Cn6+AGhS;fhBI
z(<iN(CSlhpjH`+L?SgF|$;_*|Jv_ACA3s{(hu9&a<UMdwfmo=3b|9?cO%0?06!4K&
z5d8vj#_TXecfmIOq%b|Kb5&|@6&Oi*LBJSJ%3hV~^{yCUz(IA+uybRv7}c`FN|Y<4
z%Gt1^K7EM&-=28>S!3waw(Es4p6j#Roo3Y0xi>AkKmT_vV%ooV4Gb)0ed0epw*SDQ
z5>eB6eI`!NYEAC@KTEC(hu^aHfEtdmXMnM0>^`iz=cCCyq{S-NU-ofT`B~#FVSA{`
zESE;$)bY9mifCe}|L`#lo$k3mHeWZ9QIv8weYI&<nV9J(srl($n_-W}WA{r)51NuF
zIzkSTSHrVs;`*&d($v_vM61o5hOTX283jCf;wti5)Cgse=TIvjR<laOU}@SXS9s@0
zuJ}!5I%@80=>k&lN9#i6^4(Q&n=kpMHURBdEvT4x_>+-U)FFXKVJaL|b?bl4%-|hF
z?Ytkf6zbBniIjB<x8~i+viTA(6ZW4Dk87O4&e6WfLCk-NLK^NC;_ECq{}wNluGBL%
zQ30fNm)h}AY<_fy@(dfd?JP`o??Fq6Ys{+6jNE*MXE-->ks&F-;zpRw*lpJHgF6BO
zmsFk*>)U%*aBwDtok5hCCr<1T>GQbM&B6UNj+V{omoNA<DC3|tNJ76ab=|cJ5U~Q(
zxv3r_nRbI5G&+Izjx2+v<MXFqSRQd5^$M*EejJ`knW#$N!Mt@ybjk%9Q2=4sI9@}6
z!oG@#%oCizUl@0TdP^EhU@2I9ZbKt(c47N>zc~AK+sZ)8hSqO$4iDe>(f0e(jsH_|
z3}i<Vzb>&;iV2RIy;SB-`*ww^5Bjt&lE?GEro!+gJ8XnZ)S*OXs$SHSor$r(lIKTQ
zs;|VbOH%JVm|)R;VXWhQV>JET%;KzX!wkRau!y<aTDfGrk`-47Ofk$e<jd&eIJbeD
zBfThUFS-3#TntKhQ9eQAIS_n>H@+-Hexd{)*QzeJb<VTTV(MJ_4XB0w8)&cjzZYMo
zCU?nw%I{Ua(Rb9x6J5%Dty-iC0<nfhUo`AB_QTA;<6GuU|GSpi-?K5(NqA__s7QQB
z(Q>V#;55HvI0@HI3X<B+gUIq1yZznarV03$A;4K{|M6rt7?EP~0H}?Nn6x6Q{O_6}
z;NxAtoj{f7yW;Cnd7^5t#z?W^z5d*YUAaq`CN>nGTWo>I^zF^AD1|$h!R)3HY+%yv
zGqP|jg5bQkJG~D@4wWqIp3Q(#ATmp~c75XtO>@b{>gXc1=42Ru(=up1t71JUWW5_*
zi~4Q(p-1a1@PF49e`K{lspk`C)>7@f-iGj&Wrx0yU$JfC))Imj(ILk?6|J`NzKf{C
zP@byhNylfJ1W>-ChBWYa25J<9zD=>8bx??B`18^G0R?WbUxb-=xY5|@nkwU%3GQ)+
zr&F=O>tu+a`6cWI{Kk~^-(<zF81J!2lU_o!%XA6e1rQ#vp{CS_Sig{4#VClKoLzjJ
z6AQk2UCKS<BVMp1DMT(fbhv_#yi&jHFh_A8>S?4tjUu2yX^TaQr|ETo(JQZRX(Xr|
z@me}YOvGKWZbV|eP4O*x0lhDXu8)dw-d!g2cN=r>^3~1kovmtq%34GbDO^9#zvS^X
zPRcbM$ot-(&3(NDeYpLRJ^xj>PV=<fmGbevmwkTy;})Mnbu?K#gjiilI<lDb=a@lh
z(Hm4rrYV}G3svzl_(ZyI^)p!|2R;I&rD;NobN*bN42|&Rt?Gf>SW3t9gfMFI`lS{H
z#!P0?HgUC9Y4-vhTtuFSmu@>EeO?qwMLG{6_A|-aYWf#O)ERcr*;nc#Eg~#TlF~3n
z$W6~E4~@l6pMF@9nd0w^b*`~7I}nP}*PHI&vlsRzYtFA_#>&HJ&U%N&zN%=(02YJY
zJgGz?7?uA;F8?}~fY{4tq=<rr4I(#Y91%=5kd`;^0StjRZ~jM`W3%UtGq|0ZmfXpd
zSimxJI9CrIH(x#6x7LhtCo`mw!C@M(K?LnqwKpeeaVc6cR=%)O0U0p89Yk}fz3+ir
zdXUb39|ds!@;!9OhJ5spB_2|KEc6oUU+u}qB97ss1rv+`D~F6O(kqyu%md+HzU;-k
zU>Ch7CE-HtZpGaj{C8>I(NTF(O^<KQ&t^ElkK=#WPIIOif^wz23d|bn<F=dZ2Jr=9
zz7WL_MQ59$KVf;1T(?z}G#6e84t+{4*}NC5V+tR-zyvrXIkT3DDOT(RF2^@IGX>-`
z?Q}8)GBVjy@H)T-PmV8=1bYh6;36$zAvp2i_T^YqWdJ7c!n75i1L!55a|VqcTiW|B
z2GVC;6I4xrqXek)(}|<5HF?r%uIdNdS$F06mrhcW*W6SIim(>SJHTg#KH6KWBMbHw
zmnr1C!J#RJQTtXCy<!X6-HErs-(ewr)vF`s)+EjNfLzV);KuMafl|-8o{t(&8>aJ^
z{AEYa5lJQU&j{PllUA;w-3l1yjxDq@{dgf-f*FhtK$09X?5dK=heB2|5tsn`S|04&
zGoqu{ZdW<U>mi3LQ1?U6Y||Jsx5L!~UXQsdG5py0epuE+1?5_=D;(c_p(~1UC$R1@
zTdbNEZ5!&^d1skyR1zl(J^%f=-c}RawZ1K`?(3eWqHh2-8ugL>m<28OtBcF1H?vAx
zJ_D9|e|3>sFWs+Ffo42=Vpwz$tn=qbX>XPF#b%sjz?eWUm4WQ><)BS4NV2+cY4*h%
zu!5csN+P{)>6Cb;*E)Gv4TvR45@C^7t$|?1?kwkj;MYrG&e$*kihn6Zv;Qe9N{^g?
z)TooIzU!%=B0A!_G9u99%nGLmP<-ui$s@P23$m}Q)}iqod2-vCb{8AV6v0!VVik+1
zzl{}vOB6bL+tF`Eu8{?oVmde{>5iPL;;4d?0IlfD=MXtu-l26(%|x37;Y!@A#qzgT
z#}hR9_AG{8h&Hw19JtMjDEh0Kv0)q(C?d3I(aY&^9cd=Ia7IlGxec;7*Ye5}h{DcA
zpuQ|U>YUk|@6PA|O`|Kg;+cD`(p!FoTjNmjt+|p%T&(!2&Y+>A;SSpa({COoL!zb?
zUt&({*YgCesAFYT@xg;mgYQtFg*J?v<uj|bRAgmQC-bm0r7?M<iMzmE8u-pGNyiCu
z%NCrR%k4}QJh?Ck6fsDY-|EXj?&a$BWuNi??^?d^JbnfFlkaob(?~2~b8j9A1Gx3~
zwp5C6lwdCJ3NZb_rES?ZdsavDRkKT_gLAI#KurzqRsD3pmOHFkLdXzOwK7S#T%eq-
z9$vqct))PJI8g_d=rCmWV%Jp(kDkN!HdQri5F+lxQ3$U`#kRIjNmh=gA+gB$0lB*W
zW~?8)O(32chQtDjKu{+@4WbpIV2JUIJsNz|@IV)W4#oZlEDwtKIp^D>+NZ!y6(K7$
zyK2UikgBpvoou!y=DI@sisrmJ-!!1V>5XG~(zD-9JI5|#toLdGV&@$4pSEYDT>`Qv
zksGqaIo@XNvdVYgJ4<^hx7vP3pDbY3;6fa+@AcoF842|FLju+;_58r8_Mgm)hCxA(
zJEb#Sn;I;3T_9^GR<|;0&Z`uZt;FVLDmYavMXvmJ<sVtLQjciq!OA+azL{cIw;T;4
zSEGxqf^vnUv#U?y#D8<E7V4xDK&d4)RS}x*Y3&1TFXrNMtTGyblmSU^d47h#de*m0
z59gZFVDVhOi~2rsX%AO>LzQZ5zy(xfU}}I!-@SCJGj=J|h<EY!Hv8!}%x6~iJ9%~n
zTmXSBR^ti9@jGSn^ve{lF9#&-X-dyo#=rffGZTE(cd}%{^kGn;SJps!sIJMRq#YCA
zJTLL6@8E5}D>EmzF5~Z+3-+)f1X=+}?mIejB>8@A6Z^5fOyA~FIY1nmH`KqBa4qy~
z)Ut;JO0jOAHQEW~0$=AZ9zCW%{+t6?Nr>jGX>&Rmg+Eb!LGdkz0Cc;+GGJnZRoFIB
z)&oNb2u7i@s(CvvP<-Fl^f`%!G9qozY*y$!;>mF%?saqek|*?pN9NBryE~VMf^G}u
zDik%Sc%dS8bq6eNrFb_2_V$fuKl4A>LD`D0-IJ*<+zkzG(I3%{bRB+_M`l+xalVX#
z(O5O0Quh_HP+a3d)g$Zf!FuefA2)znYFAPg?@o7orfYiv?|wkpe0jnbm5;HG4!d`0
zJ4xlFgaF%_q(WyHUW-(M;cZ93K~O`zW_+d3F}dVfiC5m;>>d?pWQL50w`$*H_2Hop
zM%{@T66#?;>Faj&?Ft12kco+aA((Pj@=Lb_cG2CzfJbw5JlY=d^&p1IcC+&eVhk^o
z0yzs>(22$|>b@53X};p?XbhyJL*v;e$%mU5-+wyqo+Pp^QVLD*C$1kutM!Shl=uai
zxy9W&{VIv{@@>J&v-BB|7bU|grZ-?W+t3rY9Y3r{2ePWYa09fX4wlQ?**zfV2<E=I
zs`}Nj$UOQ9In_iaM7LyYH9+@2SI8w?Szq`_sM;E86?uCYPZs_@zNpX#EeP&0+slpT
zR|LI<#mW!9-%(C*%U<<=tHVX_WLv@~h&76bT!5tGMJpH$X-%Jr98L9$n3_f?8%Ud#
z8ELRcv&wK+$oIc~Y9roAo8huce1es#&VDUmmcwe090&=q`xXP=@6SrV+gF%okQAE|
zuRKIvCakB2lh1nd)Emg5)C_WnHC}`F@&#Gy%ds!>0!6iVZf!}ZE~>kAO)-lt$+c=s
z{#Ujkdh$4^+AYoYEupo6p$4OBeDw|8I0<(wq99i`zo4Vhj$#HWIyO}9-7vx0DW5lF
zqee(MW~u%MTy&}u03T!1)3X|q$^e=HX=~F2S1_Z-Q#Qg@!?y=z?m{#~eLl&~XR)D<
zXx<B(^_FZdt=L^gpG-|PWVM{2BC5WxuTr4UM;NfCZf%2hM^kg`-g#)sLU!gcO4OS{
zm*~9D3H%EZ4U>Gm%hxqMt{#cY`R)Tb&||=X2~_Fks({UwbudYw83KN;&<iwm(vj<)
z0)8u5Rq}6zxWd^->Cg_#?q6+xiLBeYD?TDJc$xzYex=xmuvVi=@0Nr}P@bb%I;)9a
zhS+-d^Y^F84&*xD_1d;)5xvbD$|a0y|K)fY=jE|KB<ii~-~tM0?3v7Y?h@S`!3x>E
z2KU#DMx4YlDe@N*6vbYMN8m?Nmzs20KIe9ePjSHzY2FzBBesj(E`Gltd1u*<^jzEL
z%+5>KAHkXt4F}V=fKQ{HjV{a~R-Ium{Anb`ja1#st4@IsuRI7E#VfHA3PYwdmp59d
zrErH+p|Ng#;%s32ja?i3@l82^QW&TZQM{Gqjtn8P<JNIb%%Oe(Nw71lbGX$qy8lz#
zb@F*=h#ASLjEwk6r6Yf6ChThYS3u4!*r^OPhG5yh+hQ(WwBeEX1EKUSuZfMFt+oa;
zoh&G|)}#EL1|XJv_Mp`FENL{7-Sf%9j;=+WpBa+m^6&e|d17P<?Dg)gWQGX#?!`dY
z42#ISC?6==`2Mf?A7iIqT-Dfg#x{PRXTA{|%oDgCKH{h3g&}>bjHy6om<`p+?ci-P
zu`(!KW?fcM`BGzgZCp%F*<_%AscxRw^dRX^njKTwmmXr>f_iX(w9?C?<UEZkjqvaQ
z0kxL2m+CLoyv?e)!IoC=q%y<V!R(C3iEWx56$r*T_{&brIGlz(;uXGwJ66om9{Ut7
zhNeLLfwnaL>f_}*x&&q8#1mTYP-Fc(u28Lh&9`yd9#W@ndr1p&GnO3>;X;)BGFWw=
zN=eFUv;-Rb-mnq(R`N1%wMl3qP^@=Y<54ZO3oI&TF>WRcDW(|d2hwsa?~CnbkG$vN
zQkQz(c!G!m<Pixq`fA}gYpc#|r*=|WepFzq`&8Srkb;Hbe_=r$E%mrVOyq?4<IiAv
zT;HbNcmQN0%A`5e(zp2NvhzB5m=B%G$8?fC#;~vp%Ku`vT`i|-*xDIo=aje^Z~h|V
zLX>(dWQ@rX7J7U~{z_@*&YU~CrTsKFUfF8e`9Xd*A<igBrRmS=Z@Oy6uN%GnbmWwh
zQZ2Da$v+<+q)t6~HeC>P`YtuqJlQ;Xqg6fbkS5Kf;By3bt4xoXKX$Zn(p3{G9{N)A
z;)7%xkFNRbOx2FjNK=^-axhuPBSGyt*}q@o(L~^gYi|RU?K7?$dc#q+i>gG<c?W5+
zooW*(Uw}mp+J{R0ooGdNM`r;T26@??=^Fd37Rd@oU<ueikPXRD_$LYQm)$1u#i|Kh
zNK?n{BAba9`S<MsI|{vgNT4Cg*lddP1WLOSl^EcCWyCV+5(5TtZ6(WP^>OW+iR~sy
zqQqtw7Z>amw-`FzF3k8CVG7;<yJn4v>T%-BIvwiC+KenA4Q}&3ZR@BZ>rKFQLvLYR
zef@#@8b(KZiViqL7auSm>S~!{J;RT$6aotk1_52wohv`sI=Lk@-JN5`h*C_j5PMRN
zCJo%V*kRxiCdw(h_rnq$Icpa*MZq1bLRIYJ4Gq$FSfXBf(~FLJ>wVrn9r2UJ?rq3R
zn-2N0IC&?j(B6&yQS-~zvBjinr`J5CP-xu}kF?82=eVzGF1??&bmgvVfk8G{#KbF9
zEjuv43fLwMiAm$YrIhh`CC5J*4L}aueP*E9>XTTXLbcI+y({KR@yVY}={3c!hJ?gc
z&)p<^IkNZeF!UTxA@V55@@9X174o6moi!c8QV`gE9awD`I+JY4MN8C?8BkYr{Aq5b
z4WuE%i>{Am%5ftwd3Md-76;Y^<2F);byEeK6BJD!e**R)&cCSk>RP9Z00-<Dv>LXv
zeh{X1DFXm!`5Qm0(;5Mr<neU8prhT^&;P8MMCwf+zn#zHW$i39rigWvaZ!g`)@1Z7
zjib>L#f7>y2X{LS^?5k|RTB#s52|R_>fzBH`Q)6l{@@*!_{VK<QT&a4s{yWSKwjdI
zEx)Z}YVojK^ZD?1q{`hcebHaG-cUkJ@sp-Q4|WeO2~dk>X8djJc}^Z%cHi$=W5vkA
zY3MO$pi)tzp=_mK$}%R_HXHBHtnWdG3t#^_-e2RucHMYe>hb{+J7)n%-R#{64oXxP
zGqB%cU*>?bu7uJ$#5&bu>PX9R@>_weC!mZ7yC8Y`;2HCYfOelLDIR{j9P#eI#zE>u
z(o|Q^cRR_RGL%p23E*4vW({~>A*%=!yJb^d&`*_*rzs2be;Q8D7+HpV*V{}-n3^EZ
zbgndkcd6;@FJM__dMQA5DkFsY+miOj`iyT-J_3g-Tp;Z2F(duu-)$=Kd$dG)rYhb|
zi@b~HwbSNCP1cbTDmrOJjV<2ahWR*Cr_1POZcK|wA)joRBx>+8Sp3LtDSo^uN0yM^
zTOT+WHSx+3&pM~;&JoNYT9m%t5qae%3^HFYQylUzlbkS!j34p$W_{9(-a{1f?M)SU
zYOp12VyU1B^wn+M+Hvs*V=r<0#QIvac1N>0H(Sk@7?x|Lmf9xeH_G>~NlnWio&D5V
zEca473J~*eyv--{9jgh8EBj!^sJuDJSn9nzEG+tM&tg+i*{C8FDYP!4-zU+m->^2{
z3T<s{UM0BPv+-it?v^9m^OF9;UvNi9qL`ykM35y}U(l^?t_z4=KLTRcVE+i$@oW0(
zFdqN?gpSE<eTBv3sg7ug`MuVTSjTIB6i*u|2g|oF8Crb8-<Pc-*adsjzgkpiq_~30
zcT{#CY3@p->+K(tepWaebGN=pm<y=JHkTv^y~+9zw3(%wXIuR5fH+RCcP-tPJ0n@2
zyS`OfeAw`TzWf0K9o3T=_5|)kwrXn>f(jV5rC>X_!52Tk?7CU@u#(u6h)K!#=@QuO
zzzxQG*9tCFD8AZcMBi9c*6ptXF`@j24!^5V9*@4ass!dP71N{+E{i8QIm~JORa+w_
z_g?PteM<G8sq>eV;@nW-jwBl+)<M}PW(2qt3jwaNVqjT5;D+vK&Ke)Ab<lEp3a`ua
zO+?t2*=kSOLdDs*oGYq)3%hX%><nwfg@w>!o%B}cw7@f~^trQ8TTS5Xa~Mxm#Gx=_
zjBt&q1Gx%}b$xq#h7nGnHTsYKeuh<RZ8~wWi!OsnXI!sSMO9=Zc%*R;Sp`=b_YD)g
zd><mg)$PQ6B+1pC<z9TNkjTfpJn$~b##4I1juXAFLa(z;{JgO*d9e9;a*Y3HHn<1T
z@FW@}?pa{UBKicVAmT8&cJ11C;JS8=m85&gBDnzzV}Y5?35(HeChThuhW|sPXS7d$
zxcZNu@UTqSQTU|wDIebzO&c#spgT{TtjnB03{xQ*-6OPQ<}u#Pef|DYk(NmLWRSph
zGrD(;!rj3!I2%aU-Odeu+0X%XN(*Kwj_fsLGAP!TRDqpO?R2LV+?mV}^8*iPAEfvU
zptCw9Gg@Z(q&=6pfD_YULe^qm3aM%2$My#i5C8=aQI~y*lN00S*dun#U|v8T7>lYW
zRc1`ccSX<PMwnhga66rK`TMqHjnfGY0ZLz=p_uhT^6rvY^VABOPGLYIAp>deV4t1B
zDWJJE!XID#t|HvojoOzb8Cwj$PKp>!uDL3-54AU+uHvWNSlC&fYfOJ18`(!ZZ8&Y1
z_Nxf}Rq*l}hsO?A^n)jY={gpAt3jNzpUcZd+}$7lbK@WVfmP1xNj151VS<_&um@`z
z>KkK&1NFfO&NrFXtQ)rU4Dvne3!J)lvs^qkzKNHlo9m>ml&+9Y%FHU%)Zr2w({a=?
zU3#OZI+lJuX|~TJKqe+BF)0yib7%IQYnYC#6HTT|W3sF{h2F0M&PEX^2mf^%oIeZq
zSZ%6=u94YeE{#E`%2O2!pGN&+V6y@+-e|o|C5|)n{Zy8ubMr!UyPX?$w-Kb2KL8s=
zW7ze=sf(Ds-g#8x3>(*}YDqAN`=dF#<gylIIUUwZ<-@_D<cr>=C({D4=ApO7?10Mc
z$Ady&ch2)#eSH~<e@EW3K~+_)HNIBtS1VItO=fkwihAgJyEshi7;&!Zj?mM%KTO$F
zCL1PD*u$TA%pNkrTz@X{ZOY3G1Aw2GDLmG+Q57nIdHm^*S{8OH;#FXmeHhW%bk|Ix
zA8dA%>$S8PqdeH`%f{+m%Ur!BGpMkyR9@1o0BIhJ;FRx-`8>3;-0x_#3&6XfPIF^G
z`{@)~8ixGYAuOYw7IB%v@tr!3AL;4qx32>VytQ+C>UuxY)rjV!sDFix0W9!N4<N~_
z;ggRbEVEsz&bTFv^(dTX6*aJHdYEZfp|jiz{xW@54(V-d`*4<F=<hzm_SrgVC7CZ5
z;mb(BwFIIJ74MvbwA>IxV|v@&tTu%%lU%E1^UhkZe%g&M=|@~jYJGj%!VSsp;zz1{
zzpkX0996pYpFL>Lt@w}8RNxucQ;n5m)qH<vtz!r&-Qn3Pdvp+AG`C?7=OG~S=sF1#
z78LJNa?{-@aS9<>?+&~T<twxV#x`T9<HgzQ%U0b_hHhtKIb*uVhy7+Pq;Xwl1x7hU
z@Anf((RVS$(Q!H3gDN7D&cO<pyjG+;?t|OJa-9GESSJhG)On|D?f;WrGCKLbrV#mh
zo0ehD6g{-%!bj*_7zbQK_<9ZUcGG`m#t+l`|Kz{}r=_Iep%pNzA=@d8@imxk4^^t3
zg77PYj6+B~3Y$IbjlroOG79w@^RC#f*r)Too13$T?L7(FpE(LKQCG6S4){KbOiTQx
zelo(s&7e&2U2$Sm5*F(ch<io4g&1x<{fF!}idu~~BotT205|rh4h~9VzY5}?10h@`
zdcxbg8iq8T!IaXhr)SbH{sCQ4%gX{w7e+b66tbXuYYDT`BQC;euiVRAyq>sb2a1mV
ziV?NgEh3Gd<xF;fMzr5+>zoLT444;6CMU=;^Lc*_&tnQZ$nn)FMn>V<j@Q@i@YX)y
z!HEnhbq%M!O*>Fn>~~m{6`3uQgxj@*KAV%!2sPKo`&2#7Q^tVhxI87|&gf6S@t~yC
z`U6r8S?Zn(81K%U>f~8alu2jWI1MQ~yKRN{keNK*pbn`eO4tVyTgH#J45>1TbQRCb
zvLbtL4auyze&g{pz=eGU!AK~-xsW1bKd$;RkA3%~-sm9n{Dz6?OjaGfMSH^t3R#Xz
zg>o6z8OcL5F%Ap)(rd38Gm^iBr#9M{8YFJtBxv>}h6CaJ+wi9oaQp9+)n1U=GQ$Zo
zA!J0j=Obw=neufJqCoQ+4`?qQq>aJ~+lB2JX3A$O@d{cPB)9bzhqvvhYduFW{H7DK
z|2$T{It7yR_}ZnF&lnXc@!JX&U8rLeZ>{Y=it-AZc)u;0W{;Am9om3x(nt5bmVvD-
z>{vu_J7l50<~<n9Rg<u*we&2He=fH@X>k^|CIMCe`2J|$z1bD#uQhX&j^%FWJ8D6z
zi4Q2{^v=C`isNw2LN7MiKUrt<Qfm#9&;op*9}~VPVPl6Y^!fA=@nGj*cNo#23jTx)
z`$-iiJE6GeX0X5(u7e-v(ul_!lQn8r5*c(Wyr3ohkWyWZ%7AajhYxJF=ZeRoF(dr;
zJi<<qjw+hhw=$AK8`KS8Rn*&LzDriu9u3xMU#LVFFU5Un0%^Mn0AfzTS`HocxVHd1
zz2p{9X&UftBT254@z*b%^cMK@7igU%&^j`+vj8k`8j+!Ym82$2{-}+hQH<}bZR0HW
z4yK>lS+L)3=n!k3GzTZxKP$6$>KCfG%9n3Q%}~5AF_~mE;t%=D+}SSF$F_%6%pJBM
zNxS1;Xx6TO@pd{w1qPQXGs{()sjxDT+cGbjL*CjqxcBkhhS!pYrVv(Ftc&Q^X;<tN
z$(!S0EQvA;tmPejP$nuzOf9$0bqli4Z>jgQ%8G$6=~n{ZImfw6l~#P%olCyy!%8)J
zA}s>62*VPpKb>SR8atvV&|=l}b_UyY(!Ks6RoiE$itHbl7iJ-+!I3}4b(zwqk61}#
zdx>tu(CfE~FP>a-;xT;px3h$50?Rts;gYq}`@-Pc){`e!Ql>cHK(SvgQ&pEbauTxG
z68Gj9b>{sUr-v;QCv54eh*HEGsX1YrtM6)-WZIX_4d|4=N&DzVJIlqigrpLOxrfuX
zdr*uv?h-;w1=I~Ry{oqOuOErVu|_R5=`MnM!IMmo#p?ZdB4DH9qwU}X&<mH6GFrsz
zrAzXQ!|BtFI`djMH4&mFv$w1^&xPUrrf}o&jXVJ!%+x^g!-nZb|8IMeS8?jLmi^;{
z>spayO3aCfMda%RKbTLD%C`uWUokR%Wui_qv-(ENCh>y$UA+UHqU~xbKdnc$U&Eqk
zqOiCMBU?B$qDQIAWlIT%or<wowVo}nO%-HUwhXjbm1pT7P#hsEzPBK3PWMRe(FHIM
z<C^$;o?(3WJ#>YVW3pTj+n7-T*PHjX{aiAS2K%`~V)$3HDBGldfU)tQh_nh5CT<`}
z|9ML9=Fc%fraJ^$snac!EA@#l+nRZK$cN!KJ0b+z8WpBNIPWaSh5By?=-<AlUjabU
z4S>k*Jnund$&;U`YC}|yFh&Lf-7;Qb0_42*$}v}O*WxbX2pjl0^G9_8em~%NBKe56
zRZ$N`z=ICf*E0rXg>hj#S5+E3u#nRa6#vu1m|*K@`7t2RMrm~OF7ZBFVj^8GGkzzb
zPODc&G`m5XaS|&vjpR2=!cco~GiapfJoSS@3w@FQomUC`VYD<oznWe@ZBDpJZ&s1#
zk>%#!V~xBw5dmifIn6Bem{k~6ROsH{{OfAR4=J*!BvM`2w{|Q>*j@iM_-`@IKSTZ;
zgstgZ&Pgn>eAL3hBLZbmEO_r%ASnGqc2+ppK%ZJl=_g2G`IvQ~9@Q|}ZcrQ0bL@@$
zHNU)dYF3q7Jnzu&hn%w)n!1qBMUB+8$9a~gA0*R;M(TgOTqjrjjc;Reby;<$M}9fj
zcXlGNWtYQbh(w<IyT*ik?j2rb{2B>3#@T(=Cf*5D*L9f2II^Nc&CSTgsJ3&fc!|h%
zKd9jHrb6w7&LtZue=pjNu$#yUQ?#c<6USzGM-RJ`y&u4wwI<shoSn0wZsn8k`qS>U
z_@b%!$VOMB_o}&~O1)6kk<+rX;4q0Ru?`5aO2q{0_Iz47yaDqjM&!q|y`yqa^vM}k
zlde<8^NjbsvV7{xZTnZ-Z=Ckc>*Fx=);hR7)WKR#k32o^rs>pv0r>A`&wi_Cy_{(;
zheYDxypLA=7&*-_+}goaX-b4@wU@#);J%pD0$#7lW)H>$S>zKP!&v2k8t<D4=k3AL
zy<IMVW8-<el6C6t`{!Q@G(C$gdo4Z`TQ*t5q&f)RRmy85?e?;RPNOutLz#b0XF<<m
zI=C+l8at)~6Pb+Nh-u^#w0;RC{jevD12bM(Esl2dCej}!yyfZx`TUSepM=YcLCQeh
z9ej-`ePQCT*ZnJ}Q3Op8tOKuym*b0C5>0VPlep9-qO9#ny?NDS&F+uqM)^PNwx`WX
zs(>O;f$_%^t3X1`9^wnt!1<y>o}l(RO%L9*)I?9QiwrF2E}BS3J<gF*ekGl!JnDa`
z9X6BS*tq{`b$Kpib+e0J3<%wzE@_G>^L-t>K%E1zlM%+5VuFX$5<6?3A?LkrV$axj
z%M_5lG^3F|jPq8so<1JU5NJs=0#(+hq*js5=ahfyZhA7TR<C5<^IDpte6*$ad3!K0
zZpf`_mJb%GZ#@wy)zG~=6;9qJ<%vl*++#(c{Vl^$+%17mObQ~4%0kU7o*3mS85OON
zO(P6Nng<#52Mkz>`F8Mx&i=%km%7tHA1ihycy8JA_YT`k&Ca>y(l=Dd4@Vn-?ONLy
z5^=-6lWr#~A}_6~TLDwN-($#>wWPP{qeZ><AbIFQ8D{1U>3N?&$9U=w6Ha;&P1g@J
zcheaW3f)9epLG`MX)FY1Ej!~AuK_kEaOYd-ZPV$K<tUIu{-?0s@8}MJ*q$YB(o|kS
zrD4JR?80tKy&dH<u8*?h%^#|;voWvZ-bB7t%$*_TUAFUeFCUkefAKfv>=c+?Kfj}n
zb|_O~e+)o~`FwCI(yiw59ls^p?o(?ZFxly~e2pUHD8nNy7oy&9rqF^(FZPuyk6dCk
z<m^PdKUn57{w$rNo<&~LlH~5Y2<C9u6bpPuiA)z_%GFaIxky4j&g&RaG&69Rhz0PS
z2MWksw;ZP2N?;ecCq}Hx>1L_rfK^wFda)rniWRLSty{8VzPxF6lbc#jhCiYp$p~U&
z&xinFIW|ld{%j^N<R+2vCTy(h3^bGIbIiyIGrH*FV>^-hs&ZQVV*xISp4dkaJYgBu
zq(x-6&NT2u|Fn||_d!!!YcPq%4NdMppc@ncQiE@-N*{7XD(0grk?uWQG`8!UH@?Dw
z5{gj`7!Pdvk78P4Pf^`-delmq4qug!k<ikaJXxeQiO=s<i6hT?o>99{-WpOA@P!Zj
z<%Dss=GXiO8Fn)gKx+w}U>$#HNq}k**?WCyx0Y{Qny&6M_Jg862N(nOi8#rQyPk@?
z52xS{k8A*~e^RjBd!u=Vz_0XrO<u2qfpQ4E9>?P5dfvgzd+idM$;@WsZOo*8LStM9
zD_jk?hZ#cLpm6C<s|ia`Kb0F^rBv;JJR;>|V;A51GTOm*b%7;Vv4g|*+(yRtdClWc
z7-9YEkaWQN|6J;ZKQQz6x$L?rd0LgxImt?liHVCL#d#QAqI#`T*LDZvnmq|yRtci%
zVtMgWn=Pzj-RUk7)tSaj-&SgEr`eed6?#<UkP+SPwmhuS@p`UeAzr_{Oux83XEjf=
zJ1H|}v}P!qDm%wq+?&(MubtWJ72yX;cOy7SQ$z1czp9Cpe1^R$FTeiy-|znaaR_W#
zQyNM2Mn^P<J<fmGU6o*sCci^2&42VYf<DwWj1(^YJpxy|2(?me)tCEI@SDFa2KMID
zqF`L(M%3QS#oyZsd_dzAW8~S=9ZDq04o*Y59aS>f#$U5Q$#ATjqB1S+d}I&1F|pb}
z#Z4dVSBbBVziFM&9`pnyR3N?WFn#&OvpbCnd=i)MDD}kr@MX5WHYrm7-{g$b5Aj6J
z8#_zvGZ;h!uK*bn6(JYzVM@ZBX1bz+mhZz=i?QrcJa5sS@*;9qT+X;-!|X%`!yv)5
zzS90bo6&XfR;e*qID5~x!9SMVMxoiE&jYsAz@j@ggHw<8MO`4PqGs<cA1(++0r2i(
z!Qnz9=hip2zzCPL#u3KXP55n)D)X||)nez$srargtxnFQ2vIl!Y3Z+Hm}_mCW@Ll>
zZ{19@8tAx{2;MzSpd^WTwQST9_#RMH!IJ?TGY(T2=UYIW=z*u^>*jG+sL!Ex!dX8X
zRjg^!r?(@v<PQ_<15l3O^>hIUDa69*FZ`Whg{Kv5S2=B#A%$8*TJL>xtn^mHhZcBn
z?peIVq1@JL4bBYT6I@b;cvT13u#UHp6Z_hyQIH=yif^;hrVAjD849x=B^wFLJBABP
z!Jp@8=6C1cmA8LPhOVh3cJJoX+bzJk8z|xakd;4bZ{#i{USD)EX+eWq>^v1`GEC(@
z@CxeRiVA^T4#PGtZuWMP>{`E7`y8t}0(TIk)!z6)R}gZSw5<ab682^LC0LAF{u<bm
zuxWys3g`ifiyi5Y2gHMOviu(p{Q)Y7v9HTE)H3OyoLGVG4UR2?bhi70>-M+ldadFF
zR9L0a+vepzwhfF@MJ=<_UMzHU(qlQwWxEE0di9oAe^=_<q!(0sx%o|$qxqGiuxTGk
zT*3g494!|dQ^J37y;aD!&EA)PKTN3~Qn)>bOlZ4X<fYOX@1s3}jBIlx5fMy@^z$&{
zC=Cf2k<#0c-U3)tW6hxE4isp)HiD&ge)&=(X|LKxe$nwD|M%``H5vF9Y%f4z6F69B
z@0@i^)$!qN%G`WdZaIw4ECFkgjpbt_B#Gm@a^|+`JoO2?-Y>}4z-}k4>M*?uI#0|&
zJ{rwO+a`7Kc>90X*r<0MU^6Bpp~Thpu({v*-s!Q1WIfU$V4vKz>nN!H<+wfJFz^N*
z7(}!^#<W8f7Ie$Ee~%zb>OBgJk?R|o04JO%wWoXGJaDU`a+eAsjbWn$I%#+9Dz+8F
z+#(Lb$>Fx1P^n6EJZR%Upmf(R;`dkuYP4qmJ>F2|=UWt1{StA1jiZXUETVxSA<!v8
z{AH<2UCs-U=VlufW^(>CcPG{YUZ)C(^yj4pRqqRk`i>1ARqoREu<RPx%>A(hO+DRd
z5RffY9?+cyT&^pV1?IUHDVwP-l6J}KhO-_1WW`hPB%(nR>N{I+8P%UBGqvwQ`Ar&x
zwFy_*ws*uAmd=Q~jOM;mdsf=BAtcCZl>PRlnZ`_9qQw8MeNUu_xeWqpff6PB@#APB
z4^4s0jd6*trW|{<at^i#56|JRjCY$}g@<2WQU}iCM;k97VIy;?noRQX{st+lomj|z
z8((PgqRreEsUNjXX5`-kq%ub|r)QcIheEGFoA{SB%}z~{RhdA_X#kn&>-S^{f9!$U
zN*|Nv{F2hml>^V=CDSC6l*Uh^G;m&PsRg3zk9KjLx}7CXRDe^WebBb+vG{9;<9VaY
zW4o}lRWbCBtPk_3<KLRu`!w>=ZHn@{>I72%X`J8U0DapL%!B&irmJ-KljiiPKxOfQ
z7MN-OJk1aN$fJo<Y925wJi$G>FuHuwF)f!5TBcZ1<uBFnZOVY<t_(wxOe0JBm+8A|
zMjv}*YM-q4M;6Q!PE_sJ3dSYtrS$r-ZZlB<^yRKy3RXrBzhg*9oh(!|od?ot&eR8g
z)f{=i#uZP4cV17GJpYi5_rl%s=OsHM`A7yHc-O144kmErv(=$$dSDtRoOFIUlw%iJ
zq4oV*9TIRFP5kA6YHJ)J{0jX2BO5$Z`!Xfk%Klc<8_H$bi2Jw4$PD12@$9l^%dauG
z3Rcsy(=zlwvUT<i;r(%RY2BOvdF4hu6tiq^jIG14?GIO%zX#w1y37CkjJMmX;egUu
zykaOrTwfu*dl|08v6@d9o5UO~|NIAQnHDYl;gjg5*r*g>ux@+GrIwR$Bl#oUzhXNE
z=iENu+H|kr&gU-}dBfX52*Q<fGLX7x20w4ZuL?&$CPj5ue{~Xw82$*d{u0<4t9-r7
zexo*vOFUS*CH+3~qQ|;;X0#KNtwJ5+W2So(sbZB=l+eoOjI(ma4obCN<;?t~RAj$?
z&qt@GGxqd-s&tU%4YH3%M2;kqPUrTcexm27gjX>rweSh1UO&s!z!IXpxARO>_i-i#
zWW-=E-k+0qnb$sWn39736oa3@gc@Vd8#1f5X3Tzh&1qjX6qYP$^)xhocwc#XRQj-N
zmS044XQF9PkCQWX<Hj>i?$v9X8co|X%6*9Q<1g>-9_UsvgybY`g{o{SRsVT`CDtmv
z1k?GjwZGMnrFY5`V~i;<3#et0mh%!tSKumcbK+4(m9A#2j|86>iJC%+#wzQ)M#Su<
zw|%Df!jKeTlI1I`O7vz=fYVnZpjr<E7Y`$S0{-kt<-Ag#{E(H_8#gUvWWU!DO00N5
z^Ybqn=U4<g6%;nrNnfqTzA`^_B}L@T4S^7)Xn`<fdM#u|<zyo-gUJzM=eVY*7#uiq
zGMyU;OaJisR5d%cIKqrSdr?#Tmh?R5<AiG$*yR$9LUP%Dm85tT^iUj`HGMD&^FdX)
zB>hNVBHsP0#+dG_R=>Czf7|;<baCH5-x)!;>26P~DuiIa9sETWU`ip6(Rj>iJMj{^
z6~sik-DXb(#Cs;r+a26#m4^zWPL-!YYE3!3vaAt(rm#Va9b(PYp@xrCsY%?FftST5
zr-%;DM+6z7)Ou0vo?-`e-C_LHiJplE*xIv!d~}Ojg$|@u=OKy1h!fi?xm+#1$-ZAc
zOMUzMRc~sO%|WrPVzJ7^Am(A4{mr1_lnLt7um!3JC7jT@e3zn&6<KMOaGKr2I2wR0
zcIJ9Va(moWvsHy+`i;Yl4ZkfGWVzXAM@D46N}m0N35$fOb~`hM$z3XwgyYqqE6(@4
z&qrGc;0NbafOR&0yc@gRIN-`YKP6?i;8^MWmievaH~Q@NGIy%#wJCxmL^nQO_XP#I
zGNN(1km=H%h&_jA{HsC;pI<bltN;1)AAj0{?Jcp3&WH|xkFMY1#QO>+7Os&3<JJtH
zT{3;%V9RaI0QQq)jFgR&llJ@RQY)GU_hDeX9lds5Mf>&L@uMIdwoRRL@HSnojkEWd
znpohfn5zE!=HB8^oX_q@_Kn#;_zPJ|V%KuLaU@Xb0XJ`M#j9zr{t_1;jeUVut~Haz
zJGg2>qK#1MpFDN4Ar(&GSY>(rw>TmfP2OU0f@vZU0a*DF_E*gG+Lp!*vfIf{1?`I|
zpMZE7oNm`IA3;p>lzWW&ugAK+Vod)&4dQzY*C55u?CW1>?^YAJF4Ay5hZqF2cXIC|
zc2k%yxb1VlF;4u=yBDHnp^Ao)+79#coWd_W{^mLvdI8jY`2P(E+;|O6iXcD6!ltB|
zw2^^;uV1@idqR8Roqds+a9!5H!SE6FRIKM*&V~B#rOQv71U`~#3``X(b(<okFbcDe
zf`xyD`Cq*zE=diGxOx%&6Zos2SC+55!}k!$DLs9u0=o2{bM1oM1QTpTf0d~L)X5)d
zFe4PCbkOumvn$P;Lf#Dh;AN|&{?&$@C6TM|VM2~@GfI*QgqH?aU5R02hb0g>_b*ky
zQxL|v;Krzc#(z~EotHk#U1=I)6zw7w*H;}4xiT`x=0Ima0P<&W;AHv|h@==TKd)q?
z1LUn5RJi>`d4A|UJUUTL6v?2`7*9W1y<TYU@bQvG*dbIBOX&PZ?i&G*whsr&iW}Jc
zicyuxHdirNLuY;(y|yNr=^sP9KR?ZK(+?ISq@OC?6ejOazSq6^eU%T_nbG!~9M$9d
z!}u$A5TQS6!O>7{RU9ufBzwr*_Hs<-C9k3)QG>sKeSAdZRox|ni@9`{+aDckErn!*
zN@>`FkxO*HWjcQXrwb`HczXgFi!>_Md*3BgW)_zf_d2&~t{#dh84&Y4({$CiL7h?Q
z?CXq8rkMHC|Dt$f6A7VKXGR$NS$TD{P^ZCNu%F=6h5fAdTI}tPd2gEJeYotH!j#xq
zL>LFPSA6yKD=DVW-uoA<*nRVJJ}F^`K0M(=G@Hia-_;9*aqDy2V^*?pJTM3P%M!yh
zM!h{|uXt6*>bBikOI_YIcI)0uS@m?;b|G0jrP#4N#q~`g4btw(5$<feA1r4i7T%LD
z1bL@R<~U-47fTN2p{;?y7pN1>@bLekTiyJ9`!pQ9%%mX#eZ_a-p>@wb&1{(g&Ybco
zvg;M?Kg&=5RuaAQziTpwbL>4c!HGQ*z68t8I8>YdN`7RRH2I|Svq!96Lrt<AnK2d!
zdF(zq++PWaH+JtV^D+^iksSdQz4*oPc0JzuN)Gr4vuFeL&DsN9q1Jzk>#xvI5CopK
zfS+6g%D07Yf4H^$`za9UGHP6A#w<t7eQ5l?tD=e3<b)mdW9^n=3+LyYylQvD#HZBs
zOM5GJKAhncFn(@jK)eFl{!@$2#J2Lo=zsTTG$6Odku*{j;}v`4!?P1ny9Q2!+z=Hx
zl$7^AXub4L=zm4+MHYX&0^E*F`-s*J6%22=&5G|h<$gd$K`nA;goQ|L`Ks+@g9{{*
zF$*l)$(P=9iJ@tl0Y$jFb!Oi(j@H(0v={r|HDKSRQG#3KQuU60owT=)yc?w6js2Z%
zvl>*)dc}JwMbRW6*e*d=84`#4B{M5CYEnqbN0YV`aJVV{Qk@0(0k{;Qh%6O#c&H|b
zvW0o~#QVaamGYbzF-I+v&%_Pf@<0Nolkp~3Z{Cv`fSbfR(I%|k)jSbkxbJ>ph}#!`
zEAC5k&~%!z9F+AHw$bug7yYF><7lDR9hgd85@f~616Qupo_xkj5n|`;;i(^465}gB
z-Mqqc<G`13jCH@~!)g6MrK4Plp~;Z<hY~}>4~Zku4FfE){dG34k~Iy(c^~BQ$=OEo
zW_J%(3T>OUO&QeMlsDNW$2p2A#>Rtwr&s0RKUNH`N~y*`Ui-1uZLRE%Dt*QKSqlB(
z7BPUSz`phlSc1i6Q3m%0j6`(L-~-j`^~9M7xT0{ZeCxiiey#ofjm;jAQ*6Z;@vC@s
zR^OQO<PS`f<5Pp$h2hb$uXe+2qf2Jbuj}7Ftp!?yH7K0q@Ka@q8^M<cZh}*j%UZ@(
zM@?tcJtO+wnsc_{ySZz(Pt8_)>TT-OPxsq_Qf04-_x}q!kYN-<gUK8kxwMA+kkX^7
zVY|KO)W!k_!HtMYN*>l=%DTsD4*pz|Vj!Q%wzmEIA^RhtWY6Ji=sNm|z88^-)%%I3
zx30c*@BsAT&943D|GQ>RHn)R)9_kL0nF@%QL|=r^?tjE4FZBLc2>rpsukJIb>K&3j
z@8^s3ntpBBk!;I(@B^JSvq-RUo2rFTHefkmQOhUYl5+3Rwa!3lNp90B*B}t6k9OrK
z>z0j;(C>ZjbGNyFgebLt$K_q;Y|~r$Abf=aKnb?KS1SM952<4L<YEUrlx!Xzx82pO
zBa>?3c7oWeCmF9u{TvB#zyk{I8#Ea_7WdG`zT2PD*%dtNJtDIVMmJ5qeT0`VckpgP
zq3=Me9(iBHatM5W-B9yi<?D0%RpIb9k#e{One{MM?#bmd<QB-N0>z~)Rdrlh1Oo44
zj(7~ZZK|LsA9O|QE{~4-A=Dq~=xDcuRWHK7m<(gM{EKAWy<5~W9tid~hoMelB_wBT
z0Ff^AH4b{x?hXyHPBcn<J|3Vi$Zn12Z|+FH*dy6>{l)uCe>h*qm??pOIO3;?bj_>8
z*3Wk?{qVwNBcZIG>rHf_piC{)iJfGwUXy8Yh5=Z=xjcZBx>e3Sj&^%eGP$rX(ko)v
zixm$OmO$ysA)^xb%ggRQo36+-kCNm6zNu!hqq0zcR(MybKj}F++((-F9x$8G^AY4b
zKWjXOtK-5zTR>)rl!(=gr6*`UfM^IVb9eCL(aU`Le;snO13lwZw~WXtpYJXC`%AnH
zh8OWlUIQWbAc~s3a$&NQ1&wSeURlG*MJeL%70QBN$8fSOvI(%~AAKEuUw5bb%W^W;
zy|OF7H`!$vrn=RlULB)xN1tHxFtI1>M!o^!0m9R1yKfY5A~4&uDb(6gv}~@6^X|-c
z>-tNy9X{02bE5skx9+>A2!w{d0S|$_B}uZCoB<w}JG@1yJL{kBoZ}VDyVE8sKtVji
z9~>8_01j_bWIJ6(OI0J(`;CO)<d=+K$9)W$-*ezkg3$1h3c8daGrRKCQs%Id=x6)B
zzq~2yTinZcNqG|8OZ#wx2qnwdwe@%LxR{m`CB*G-1UGx;gaj!rI(R98L|HCvk$YrF
zzrR*flT%r2$T((-PxiMe-8<Mr$jr%a6!--~0ula*AlFmptR<+qiR#k&p~lcdrUfxk
z(Y_?%LsR(Ah{&EM&(7e^m1Rw?E#3!L<zY`?Q9b9aK>1M(#aqpt=wIel@fRrLD_k83
z8ShJa_7S0$p%PhEVpr*Bk52UW<8^%r?`(1cPU4?A!@3llcxL(%%i#B7EmU;Mcw-qd
z%PAX&R@qkReVZ5j^cqVSJ^r%`UNQ@Mwe#~1&;00Sm>-*IJvLJ_`_NgRamk!=3ecTD
z!zlUIl>Ab--ZY#o?{R%2Ng};WGV=$&e%X?D7H_e8dJ-~Ho=0Y9-{<&i9*4XHFG)Rm
za<hrgwXw-l879g!Tp#S4jxI2gEjDM2dS4M;0iwKp!Se2S%e<%BYaJ100(m?i8{@e}
ztn`?CUp@lx6%A*nkj^aI_-<S-hywZjTG*_CZ^164yvU*IM^Vv1Si4lTnn+~}<lL&5
zW_^F81o=*USn<B&V>|FjL|*Y}w)Z#wtO*oyO77(7VD+<p@_~rNw2c-ZCIQPXUd@$n
z`6OdTE&yMY5qGIYmLle*tu99!5}o7O&o$y#c@zz6vyG-C<wHH3+VKU5s0`V^CD^dm
zO`%K}wizg)K4t%@0^R<F`2Vi4Yr1z{bJ&e1%@7kK+BAtu{hz6Puup2XMHFn0Db|m`
z!*oo~j{SF=Z7wQut)A>V`zmtYvc55A*<qy6p}%zd$F5=8-lbtb_0Cm}yyn*qkqO_*
zHmx9{qZ5L2dr7`Emij<dLKvF?x{61}pTvU?s|56pzX>6(*$)&NA{Ph#(h+$bEr_1v
zIncByOd^PkF&XlF8eRVf6&YC8U1j~;GPHy@CCy-}jJP!z2QdX&8sbVPPtzWW2yLrO
z5<4}6mPAo%a-?s=@vdb=0iF8dEUS2pmtdQ|T#)?Jv{frhuS&Ibr77gz_NeF}vMw7D
zo6ig|uTuEx8JfvA_@eUI$h!N|#MlcdMlg}~zqcBqkl<f<pW{Wu1<3I}Br6eXeBW;C
zV~m~ZR-n4o|E_7{y0Z}~2OK4sX3e75mHaz!N#F)^g3D4MD>m}KD%<GEV=Lg?+_6~s
zcHv&$$Lx7xl!+BaUdIKmtflxONY=|n_7qCq^wGhLVWg*oBY$m2vbxde!QjwdyXvZS
z_m#r=^u~VRuHmB9M&I<4`JZ7jV58rrlQ-#A4W;=QP<XG8!GY0JkLteNjf&d8RW+Dp
z!M_sF$x#g)BmZ|T9`RQpDJo%&{Ke@S`Br1mE_)rtYTk(y6@94$moKFtdaX3X^Mvs(
zGjg$a<Wa6&M+2p?4__l#Ab|bE-cEl13R&EZuCZnC$NnmZi^cuKb#MGJ5@U|XnxV`(
z_&HwcHugRtJl-Ny82H5mc;W+cax5Hm)=*u&#>{zcoKz5!d4-((f0#PYpr+P%>+3lx
zB279{Rho2>-W3D{43Q2A5S1D*bR<Y1N2J#yRjDE+^qSC%bOq^6LQUvBK}v+cx%<8|
z@67#>e9BDrWU`<AJnO&KZ}m9Y<nS=P@3F`?OyEbB-p&vA<m7}h8<-_s?Aesoo2BF%
zi%aF+r9Qfd?{Eh*QuRh#?N+Lo3`*vpl)wAlYTcIc>%dp_L54<p&@rm<n3x-pWa-~s
zIl?5=8LJW8oyfB%0V2uIDB82dY#$DqPU4}#4<H7=mwIx;7Ud}h1a#OXR~xCljsW6$
z)=qYsgrF9ACy(i%d>sE>c|lPrf|mQ*12NZD(6WZ~ik%(Q7~9@JP6<#=%cFm*dVG?+
z%oo(X$N|P4b-dTAvn)EG|L+Pn+G7XK3P550yP}GYU*g-Cz|R>@QS}Qe%S1|C)_+0a
zr*9WIrjCp8>%==1*g1dq?_V;4TwT7;bT|ReNp4?CB8Z$A)8Sq;b`<Xp9rN$>Jh!A;
zkl8ZQ!}m}!MU*&7vJq(uiU9XObo=5<+*r12pf(CA9C!^XNBUV`o^KKSUF6QM5Gjmg
zAG<H_TXC;&RYU9NT69*OrT^yh`ion@^#yt;jpk)K=Xy9*&0*dY!Ckm%xUybG;;M22
zYwX~H<PA;++TjX)UONxb{5ZdD%d{Ifh<^@U1gQ>VTsv4|Tvujdh@FDeWvy>39RoQZ
z&b8cMRVUEbk=_(O(oW-YRitF(tB6hgKMLzw*vij@U<sn}XJiN;>cP}7j<5$do2gV-
zx{5UF;g<!hH}Ys!jf&pP9f;q<rTJe*`EV`A4`$>W8BSsLg@w6M{0qBM!7YT`_)A)<
z7{H-`h1=7l_k4Ip@=u-V?x06{1atPNVxnIG^P#}}&AJ^`#HtI}eK2;9&S0v%QsIsr
z^ygs}$NW49A!*SMML{pJ+vQ=dknr`-B@2`^r`mBT8GwVO4hB%&fBZq(0<;S{4#aFl
z30WsknrIXhfMY}y7H>hq+)kU5us_e9e}u`bBwJ^+g0nY9M295Skgfd+y?R=}0^+(-
zV;%DgZV^`agOlI23E~syrdvD!5<EVZ<R+9S-;eN39UXc&8)6Z$j>K*mSJE*>6h?*L
z=~F*6U4sYJB!^Wg7uP2O@m+HA3TL9a0bzumq64Ks2@5KI2T^Is`Z6Dqd$}bYzGa|0
zGo2=|J*31$KNGlT{&tScOu76*b7^u>H`}|MREBL`#$3`tOb9<5FWLvYLp7dMzXLRG
za3Zx#$)52jgK~Q+ZPV}N7(V0Q;7O{xdl7)J|M_lcI+qx1yuEfbQ$4YOTWd-qNI52{
z5MxgSo>A0D8{Y!Fx7%-$)`}ua;lNfD`s|HIWnrXe%#41zS*Q`TB{n67LHnRvRd+n<
zdJVKp%qe=*ep~zCcO&>*A2w9H1MnAiH%RB&lWDG%QrL6Y4N8z%`%J4@Frh-tm>dvY
z>A%z<e|r{itR(huo{+XV-`yxFMnX39A^`jy_YiI-66Z0`AtUj#bcLVkdK#gct@;Qk
zRai?~u3_I9VYc_lG_}}>j?Gh`5!u%Mkf>k`LFk2q$X)&Hg!S_7BmSm0*2KN5J!yQf
zuDq+kE!$1_@+Hge0U^s>+sr`Rx3X~X#`=8TVd5U^au8FD{k17|6$CMt%ROVMH(Ti$
zIjsak(c_cp1n`H~2}U5(jc=;-Iea9>2BH9m4&mSqG8alob+6d*9t<u6CK=z_TgbsV
z3H533uA}%?WWv&5H_(p%UBS0J!v;HV7*S$L`a0y9NDqGm7&Mi!KKO#9)N{wQOJYF=
zC^0uK%o9FIb}z?2akdnbep3Y@l6C}KlTWOAUQmsjrcg=&1t^uVyY2$a?)cR8wo<C%
zI6xd+V%dIIz=3CM2x4on97kF%!mh!a{rh97IvB(B!|l`h`r8VHiywl%%%fP(-Jh%&
zfoCx%AGm@0<_*?C>supZT?wATWH`Eati`HBT7o3(4?ds5W=5}eOi)$+hQUXll-fVX
zzj<T>KYR0+2A#>2y6*4!C+SYeIDSDsNfG<sw*paH{mk@l+Hm6L;`$5``Cx`8CS85m
z>f+`leQfAZVriGc<a&E#<c`DUYZ3)k?vTca#QTftA)l65lt9v_W!c4FyBih>4;S52
z1z3bid*&BeYr1_bmo_1PZS%|Ip5#*m%PHXgx7_ppqM#&;gGiL1XxOoJ{<!DMNvYoV
z%^WA(L6p!3qM%wEkvzW1wR(tb>WBXGTp-58N5<wzUwoqadQEIW!iU3Gq?n#1{dWaC
zPBr;zz2wHx9L8|p*7Z_&V$ajBDX%3}s;XQHClx4VClr0G<5xR3cgY$uGD^t=XumjE
zXOPt2eT$5(6FARUe#RQodOZBA?dIvb=ciVHZQOLbfkb)T6%>nf@ktj^+j}y$;POnm
zehuvlM3?y4n}O29rj;Fz3BfUWq<`+;((eg#@o#qWpWCV0srI>s%<;9QC^jRGSGC=P
z=uGa_Cm5{%-uv40;n{dQ-Gj5b0dMN%;Er4QMND#0W>|3-JKLOL`HJ(T;Pu^c3nvxW
z?9zd+K!xNW-R=~)bRh8{!_3=4&|)CNK-l<^$NXXDNs>p_%dFtSj;r!ULvJW<#QBS6
zty_v!*N2YF(eA)A$d&Tm@6QLrzl7e#mIQyqn7cT)q)p1=Z)+}1R8fQ#^ImGfmp+_X
zwgi!BQPP?UDD_E{m;+%<0;QHr^gJn@?G%lRxL#QQMP1FiT(@A*H5V`Ulc?5Y+3Udq
z`w3#Qm|7imo-n_OdUO_Nb(-PSl(HpipU?%>!rlolFcAKZOIufV{M@=ETqGXF{}^qE
zUQTVe<c&PRQgpt$Wu!-87c^n9xePchMjHwmRNq3{uUg@1HFDx>>xfm5r8lz%%EXhm
z<+jRrjnh@bOnN2eZjNCnl9deWjcR6ttN&fW!UukpKw_-oH<TPxgJB{aETQX~Wdaf}
zWu->AI(`*(%uelS$j7lSY-y-u*ROkMfR9orj1?DUnm%7#mHvLUKUfT(eSJe;Z$;=f
zlkt~e1DF(wW?;MWpDX#@rys(v{MB%#L^sU-Y{hLA^@WV(I7@5W^*mn`tU6E%4*m{A
zy}looNSH<}F@XVJ3?oop=*xXQP^LeTX^@!s0nOs~?Dh}e00M*4p2G{9oc-acgNhdq
zt|iSV)?A@cCl9@w(if+7KrXPae7wWQ<*3>yKJa8Yl=d2L#I;aadr_9v6y@|txl6uY
zwO4i2bon3Nj59d;iR-ZI7IS6hJ3p%A&4qs`|M0w{XS6zT!L-hMJMiR6!aqI_pRCL$
zT<A|d;d%UhD{<=*-PHzLiR|8L=cJmFBf}iSSFqSA(Uvir_jH=!#Z7JFj+TOq4!BfA
zq0{$s-PWy6Q;AJyO5n0s2tEAr9;v^3PD=of?rKRlA?wE+F|jOYC7}4o>_SO4#tnq^
z$?-*jo4=lhOW*%sm}Z4z@N;}h=PN_)Shc71*7Wabzvor)#u=9EyvQ^0b0eD|$8A$7
zcn1<_|4O}sm7ei$(Lvwm!SDP^pUm_+0N`B?8rnCOGR%5mDI>-H#C&78ie6z8#Jiyt
z$SI85H7tQfqOM*!^ilQOmdm;5FH-eW>3wiz)g@=6Qr`nu0Yauu&6~Blq|Cat>MHXQ
zq#*6_{YyE@;*RcAK?6`ogSq@(19ZFeNO3-CG-7X@0-R-47_cwH;Pbq_p52r3r2DGx
z>aziT>MlAa=OLUbS&O{?yBi-I8Rl0srQpquiJ7=$edZq#vnA8JFfnUH`fUThpFy<#
z*RGNh@j_-RP-{#e4jEI)$g9@J%bsc0GZGPuLxQ6pdVM1_R)v*%7eV8DbsiFSrL4ju
zOeE`b#LeMTB}M{SFCQ9aZC^OO`i(4>z|dmg@@+FAHpMnUb4^N~LbHI{P?OuQMT?9i
z^nD;5m`|1aRdG^`ImZbTRh9Q~2$$zJg=t-<MvrPM=6bKi!UGV@?om$v{2aUK96vW7
zqKxta1~>vYw=)v*%dEjfu{R#CfnOo=byI|$zR9F>`1s@xIM3(h>IBnTd;5VB`WI#4
z&e_BmaIX=AOt)%Bn7V!dP2_SzVt4cPu=q-m3U6QH=T^hB%4GJH`Vah7!nG9Jxh1<f
z-5`-@IKtyD?l<mz>9gtdhsd<SZY53DmYJgw#)imOX!g0ScE*gLAw!T=&n2%B2zCxR
zx2SKMtlAT9o&fU9vcAFj`c4>qbjhN%UUGq~aPBdT=|YkEoWOM5tCbxrOrY<N@(H<q
zR<GNai~l?&K+zl6dVT1I9QecjCR7<^?2uO8u58G)-PFz``SZ8<r(1sT*KR~{lXS^y
zc>sjr`$Nyn)N3vFG&?&b1q-&Eh=s!@chS!1*l9G4rWimRhuS!f;)3Wpm?#m}4v*#`
zzqUC!(%p-7Z!t^+$6O9f2NI(pHd0|bx6})7Urs+EM-rU+qSSRcd$ee>dB2G&RS+4Z
z*v(vDSFxo_$oo31DULsFxO%Ar9757MvPJ{1#d*)?sQECelK(h=p4s{EFO7N<tssA7
z(G#k~pM%Yvqq!Ay{=uzv)E%9O!-R+5YiuGUln2Gut$*6XVg`IA{ov)$1VIMl+TLYv
zb}=1hb)l{CGG3iBRqICa+L$HQ_n4@R%#=K#q_+k|X?Qgoz)T#`KiPpx??Xtei1r{o
z)#dHMbQA}Wsz`F65QufVR$;P1HKMrsJBRg`#?-G7Q$kNuEB5j~k1Ku72dDcsGXArn
zLFo%TI^OBG_fhs>q<P~TcX$IV^e)llkINU|tWZXMk9RUEG>Id*ZkJFpQ^M~9R^&_+
z<urPGtSrY{)5+>le=sC7KcZlb%Oo$nYaD3$%i*L6FVv@th}$+VE*^`-mYAX@g3Srs
zFXEM{4-KR*tA_SR8qqK9{sI}T=;c+gEqD?-XtvWCq_3JcPga)8&-o1_;ZkcI{(q}$
zQ+6^gvZ}(+FLNVJkuHQH%nJ0}mjOV7DX?dJS4~a6WWEp>##Q_N%SD$ti<1c3u7%>T
z-)(HU&zn0o<u=8>A>02xQ}S|>><c5!CbC=nL{6~k74VAQQrUA=FZ*mDlKniHE^Ws9
zUGJ1PTz({{f6_u$uD+D^i5BUAQV%Tn=$Bcq{!jS`&AJxg>+4C3zO~B^`Q81qp#IUw
zaxP<kwX}C*py9VudfD%8|6P$|!h4!GpraQ>DKH1oa0MQ4#H9))@<uMvlX2Dnhyn^$
zB0DU|e4R5J!9MFVFWSdFaPT82xW=ZFp|B0}@m_PIfd|u>>*d%ja8GX3=dF`O#^$)&
z2EY?vOB+NuefeNE?xpWKFY^p_5D-T>BD#qivF$v+@JNmTl4wHvJw22S;nVe;Dq@NH
z6XJzgk5els*cWwwQUOGFu8UH;rOTA+bmLQ+xJ#0lXgd9LMvlpc%x*nQ?N840r=>pX
zO7gPe1F8RA3EnFwE=ioYsr6?V9624Uc>jtDel>CONoKj&SA1LH;lX0g(M8Udo!D<B
zmw}39dkM1t2K8PuP1t&MHFrSdv0ackF39K_ZU#qtyiuFuu68~%X=po#$5nGMYqV;b
zj(FLuIfpx3)@v>2_y*?IZghzbmNi6d*ajAq*1F*{u6<LxX|Zk2@H3BOSR(MlDpuX#
zK1EKO)Ib%)^I`4zC;i(jaBYveeyCd!X^$gA*WUQY>w3hxS-$hpjpxTdn}q0lzkOf8
zstar-bkNs46j;xBE=L0J@U$IM-R6WDog_O`K0&J-2K(P;?y%eOO5GuMYcG3)g87Lv
zJzDrWcv^!dcl*o{G;rV3Khs+1U^(mW{$Sthu7r@9m{7C$QX$}&;1*<{Ye*Xe^&QMG
znk`XMavb~7%QY36Aiz}>jYLW2)*;5<u6Ip%nR;i244=f9c%bTItPCz$f%%4gBvBxW
zUwj4^%iu$|K-Z%wT|1$`12UuwR>)86<(}%AA3^xK_7P<z4|oR}Zl}dRj-E<5y96{t
z2d4Kq9Md6JsJtIcD2Zea;))3g6Gb%&ARv^wl+G5j`t5-v7DCXZHvE`2V-}_1{dLK9
z!Ty)7hXRmtx7OLR%FwOEz`h^!3S8T|yh~QhtJoIo<!DZikfuH<!jBZCcrw|`tL|ge
z8|oC+Dhj8D>I@{mAEs9Sd)LbKuG1mSDeE~Mif+6$@LU$fFpV2w-qAK84NN=*nv7=j
zC-%#CJ&!AttfuzTO(KouMi}#6IR$;m|H*wgVnmjS=2$!$33eBboFPfOTqI_!bM{Sk
zndNYs7h0y?oJlFX)7UBQTWGal464s^Y=2-dEF1k>{Z-na;-FVe1Y?eLx%chT;;AZC
z<~S#=0d#9P#OU*3alwl6k4hU|ZBv(Npr+o>GxCyd8kl5q^z-eP-AFA#razug0I3ly
zF%AxdQ!)VE{-<29wv{Y&hKW(w$!ya+f7;0TE&*4zxFl~c))Ky2Jt5`r{_=FR6-*Fd
z{Wb5VDjMx4^}1{P;9T?Y06c~8_*yqf-}TFSq18-l)*~YzL3wZEaP8ybJ#IzHAZnx-
z>0m^$BGvWH1Y}H}dM!~J49PiVK>_YAE)1>xHl*goi$vpb1Y(cC<e8ssc%r6;IBl-z
z!vwQ2)72mVIzH=ks~WLPiyy8j0qESDm+Uj10Ic7yLJmBo&<4lt@tixu7+o6_-<>px
zREb7}K@MUikGu&(5(cA!E$tI1wGyCe1(d&i_E&I%hSO{zklPe}l+AhTu$zFf=^SC#
z4tqfK_K4t_9V@Y{xcORqy5xrwmkc7xZ>z~X@%t;c^*b7nJI(^qg(j9?%ZOs*W+q)T
z72?0%h?hnAOPGd>A9j!BGX?~R1&QA(eAdU*-GPvq{qKq)Wr6H$=h>;c6xwPNf;Ubl
zWNI<c0{U~DEoA~U?Qvv>)}7ot21oI;O_w{3?IDh!EiF9m2#-CdhN%p?Ym>WuxuwA_
z=h9TR381>NqYH1<I~UK?6{1E7M6d8!&ghYrqNV)kv}jz<QoDK;=5z|(%)+Z@{G<f+
zW;~OvTH6zDFx#Q?1`<B%exc}}1dS{3F<Ahcq23EU%ZWEqyGJ}~YvcQVv9Sy~z3sG=
z&qcGac^!h0hUFz)2VhF?R9&5MFYm0d(<K@~O-i*hVr!0~5SL6;vnjutO3JCh6bfFl
z!_P9gm)ZIDRMkE=D2Skp%WS))wYz7m;Wt0G=$iA$9r1R=s;#wVa!+&Q+P_a2TDsaT
z6-c`8<g2lptF03!Ztd>$7+U&$EJ1<GtRxDjGM)dR$-F$P6l5O8=A_)fijqV&r$Rn8
z*Z!P{D>aO;l3Ze!%!tWiEip}{8)hrhbGu!za`VY}s(~@v>er=OcrKGVD=}CFS0UQF
zC{E^2EThYnFqyc#zk^Rm_v0|wtsEa;@A^}|7Ne4%v#?^oEn)P@_VK^APYqG9bMug2
zTJ)EkNFsoxjM3z_MdFR<7XFe51iYTH3yKU@J$T*Y?Drqeo$PvhGA!0hFbnqgS)?jG
zUnc1#tXr?1ojxTEQbnc!CybFXxw55l&K*P?1T#Y@IS6iOw%!lPRvqH`2%oKfA-wsi
zC8QZyd)RF>bsP(IN2r-4_cA{z#gCL471+*QDu&E=)XpSmY619?nI3_gaMhwVLJ(YC
zl%c(5`NH@7(S*&!(a>K~YCWp<`6mpfy*QqemimP0z60~6B3yQJ_`jX>Ofb36CN?~&
z#(equtoAMO&n3lPxec<KG4O&6St@qL9DGV!$4s)CE*gX!#FS{HUAq@LXL8=;8!4BP
zN@Grt82dKS$nd~dB~~YfxaZPN;547C*Lk~5^TecFansz*HQ;c8{%5+K8B2ymYx2&)
zbKPfJ)ylWa)#+Xp>pHC@a?BbP|5}`PGqEY>e7Bm;FCNin_nITga*Aqq{okgf4f945
z98<SvxTg5n(Fn_C4h<=;K4TIh6Mgi<LtX9_Trzp?*SunEfKQ_1DMv#_aC>2(CvQ9}
z$l+veGR`B%Dg6hUV1PW^`L@VbGX|`0*EfB1^Qmg}MpbOqNV*r(ScI1D#G49~ZjrmC
zYGQX4C%AHl2_YJFRE)bp{s(KPWH~-PJ}_H;Fn+KpaC@6OF-%=)xubfnVwGEAIQtc`
zO{-hgkrPl`9G?*4jej!mJgs{#3N`Y)T_3jPS%}v=dFRvehj~_C8I0{QOd$mZOvxVS
ze}0{N4ia;=P<hb%YI9_EIC<lQ<z(M0CP%zHIqsFv9|s8Leflugn`_H~#1**q%N53;
zyoSv;#kSX3=3>LG8%t}f{qM9tSCGHJs5`+`<uBh+5)q`CWig63(TU=|9Hen;r;nBZ
zX5LY}6qu-xRu?2Fk$}!Ui-0PdRt^$ZxnFjGVO_`6qiY<^&(GQm@ApeOKmF}_4Fx5;
z#7>w%55fc(v70D>6t&#4@HY@x%EE&x4#G4!-2gtO8efoEWWN<R?sze=bj#}($ibbo
zD5bLZX88~Wa`1L}iMR}-C<T)xtlG#5k$q6RN5tuV&=@Ez{ViS_U*F(|0(laRK#Gfe
zbjIP>K{V4m(r0o1M9Qq^#Hyj;toBJML|=G1`qdGCCQbK{nr%&U>jX-$fYJdSU(a?7
z(%^M(;Gh$ZPx}G@8~?F2z!a|MI~4u!mE3XCSUb-C<kHw2%DElb_qPzniY_rv|6yNO
zOyWs_oOo*W-jpYE<O%AqDDQ#lzwrj5BO}_(aSp;t>h{q1VR19y5Meg>kfnU}u=%sU
zxWY`G5mVF#95fj>CD!Z}vV*brFiWvhV7fsD$LzPtYQ}pnk1$es(k6OC{w5pem%AQP
zoX2nsYDC3UQvFKbJHE<Ryi4?}$%x1jis_t9l8Yzfk4H9hTNx5=96Q8f1vMrWO74o3
zQs<&%{WumD2BX6?HBTN%FfdECb8nu7FQ&S$@GwON05WE5rT;9|j&N~@|Lok7pEJ4h
zEQ#`V4L{SBF<nBu1~4^$9klOE%Utpyo%a-A%!?EW?T*}M?YKmfX%BfR#r<F!qi7F*
zWsZIFat25g+<@GdA+jiBXGtg9N<Q1}J8sK;PlbA-i)|njvz{^A{7vrEy>f0%9NQMg
z_C_+mVu?{p{rE=uUpaUK%R^kFg%r!PtA&vx#bf3GB@Tc5An49`s=rE?a<p+FVaOz8
zzce455$7bbVVbd;X=vt*%!;VLZ&7SARDD!7fD^}V7Mo>ucd-#meV+U_&a6=29yc*$
zTfZof8N6A=L@~=l>JzQPgvsdGOKu81CFi^+M1Bl6m`*}RB(1zi?z&W&md^~Tcnoz5
zk;W>egYzM7R^E7IzI`3%>LA1UE_3I1lqsnrR$Z=AzZ5`f>61pxaisnC!7FOvZKT3D
z)%F@9LYl5;0t;i<=E!wC7l^8=*sXXYKR0{DNU=2`=yU6*alzvhjx=tI3S4-6MNy{H
z6=;x=n)Ur!T-2+qCkRh&-CHjus$+yquQ*`iKK7#?cL3De<qnSRcD4yKE3#fTVaVgW
zJHx#Ga6z|ZCoRLj=gclHZPa!a?9I1u_{4*x8|Wewd+%vegELE2x{+e(Zv%_`n?_9b
z*sZZn2MG(Ls(INDZTZ!F%Uf()Pl|g>gpFlEsGBF-PVx?^+VPOOg!|##{t_$I=J4RR
zILPgj<SdmE&_E%)_eXE%KzYGbl_JWBfR2OVKtoF>0g0M7AY1YGTIxYyL(U1fL|I#S
zT6BT6JkS8Yx@BcA%XzkT8jWA%k<#i^QVa<$b>nEL6L=uNiFOB>>1Uq16D+fVMwQ#$
z`CFt}U8V5j4(6?Q>rMRW1y6_|`y)8_CNOFYcP|FooD3={0mjWr_{t6k2MjXgPC^T?
z+iSDxMFV(VcNiV=6I@B)${TgNJR4kEUhz&l3wNkuUIFbgcV%V~)OJUy1{gI+9>=R5
z4v02SVrM<&W!T_ASPt`ia*opyh`LQ*b`4y#^1LGCDZNKjYWAXmy$X>t8V|e+=R|p^
z!<;nwBRwrQx^j5O6w2OX;IiBA^e|<}@-6NZ2wQqGZ0l=#ZIM8#_~3nlfJ<~3pXw*n
zfORU9b5q-ZY%fui)*@~OYvF1%52|t!w-DD^6?+|6rMr=3C;ln0aS{_XC>W6nc3t5a
zZkT#Fno+2%WNcn0yeIVaqFh{?6~K^~QVP%Y7Ph!;%a(aE)mrRaEbFJZcRIO&Gl-{9
z#*MN-0-ceyv_jC0Q9l6iJI*rKqbW9>KY=(>^Std^yPd|*-yUf?UJ+t)(d;i1b-Gk@
z+W&DS6QsD{Kv4?}@Dxt?=vyS=p00U|l8PX@+kz{0bf=k}3YKho*TrfZCIxY6L4TgK
zde-4`V>-BT5{dM>`AB8FPGG^1OW8;TRfSw2veMgaM(P?~G<2`VgtaPQknXnaGgAAl
zx^HJR?@h|v>33J79o_2p5HN<zxl38f`^w7!81{{(EQvHqtf9avZSh^|TIE|GJJG?*
zU|zZwi>YI}olF6if_krC+vA!auh9`oDwn#?`thE7YuPBqyLk%fuek>gpYvLXAEM1G
zOJCo6V+c;WJZ{R2^Y=DK7$^^jXP$)!RB^_4V-kmJ5W^|=$>z2X4}H3en##-DrULC?
zc#O#+0|+giTiY<Vc7a8^i0%51TwSER1}Ahdu2zpzHS*`+XBR276|*-xupS*Xl1`0J
z5ncWf`!8Kw7oXhiDLDsnKi8q+T7Vno4*S&%4Xf_w#k<<ySM2MU`*yvta;cVHdZR|(
zSO=2UiS-8)*qqXdSK2f>q84cn1HK~ypfDyIdouUl+EH}AS}OjUkUDFST@hlvuPC{e
zl2^4PKoM^OQ=CV5mpx~Tk#?=Mb59f6g(pIv4)?o7+m^~F9)3+)_5Sz=5QTN!&vB`_
z%^hLMpsoGmW+NjT{Kh77DO|C_!w4EI%IDVss+zv=)5^4CvY)c*R<ajJ(8ZD#_A!{9
zjG|-@TYP&1+$qR0{SoLyA$9+5eaGah@S=aK(tXv-uKu>p9S3N~X?X>6ArrZ@>Pn^V
z%{h^IODH%6TItFG(U0)EFanXa;&;_eFtG?ud%)15g_D;6>J9>NTz;FP!D?o05i+>g
zz^|czfTEzTLX@&lmncSB(uB@*zsmux0iW~lOKd=<)x_>PuKwdOM}z7I;q11H&4hdY
z44JXfYv)=SKlQgbsVt|K<GW}#a99ZKB-J;NV8>%Y`9X^9g~&um`k7Desso@&xjt3H
zt$OZ=60XL~Zc|+s_0!RxYYvkk18F`69(x{+f1X#S6lN@scRNiXK93dWMVI{0GcgU{
zvB(wTtdFQ<K8ZKz$~_QJ5<jV#V)LOIA>$mS{wd)UXZy3=+t{%%5tCA72!j{9W>tXq
z1h!;J;vjtEbuZ}SNhZ?jYe40=b~XOjpkr#+(RWb~&BCg*kZT@xwk5#?tkjeIYgZhe
zwvJk){HvtmBDt3R-t=v_;KyTyAj;Bdt3G9VX*m+Jik#H?0H&(GvpYjno9MC+ya6<@
zD=67>cPf1*ktzHo8BiR{Ggf+Y=y0Fx=brE=^wkkUN4$Nny?O%oz<!26&#k}BlYSKI
zas?KIGi{uFJlDp%Hs7|BBlJZ(th^`fqazYm=rm0Chlf|R8_igk7LoRg(`s~WK?8Rc
zG2Q|9()?|T!lx|noew`&q4`(uriSdu?-7MR7Uvcr-vjEE-lg~ChO0vD;4@58r_t(y
znC|8k<COih4a?Dr{B`#`25^s~M)N`VJ$U)Jk)`XK|E~P>EOPmWicVS&97(jl-r2A6
z(+95%V?I>pFiTqxOt_y0GnnWkhv@3_g!WnFXTGeS>0a4c^9D51{F^|4m?upWJlXkL
z?1!XAaPq}`CR_ryuVER#7p!DF&=1)8?nv+Xp+mVJk5<eAix|LYWY1bZvp@tN!`OdO
z3imu-K=*2&71Tl%(geNigyh&PUqnvtcECOPbbJYklrL+Ip%cAJ%<8^{v(XCd!4LuN
zSxPi0i={H>z}tcFn;2|=$n%NCB7I2Y>H7c`3N@5*(MYV*wBYuWP2bRmJ~uT~z2}Z6
z2y1PTQGO%;;6v`lLMg!{XMsC5-+Lraa|Fm%k?KwaP{_PX+Brv=69F1-GAu1}_ew;^
zhmZuWTvn>#kS{e;f~<C@OS!!4>bFU+QB0B(7w$9RFb++>%JrP>qK#Xe-N%EMFs~>|
zYm7ROt4cBbMzk$mXWs@kcjw}$_;J&9pQ-vLkIa_il#1~gm-RRN^5cj%l?=Jz`M4QR
zlxjO?`{c{XG(KtQjb{i?nRMMm0FdZuGV$eHYK_{QHEQ6kF`R$G9CZJC0@*VPyTs?F
z>5)i?_nEM2%utqmlRsl+Q&T&>_w^&<2qd82Kst^)IZ1o5n=r+(?Z76hW|(XwnQS#h
zM}mFh<hIT|zd850!wF1JeXO*8Y9ae%B^Ye&ZdBp5-+E}2>19yuNl7owbHv)R+J_Th
zG)Ta?&QDeQii8m=PND_=X&1#KU(4`zmMkq;?^w>{T%Gi%eRE7v(9kBppsh^~CA0Hz
z4$HKUza+HD?;|~8`2V8he(IO}p&S|0XhzpPuhYY;kYtfS7n!5PXIT&b<m{KDMrTCZ
z{UV<Jt-$rjq2IiEPVs$fld^J!+6jV>P7>lu1gwiHSMI3jNkaxfY<88arwF|tnk@nu
zPuT~m#k<7^21CmW)}UVBUxl_jTRthccALgF=ZR>M57=X+!T4h5U`U6c-{sm$=gE=h
z!h_80fid7b1&UhWE-TskJsj_LC>cgUaA~0lM5Q`s5k+rW_98LFU+expPs!`%9P6pD
zp+S@<;B^C<ZD7m--HYt8-N3YyzFmmo-udor1xH@F?K~wPG(}bP++UlTFllSVCcoem
zSGc)8f!NJAG8mT;!W;-uccR*3Tb;U_MBuqrL`K#gLha9lv;cJxPQHYS1h*nkrZ=B$
zeSz58VfQQVUvCmcdWjp7miH4_+FXoi!g^+^OoR($A7&cpxgD;x7%s8IxI?jPLRg5$
zE(+3<_?$eK<(ri=f5v?x^B#6n0UdX#IiW7~I{8UK*H$nw*y8r?_>pxXOr!ND8)tf!
z%@$eFX#Ts9)8VV^WF`U-;p0Zxk%c=VS_O*QCiBLQ`HY>AM{V4rH4H%|3*n9t5C0B)
zQ5=-n029aGaa7aaPwWJTE^<-C2wW(Yyf4iiO|lEf5B6z7Mhl*%%wcfHz7>Y-#s&89
zm==9^=GPFL^~M~}(e}s=UHaes#uDGiGAvG%EShi?M%5fa#h<cl8`|n%00$ng+uiiE
z;4Ardg#wrJuK}s?&R2GZhNZx|^S7k4v@%k;7XvX`fDPp0)Bd|6w1<BBF6U#x))_}S
z#uX1Lw}g14Iw3H>Alf%$@Z-a5p^G;=f6Vfll*T0)KQa)?82cLY-<7Z2Y!3*oCf%<}
z%<=#X4n{lt){A&mbJwvj_;{gVmT8>W1cs~Yc8p1!sew>p){@uP7>O4^+~lAC|I(7{
zaIMLWw%0V(2h%swcxZak!}B%d{{8W<foS#c6@hj1x#f?dEiJZI8`40(9_i`3gU}Em
z)U#v@a#6HwuuE?hk%`L<Ap3%Rh(xZQ0DjJf$xNMuMLc2@SK6uG@Yggix=3{I?iEV%
z3fdA!>h|+Eqc=!;b{ADc#)d0*s@2l`$qtzsgP-a5%G{x9#&&CRR+B};+J#U?EmN)T
z1xs?<i!z?Kk#jcW8)^6kJhsecS7g*L-gM@Ps-IHJ*TxAj-fYNHw_6@Fl=4bE7~&tC
z;~;R7i1<OTmZ}aWiw&4qSa?`*ZAt6X6(2k}a++fE{uSfNe9Hr=coADTq^=$RT<%od
zXK=RJ3e+%AfGMv`arzw)<6nRyCB%Li%-i%<{9NpwkxBUgs!u?(yPIrRU<x3J)h^3(
zTW%ejXBkf)i_W$$Ad8+W(_K6b>0D%w>{$Xf%-?p7rxfhyOvn8gyx&y$QRF2`#+OVc
zaS}Xp&`dD1>)A=>x-C@yHazWz$BLP{n2(f4)vM-9dv#DLL^SNELUHBkgz1LCltRm_
zx(=pq2ESgyelW{FXVB~tYV=tOyO98{?n-(XHzIfg**AGvrL~+@8=E-mKw#*UECT&?
zeyiKT$$!Ygz;X4SZ~*%yYq$!ro?u{{ARr6y(T5GOcKf9w81b>>wRF|B(n68t{ro#V
zjfHtCtAh3b8%22U<t7L+{-IUlgMp!Xk}2jv;V{l8@zF<WFV&qA2(O?l_2?~`l0$OZ
zS!UENzFI?}b94V)dFf{0PDGdxGEN=SMq8i7^U4|VzUaRl_F6z%Sm&Yu-Kl<g6Io|<
z@#&Jy9j}#$A+0uJy3gr&+~*7wK-y<`wb*mf6n*yTFNg}=s>n(z82<82QOp1cYF{(C
zkDW>GP6PQ<Ux$n?@}XH!#^l0zei5L_k|Uf500d`8zCvaf48FQ^>h}TD6phuIrG6f5
z%V*1vf-_!!z4z&tgxF<2aEVNzOYG`8=Q31|DL<JQU&`ABl!{2+s{p>!n4;ENxlKi~
zYY1nuZlpDCRHjwNrKH8}th~WMq^`IqFR*ayRP_-Ao<15JaDB$>XU+U<j)2TYSG!wd
zmPD^<@kN2t_pM@c<3q?I%ee7?<-{7LG7|fZ;K19#{K@C_mlY$1=(7q#qmSL$<{L$q
z95ej_D*FDXo_nb)4A3ra(eNV)rrWk~RYlzLNQ}tFlf>sulgYiO&HV9S4e}|$`>#n$
zF~SoYpD{UVMn|=r)2FOL^`<)h4KJ#xTof`HGIL@>5g=m#W)&k&>n0_+2Xcv{iK-+f
zKTX`l*iCAxyFvyRbP$TM3_Z>K*?cYCg`!dRBbL}EJH=pCiIj=>^UEQWC54k{G{j2i
z=oVnxrs)e2n!ZnVS_(&4y&wx;=Au_L=pK`@<8$hWOsw{l$nJLsVMjwD#|H{hAs`8}
zrn=A*C`fgwyIrEA!#jXN2OL{?D1Qf#mX>q(oct7wc-qj$WPz~VR*$slYKV=--cs*i
zHrSwT6wx1c1hSOkcbURLUHARV1~VBT#Nk62!_YhV1>fC{pdK4z{z{|n4%2$g96O!Z
z8k+>w?CW|N`O)8AdvQHCgZGuMz?e;y^;JvX7Pn;y<qP=!-pzd2Q+aRrvIRw7L&;&!
zOJ8=I@h>VPkgeZ%$j~Qyq&Vp_8CthP?1u~)CbMj_H~x?dfGo&!v@3K_+2d&BZ>m^p
z^~Boy`_M#&&04^Be)A$dTslsP8SK&T0Ka6yzF+ywE>m$F?`|CTT%jz}>fHU3w(~rI
z>O+><!<?%kC3-cvNPLyyz~m1Pj;w+`AHzmW-VbVFkb9iAkKewTW-VjVsuEb-c4YkX
zEImry;jPoTRm^c(E0t!nRrkww`dd|BicVKE92f=%V*eZ)oyQIa*&OUj;%E}hvTQ$J
z<AnUfQT<4qVdi`C=R1XTOu)f~)pWuj^5py?#c@JPU3Mckft&U>)~L?Ue$mc;FHJ@g
zB$Re?G8X)~Vv!L0qy8_)##srgWouQoQfF&%|7x<y+0>1cq~w^B(vi>RZaa4QZJ7{k
zhkLJ~N#|=P+6I}j>G3nzY@rJh=Gc6ZnY%Euca^Xd9U@IuiuOzVI~sx2FoZE|!EWQ)
z=)Yg8*OOK?*{5WVz)VOGLkko#2ZTxFmf+1175;&6IAO~lwx?Evt!)IxT!M$`CmR>d
z?JSqy?djSsvRmyQ@IN41g}uQJ#tU@+wrPlL6<sbXsY1LW4SzDODMUt^HR5Wp9We(z
zGu$XMH+*~-d-M2iGI$J|J0*bs03mZmQsv0t7o`1~O4sx;Wa4sH+d(8@#${5oSAFK8
z{Wr76WSWSo@nP!-8O-H)&;zM!wTr(N=Y*=YNB|b|x-oeeL#8`PZE2l8W}m|G3HxUY
zR}QUz4pg)0E}u7Y;2q!E=Gu)g-P$mC)D)0LBm3QbTW;okr;Aycqz2^IytB~<j4`$p
zXT)@K*$Z36)i>^$<hz>qD9p{+4Blk;-xY}@ld9-%K7iZX8l{OyEHTZxn+-X%-kvZ?
zDMS{I{0MNIfB7||)_v~+dU*>?${}C>u=#p@<b^&rJ`-fy?=RA@%+)GE4Ag{iwzSys
z$?1i23%b##9nM4g9h2sN_yK^0>yIh=K@5Z`Z0K({#Thaz%5UgZ>-0<rFW&X+tOR^V
zr`nbh`)te<Zyg3=eSBKKg?U=5F|$6h>wkWW`uL(65h6v&H=;z6J}d*Kqkk6p#;Cev
z_mzPDT-I%%Rv1BGCL;9gM7uIrmt31^qWuy2J&WR#i2VvbDgN$f8Ad;(oMMLzR_j7{
zmYArlF3azKXaV+6im29e;BKN7*khfj61p65iTNWO7N34llV&-!A^`&}*44G0jt}=w
zo$GQe2@9R!vw|wee#0~rS~PocKwKk*N;@U(AFZIqqkyoS1Aqug=q{O{drb{wrBJ`d
z;~?ba*a}xX)@t$5m|w})n}XK%3zgsMKcK9%T5{_G`VK;u8kVB&0bXD3kr$antxhJU
ztq}IfJ#}sQU=G+Fihya(;S)j`UA7z$d~%%`5lIe~P7JKT>wMWBRBslILU<lc_)34E
zen5F%M2Bzy6e|E}AVBfGyv2IXMSU~vXI4}QB-X+p9eslb{K)uYKGP9U`Z>P<D~g-c
z{!dBK+=5Y=8;cucFU(}?L`hFHXR{Nbw7EgO?a*(v$VrY&kdK$JZ6237KDZ6og<U50
zsbY-z!R}6ZloRA$czvCNVqK6&!#I>L1GLr{VQJvYHx^?yW?aO2HLPFKLY#tU-<k*`
zm~om+7Ocn<EW-*#uT6L;2rB<Dlt~-j+^Ev76e;3Ix(zZ|hOG%d7*7;hc~GcqVJPk)
zExv7%;#iOjD$5-c1>nv3y=bOZZ-T&I+p5CEP5efLN4a0eo@@ywO6JIu%`Ia+7O=U*
zKhm%qpLdn($G8iApWgHE*z=n$*K7T~wB2x0k1iLWQI`Pft_h1DI6jJe*{OoyDYfKd
z4eb@vX4Qxe%&&!!+ik7zszMyrggq^reQjuR8Ulp5bNM=PxKQPG4YF1^^#<B$go)}4
zG$le0c#(tM_J38^P5Sd(xc76rMB&twTV4DW+CNHHmFN~D>-+G*R%SA9JrIuVE%g!(
zC>YoxMq_E#_at*F<RPVR>6;vd(}>g#6kuB~&MI_7;}-0RH?dO<vBvclQz#z7@kfXH
z=#`J{v+6CaO`i)ch`CLj&VD58cPhfRi}C8x;yHiWNSj4f8FR(HdU!iQ!7SFz|4)r+
zD#T5E?1PDc{MU9>8@Dq1A_Q2nOx>6ti4QDtiOje33#|EczC6GBB`<QdTU*{u4D=gY
zSk)7}Aj0T#gOlqneT|A}hsOu6C!-0EjHQN2->!M+U;FzT@AB20NWp|h=v&lg;IAKh
zx!A$n;gZXPQn<*`a_;zhYl&IQ6&>@UyLfgBpPjl`hsbk1O>f|KPPspNw5JbhYzOAA
zgHn2~PHpYD@uPS(qozp(wwy&rS)}>94JxPo`n1?mmsXu!>=4Vd=@~g>&>qLyB<r<B
zaIEw)iyl|xAtvqNyhL@UR)y0d$A<OKOvw@NKQpwXbvjiHq}>dt(WGkH#Pz>&wMeCP
zc<@U27A~Yre6-}2f9V791V$5MMwaw%4(bL251ZPZl3vy(h!W}TO;pW&RaWot3(9uA
ztWhZG!g}FqOtMwAY~sbbd@%s>`DebESV?clklntg9Lgg?u`9ig7a{OyPvx8Bi$5_K
zpCnF?KF_dARjM}Sf)I4TVNdy+5b}A&j;4F05Pk*<BilpV0Ygg_l=2Rb|83j>@}};o
zJ)893`9Xc!-<>u+t;!KwJm_A&<feyEomnZ{$)!lg#SVWym(%u+qZv)){rG)q^~WkY
zx=M38_mVCSnKpCcWtsZy54!s8*AJnNPK}?h{;4gsGvdEtynR${&u{k4>f~3#LsFS+
zq<CyM5m{>r>?8t>ec*&m)8Zn+9kaNUJ$8#9BI6AlatWBkf|3^mG>gyHZxu;h{yTAQ
zqPz32GkPqum9C5Rl^HW-yoj@pUz!!B{C9;s4zP^cA6$-7MA3x*uCQCXo~7XbTH0I$
z_^mk5>*<4@cQsK^h_M3CpoUr}#5v`Z)>ET3V<XP9KhiI@`02@nRo8!48bo^%WB5fb
zJ_B+83!a{kn@J3G&nfT~gQJn#`h+2L*K`J!h2j94sPO!VdQxg@cLx`*hydFqcNhHx
z6M~=;JW@JVQ^$OU*7CWdo)K1PTx5jiHRNCq8rwpVv7t0L_!6bSx?@z@{2~AR*-Z{r
z|K`n;21UG3#DVpswCC6Mj^>7mLOC9rie0I-^Tz?O;e$DS;z%zO+vN}pr<h1YUm46t
z1{eWLsWMfoyg!eUX_#yuv(lMSh+8iw?HE=doQfH=K~}~SIkLe;*0Z*qB|p6V-F-$;
zeF5R!7ch+oR;lmeCY?>=X=*Y*-DkRe=NLHE>yhcV8Z$uHynK)`_G=cKZ3srVXU3vd
z<@ImL6Lwj*td+3-<p*PxTOFPcx*vvLS4F;y*87bRX>#o{RuC4JSr<GpubJ9Izv-AA
zH$un}=0iBq3As%9<CRpUirH<=`w!de+*jKxTr+^stsw8SgX<|*MVY(3$aOabPDd_p
zeRUA1vr35mnULPj;q?W<A|E0){z;E(|E66`<%W>-LFQd%*gvqkkVqn*+({+nc7|wp
ztIQYcL2`QMLnN%{%(!;({?uBdYQg=^W4`-n7Ps4Tk<G47%!5UpbU(l1ZC+mMTI%Q^
znO$o~&ocFLW=uM|Ejg0t&#){)UM<@oq70M9TGO*{F*HeQIg)n|zdGN0ta~NI0+5V1
zta7rdO#M>Ta3TxBLaXU5-)EZFf|iJY=y8<gxTICLnshPgc5Y<PVPWcxP@J5uHK~s^
zU&w$Bokma%O7sa*I-Mt5*D;a)eD>Wv0nJcJ5%k`ihU)f!67;L%FOInvt?_AsymFCx
z|0*SW)*V4FX+M;>R$os3cZH^vuN2ug({-W*;|^g&ChCtnj`me(#i@hxkt0td!K91&
z23A`pM)9YIFtB`*F5}l}wBs!gkvOIiE&84DhHww6cp3=`aQ^Z<tLE`hQX-RtsaG{g
zQ@3I1E-@pVlG6DNB4YIJ;`w_zu&*%Eb7-3s8puX0(zcQ#VhP#e;DjX_b%(;OjD%F*
z;%$2=vUKvw5DSmS-+EIf_z8pT{M3DqN*VrN^EzzPinJ;%jXLB%7MzkZH0+^WmOevb
z=H@$=Cw|*OqlT@ekX)%}hh<MDt-NARlE5javd4k{tK^r1gz2wamy8!}8`Ji|n#0vb
zG8h`(=1B>Qe#d!Uh_qi{Ie+PJ7yZ)BE>qx;d9*KZMN&2^ySw^)>R1YeBPk=Mryh5s
zyEICD`;;f;`MxFjZvAuhAnBppu~aal(!~MuC6FX8(3v>2k2-vSzL85oTWz-Q{T1_|
z((J|mYY@N7yZUzy7W;zcdj~h#VI)$E-KlxT?+c1`h4yq%x~u^D^vna})qUYylfV7|
z^KniD+M-fkx$6AL*1$JDk|4uL{R>D|aKq-@R6%`hL^TA@6ExixWGNJ9aDc&)Mm`+^
z#zc`%>hZ4^d+J&fUF*#t<>4`)dv?d?U|qBb5_2R^itWkjzSE<ElIvhpZs9ZKii6#z
zpg*Bs8wtb~TFs61I)8?Q9sYEBhfG{*wNT}<_1lqwOFHCWoFox$2D*)tF?a>`-R9z!
z1v_}fkyf^bSwD<R-i}$Fy#o264{scKBis9HBBPsU$uFq%XW1Keszz!BQ9s-duUk7>
zS_|HI@YFla46*`<1HEd0{FIu>8!;Zjr1`Ha+5uD25GY-q8~&Z$<GE9f<=T&X9NT8X
z-x>nK9dGV39l@m9S~neXZn|hcG<6-<eYIa%Akbr>EFUZ~OPvdr1BX6eRabmVRvyXM
z=gtaIpmxLnXvH_=TU;^)Gwl5`=GE4&X1$Jo%E`Ao*KqkT>8{1ZJ7!<EoQ_}JYJ4E>
zRTx=zb285`C8@#mXCA_9to=;Ey#=-lvzQqZ2-V~qN4x%ag@=Noh;}P#G2>vj>{{x!
z$~f{ozc6czwxtTUwLpV4CE%V+__g<y<Fl1KBgmhT-sfgrTD3C0Rs49@v5-*#7Jp~b
zWfEz~Y579SBG~>M<rVA4*<28H=HJ!@Ev`R*PFFS`{5j`A<=!AGtnlU4(W^&Xg;ldC
zwX^Fa0ea=hl}fdh|E{pHc_G!CD?wQ<%0J7(WtHjM^Lt)abG0U3kFSF9r2}9Qf3H7p
zmE^0^warRUyiIE;H)nQXs;b|X$DgG2?1jq73<D*^AJ28~%bO&oFiqagx0ie*k4UGy
zEw3xjEo&~%wh?)d?X#`H`6avWrPtDxOb6wzaC*I9dkZvD&);#jNn33SVG<j7$faH-
zIk;)owd_OfV9=)t?Ie`w>Sfa_ax&fWb2SY!HNhA&$3O+&H;Al>%z5lJyj{u!M9!A5
z{~c-l-&Y7cWL)+=S*fr55q+~&I9L6;fUjY;`OErIT6)GS3m+SqhtL`5y+C-uCYrs~
zZdpUC^POev$`UQggi?bB{!0Q|s+Sezi<EUO79^m62}D>1YwU*f6Amc)etg<9h8!o4
zBxjO)es7Bohc4U$Vntv)$bgbdBsI?afo~~`3j8LZ8dpS1H?lGB6H{1W>*?oqo7@7C
znvba3q#k~*<{C<BA=T!8yVUA>70-sIOW;I0kS|cH)<nohIL5!tc+(t`80>&h?d8uE
zRCn34-1BmJyD@aPFlD(k*uD+y@~NO~qL`q=v?oTata)e}TE<;}%Idq8t?B6^(zJEt
z^xK^;DzZKw1im&`Xqu}48BlnLA5E9c;!~0dF64I|9)<_i{Yme^M@D`nrR8Ggk*{4*
zIyW%BrEZ$C$!3$s2L22h6aHzR`NRBrBPM>>SQ}5D`piEY)2A!HuM+Uz6^mSw@tw4l
z6D!IS)ilRsoetW6E!sf=R*CD{TqVw?hRKaCyu34qEyZ(it24dK!uDkKko&nd%}E=u
z*7i1_YgN=5RFo~m9h%7#@V?g66*8>HiVcwQYBzxGlwHy;EUVQ3lc)!W=D45S#&sTB
zJh{>~d+H_?bI&$c?v^J#wejx$kaV>|88E7exK61?2f5lcHAxKk^Q^UQ><`Qzt^7=R
znY0=+cBcn$bl08_Go321ya;<$;Gl0H%(V!&GX^P%Db8osp$7%_g!8w#Pl3;I*Qc&z
z>*!#|sBkjNhzV(`t*GdYe{4NDr%B%3Tm6v^uN$fPZu<A;n>_G=eZ$Ld0Hh#i=~jrm
zdq<sq=Y>%>jMafO6*X%0qPiv6z4ufOqKA@u#UD#hp-Nq!=jZMiy-__>zVmLVr@O~@
z&W&}GTm4M_opWZ1)uGrqh~m;0u*69Xbk9R#Oi4%Fp7HI1v)hXTAW?`GJ^-;I<zr3c
ztUm$M-|fDya}u@c9dWp-X=bQ@>~hZRistk{y9mtwQC9#+6Eb1)LqbSs&pTXwE@_9@
zUdMY1K?yiCPh4vj_<%#OS^?n6*La8>#TdGYUC=jc$Ti7vH)=4dJE8tnras5Y&6UN$
zJV>V?-Z(ErPBDi<RK4?U7SG&iIQ=pZHmLMF=hxFrvr&q2oLt0L55~U{38BTS8Fl_{
z7Wv47uf>IIIVHIjX)qd>@k=&0Fxgatsc-TAsNncI>9VePVLL>jbwYY_^KJ8DTai1z
zbX}tPs7I?=;44ow`YZe~yq*R6^ks8fhRud2JEiJeY`f!*I^Rlc@EZV)V-*?lkm@=K
zoO!+}g>Zf7euVB4{em)`_P=<|T(Nn!o?M2^?Mdoi-a)v$XiF`eta^iOx=+U!k>%it
zh$MDIg1cJ4SKQn0PRX?2*CoW$JejsX?d-TMU+h6OaVpw6h2Vzz@`;`d@Dey(pxh42
zg8QS{Kitlq2Y9Zh$xP@mY>?Vg_?UZhT2mQPQHv3{<CS{slzQI2RrG<u&oma>R$5Y~
z7*or)R8u$=@rfT$PXh1H&2O2`M|lz(8=f6FgkhE(#MfB{Yd)a{bHe1_c!*v%DVLn&
z=V<58m3q#8r*k-4g(x;r#+`C+7;vVU`h>MJrg2KyL@>5PRv<Q(G)xKMHQpy5dkJI~
zpTdMH;{y0(3B86}iWB|Qw(Kmc#{XgL-Q$_=|M>s9I#X0~4p#}~SaLq?Dj|fN8M7p@
zEtZ^?(<-MTlw&zw%*<)dGv~z|Le6Z?+K8ODVivRO_x}9xyWPJ3eZPOW@dvY+_v`g~
zKOc|B{ed|{W?+D!(3{5*gSDg>PEu6fG34?DvJS5!(Wb=Iz#QKnNF%l*vNjb5e3)Wq
zD!p>|!;zM`ly63gl>LdN3+6s(dL>UU|G3ou*eog?q?2u`VH(WVybXYZbxzglBr29n
ztVI<K?zy^@UE_Yq?Xf1+3q#LWUR>VqSRqdvO{{XiCJ$}_8}ht#GG!EDhy|n2+pS__
zv}?J_jD<)wU7!T0$*o2?>=x0eiLpcpqOuTJ?~D+Kl+syvn-n7Jz99FgJ|#c+F>CKb
zzkAu4ZRx6sXEGIXi?NA-N6VWl3RiUsyHyp?$Qby{jGoJ;<cd-BZeN@J-BmG<f&>5$
z&sENYCimP$bw!<?_8hOBf*_tWG>^4t%JnE8`O+^Cl_)Ok!t0os<7}eQY12*=9bd-C
zo0Y@v7Qj_~<zLt&7h#k`;<Cf3-R!Pdpg=1&Mn2OPC;CH8!Nbn$w2^&+msuc07OMj@
zZGVBYv2hzrEj3HpeD6MPAjNs?RM)8f2}Ee)tC@Czox`U$5XMz5XgF73iuwk8^F0y8
zIHe~aM01`@R+Ij)xN{l7!ceIe8!DeOZJh9SB7)+3*TW{@#*ZxTbIpHciE0iyC2Xus
z-8saB=~MMQm<m8YM44RN(+NF?{xZ%f^ZUErN@4#zYBG?c3=F&YxY*W@EsiTqC|(<{
zSbAA`H7D#K%Vnl`REKLxdRBQhOlu4TKXj9d3yI1^MsNGHJT>ZcY$_^kiYPhJSCP3)
zChOc2PVTw!G<kY-KHQ)WL5y2o`=xMSSrG}+AH02f8P$T55EHCgaP56QmMC?B-^(o-
zXO^H0t_pgd*Z6JB(b077+E7E^%@<!rzdiTG>I|LB@^F_Qm&F-l(vZ)7Si(YwBSw2y
z2l`m!hn9!&Tvc?tR9zDLn%6s!M`aSaZttyuC?}LnT})+9Euw|k2->MGAi&B2u|Lx+
z9#3*^)OZmXfs|PK=CO`xgGem;nKvS0--olm7w2fzR@2fPX&1SpL1mHZ*g!wcasLdv
zaf4G4L!(^ELY+zv@Ajk|D-_^ylA_u!F#<EXXBGsZQz$V1v@JRFB$ft|b7uH{m=|hf
z`sVw;l>J=f{F8f=F=LtDbSYS4-y-%GQS$S_(X~wbv}puan!#=MD@MijSdZ==W%2-0
zUU|T#Nw*XueqBRTLsEi5;QdI~72iJEQ#LjGZBI-uL^uxVLj#O0qje2h`bhJ`<iGPe
zRbg)GOrQOM@=0Q(8k;}PM{Se;9yBIGH55|@*W_Nzdzi_!imOJM3B4KYpeeT8mNz|_
zUuNM~s*y1;Nc}aFW?~GC)k5dC$J(-PkJR{XXN696wNW|v={cRe(maOSkm&!aw|EId
zQ)up)#RD}L_AzUqGXu@YGpS+Y7Pn8Wwn_Ndb}xvi=g9YU|56cPC*6-RZ?$zC35Y+2
zhgZ46HBSyfn1j{ssCVH-bq`SsoC}5yp(^j2>a&&cG=LA`G(v0-F801TGYga-IScW9
zt`Kn_hu8#9I&4ulHu|~>pE}JfT8YE*s%lZZohuz~*O_4kpt{U?3DM0Rr0{|>{1c_U
zv2DyJuvcx}8tGS<%p_N?=>$$BG>5;+v9hVr*&^%>aV}OMk7{nZEQ)e3R^V|QU8n&2
z=@@x<y{Rh|obaPuOu5#_Kh)2?6xI|EQN|aOU!py|4Du0vMbmCTmx6xhNbj{U?bri+
zFs@xfx?=2&d0V<$Yi>OyCMC{vw=JET5f06x6#+iYXKlyX;XX_g)*VLDYq^HV2L#HF
z?)5FPMN0~;Hq=M1+oyB@2VE_pyQrL3O2i3ePy6h5(L*7o_)6JK1@=>U;dHj<fr58l
z?OwtzGLC;y{KUvJHK~g;_1Vw#jJ(`2-nNr$Pme@kjvk@Uyk}m73K=5{Qz;v)5`UyW
zUFy7Aa20ItZoA%pM|#9ObEq3$j8Ln#Mv9ua3&diVw=5jgu|Jz}50-AAle=Kq%;4gJ
zsFaWh3|`}N(X}RSR^=4$%%Q68=1Fw@U7yCoQ?#v*%-|l7l)+_oB>hwZeKbOzqch$j
zQ!(}P`B45m%JxpC3Qw0reRMfOxJ@w~F?4a2==S&Tgmnu5y0ykjOAt3n2VGc~lsVjs
z`3b#(-K>p%^M#6)OU%FAysq9>xp`CTnIYDO8Yn5|Uv??`A`1Pq2nSZ;D&+yLljzm%
zT#MaVPqDhi$WHTHPH<n6tfqjG9ftFvvpemEuEo&0<VaUXR5CZX1&D#3IKtRRw?Fhn
zKeKvUuak&na1Xk2r5U@)?Wd**QoJ1PR>tApYdxjnDcA-%a4^2W)T0dUQ2&*vsoI8L
zQp_NlRqg@Jih01rPawwZ%nZ%&vYZdgB5tA<Sa9Yy4Xzw%lq0~DhQ{>Jx+?zt(3!EX
zUy)EeGi~)<+snX>t@N10XdN^4#NQh+-hXrGFUL6_%(`tc#nkN4Sdj~U&r!a4s)2EH
zbzESqT3=z9V}BqIBUNv2_%Rp1uWZcGlHN;+@AAis0rVPuV3K!~9Sa%d7<ppgZ8sUa
zd$GtsAOh+`n-jh>{3wR8*7WT<J`nE)o^iQ{*DLZy7ynKY&{OX86F%`Yo7ar+jI7Y{
zgd-aFm5q@B&YER^VtL0pjd}dLJ<0|}Ep?S`OWwt}U&_}iF}Z;9FZu6?fv154D%Mb%
z{_T{=V2+}sN8C4dMT{SLs_oW_lk(M^Qwk<$q6)B?kC?L`$X3VH2hNyU#wuAlN_AMV
z<&a$}(|fEeU>+cWQgAvfG|+=b@GyY#@dNs0VYEP)hkok(MFz$MwePv%<$zkMXG&Je
zCeca?KD=?C_>o%HBM|o!*q!;OBUx__alpwqKZ&8h3S*O*;_U{!@!cVg?VHLfN7>D;
zBWjH#npAUxl_ZM3HDlCPS3iC(t&bhI16O^SVDP$N^=qxj)p)6A+>V7BbkFvb01L1c
zw8_eK%t1)-%C`;zY=7F`8~3K+8OUfrtG=Td<8Wo#<so<QHUC@n0h6vwd>K?_Iv|e^
zhO&Jj{jMR2EwjQAAks-+(3epez_Tj|2=zJE{o-dvn<PUnT3KCR*M(BYqD)@_a5C${
zV2dq`hdcVEyZEYu!^pxw$S}NVY++`~w>}Q(7^l_q>bf7l6f;Il?}j6P#~($M$(vs-
zN{Xcj%^|<4M3q~Eu<zd8P;h>1rQ^BiL>;vshHE>w_;T*eEYoQf7Z<^e!Y3GQSC}$7
zv!+=Fa`YDR1--tkzF*I-r3<L^t-LS0-ox)e;6atURwWi94nigab$qT94&?li$b!}V
zpyXON*O|#x7VA6|?ubXf)UJLb?gZxk+6rnTjr)ECzuYSPjcrKReOKXm@oSOQ0Fr&f
zq1DstKq1ViF4i>OzIEbi?Fil-IP<9v8<gF4`nH$h@X_@FE5S>BTvI6i(#N^NqUpf%
zU%wgbvauKlJEPrAo<YgG+7n#it&<xMQ*Vd46Em#q(z}#>_gszCC{?0SRK#Vxzna4J
zD0AJbnu`mY{fu-Fu;&`+P_~uJebs%8*V{wPC1kr@#6w-wm_hjwitlUYAoB}TtCXhP
zEZUs-=C9^SR47?Yz0S=xyyOX2KH;+ZGY#1`Y2p5NX0<WGQ)V{ha|RJF?QEl9<V>4o
z3ynXJ^m<U0w4*>QKAJqzQ9_%A-JnD4MMlivJOIhlQ$D#SA!l?iw@(vv1nt594s@zb
zh=XKg#BpUfS8B(V^2ax%3@7Rq2y+YUP;g^Ql=uE7p_Tg?3pQ73`_~67d+_44bWr-=
zL)B0gn#)s(>jrtE-@SO$`=kH+-mmJIr&eM>64<nENe#DjH`qP<$>tHq-yZp>BXB9f
z7KKHTFmt*mN}crAEylp^`!d>&OSqvWA>G_L{g;txUN6ieb>{qN|J4&lAMTUJDmj8r
z2hg;X2)X-?ikJ?*K1`^#)n%0b8L4m0*bk4j#;Z=6SZ80(OX`<DfY-y%TpP7^jdLAN
z+nSqihUga7)o-s=TmQgnew%^$QsNjEGT6=K<ltXpe-MoB*1y;ezsVndhP(j7n=10k
z21=nWg#cR<+&8**v}neyH&iKGERZ~;;N~JzUa*XMBpc*(_0*0n_e^5IXAle;WpJ_;
zaB{SOaKs+;8#leNtWJs}abA|H-g=5I^eVkgm=V4|YlVY33J>V^7H8EHa#^Fd1##0q
z&OIaLa4%6F`TTW2?#E7@R@XheZEXRyeRD(42%}W4d733e>@bxa?Q{3P(pqyz$82Qg
z{@ZJ@>id8ye|*?S!)jUqsL<(E;fk+b0Q!`^BRj<*{#}{R{89fMv2Gh~yUO-7iQ=52
zUy2=gO}O+@Y}>e@@y)c0eM|1BLRnq10COr(&Q`s>=fFTDR&k79#Z%9$5Z7;$Y5&7E
zQ!hI~!SJ)jccKk-wtM{Hm&aJeCqJ+M*u`v08%`g9URX_a^Qqdl&MZGqHiM++tqL;C
z^qWTO|B?P@+;}0i`XXHH!Vu^tZ`FG~gXb>VhEOZ&H_{0r+NZ)Xl6GjW_`>oxI{*8{
zJH3y1FFHwOXi3XNWC9Iq=vK$y+0X^cvy7jWbG8#4mCC)mKM^VofGPVM{QsO@{olTh
zKyXK2lW5-T+7r)#T}G&f>3_0Xbm+m8f{%L*616>liXx^Y#YT3l67tUPghJ$?_3RuE
zrXxN4zaxo(3e5*f<|Y&0DPh4C>i`dF#9^MbwR}lZtZ7ub_08He#lF=gJ-}84c-f%`
z=AAC|;CH7VYoZ)GoWCqpAun8)y4imDQS^$`Km31i5mR8k==?A*b_x!k5l?3WvORAo
zePAzfd)LPVu>1Hv3$(ht9uf<n2&!kGLnz8Gl$+1>`2?Gb^gk6>?=KRk%Z4($^l+zC
zJmY+|Qy-Vwq&S7RGCGNu!DE@Xtq;eLrX8FbWTw7$SRS?dg8j`AtG|A1taX{S{PBw2
zs~VUqG5maBZgfBpZWRYZwc*<sbD9PJ{S0zb0xAB<#IAVR!ll`T0f~gc&vF@udG6=p
zt(FQu3fYWxE5$`wOV6GuyovSzq=U`7=X6;nZ1qbUxq*q1rPKGPj;p1&$x<GFdL!Dt
zp!i_v%{Oze?I(GQww=lByP#96F-Z3P@5};(PWk-RmT}op+m4&45UoWYWqnnJ(6sR}
z`?DfY^;u)pd$4D@PnSUxNgRO}9%T_<(P#d>?aC`&$&Yv_;N$0q(7ngKLX}Q-s=&|d
zX1#>^>$u)g3%>9*Y$;vaPG`L%@fP_h%(xDO=54C+cL;pCM8~SUo@-M0Y^=7C`Z%-B
zD{ouW-#2?2qbm<H*|33`jW}cyN;O3_)n;CV<oX;u<IYJP=jbv=*V`Ao#?@ghn%BT`
zZ!6R`RlAp`^&e}<E?-~P{Mohf#1H9zZIwr6x}W!QX>9~0qGv%oOqdRO4dv&U;9!#a
zgwfq_S;UM;5*aPFQ0p9Cv36Z~p!;?Hx|qB9Bwd)&t?(zTUpGGVjo{M<XkIiSH=5om
zN8jrVmoi}rzXFb8bt;$HJ(f&=1Q3SuMuZT$%Ikv|b1<<YY{7!Xl}1#h7-fsQ*5{S%
z{Uf#e+g2X6XG0*L^KzW@q;hIMoZoKLNAIe^1(dl-17j<vOhUR-Q~1{WBzzRX%3R8{
z?^~r_Wc!MQ=}{yfFNgLwr#8I0W=ow}QsGVNrdI`)x)(pp7oxdUDBB5InwI+9>5C3+
z!XFrk-j$c)ElzI!lfB%g$@?b%Eyl7HUYp#?gR*~{W)L{EjRi*%t~Fl9$lX9(AIk~?
zOVxXINySQ@XXfUF76QdyVpw9ly10a4H)|NX@S0=mLD%I!$DUp>0(zT)OX2Ez`zXvB
zmT5YUblAJo{LagZWR5szW#8<Lm<qJw<Bm1~HIe#;7VKIB3@yG=ggx_x(#F%s)O_zb
z`gk0vu5a1VbAP0;n$g<bwjUgm^@V8d-J}*F1K=y(`tAV!zqOk~Crjv)$_?8y!lq+-
zDvT9CY(<~<o`$~TUJ27;XvX4V05q*#ym4zAksVA=8-JACW6?VLX?3qD)yC|&@#xmM
zkzRy;&iE~J{zW7Qu<LMn)R`dGzf8w2{#dlIo*;wSqC(4?`b|f7g-gzuH?d0#*1Ne9
z6FcHFx;c=rJ4|y3aXhRn=@Kf^x+UiNW?|;GO-oA}aqj-^o`TlkbEj#$8!K9l8T6YC
zJlYNdY5?7&e&wvaqM$atbfiQkHbyLO`)9F3i<eHo_tZzL#{V73eq5tRk}|vy_tN32
z$h21Wv)_7_j!7@&b9g4FdiX6{uj~Bk?CneNlDAZilD8|KEtMZ5Zh3J8wtFNMC=rSl
zSVYLvqym>D0M4un@v<BZ=)XZ&$II?Zs8aSrQ5*O|BATa55va=4ykj(Lyu2*ZMHu^c
z%RmjDcX3;d9s3FdM+_)H7^-04MsT%FiW=rvJcp_|=m^Q-R^z9JV3ma5oPG7(-HKY|
zMdQr(KKVu`SfBZ$)2W>c@p-3!b1x2k5qNXnYV09tD!f01xL3xNag@OR`*oufF&}LC
z9`#qRrzfpg8L7kqpYip1+!(j@6W9BkC=zsN#V{eO2%t_au5>O)uI4H+`dxuD^?CKv
z1Yj~j8dkzT3up}{!(QI@&Qy7??!z}^%e2g=A$kdR>D&DyE7ioz_08n&_{${Sj;S`?
z3+89ydYNhsG1<Roja@!_RDY6ByFq)tyY^ITPp4nvl{L=fboErw$<#*qQon2^cw$bg
zn_MqrQq-Y+xlZ8;AwSjT+f6N3Wo2L_2_K7ry!nCIJsZAeU#UovNGP-DOG$a3T4^ys
z%I6MAUO~Q>I@<zaP+4zU0It4mrxy*s5K{-ySh+vJF)Ur%f5yGSbRg2jwbdcg53Afu
zfXHeIy#AN7xkd(@1@<Y!F4dor`<}!Rie;T;a$A|wv~6G_ANg?>RYpsCtJaLas_*dM
z5tngwh!<DjoaHZzf2Oj8F1|j*<7TFM3ym;Nufv1+FqhX-!rxjQYOj*`IX?KFGI+!d
zMp7)Ed)CDnf+DsX+-AQlWGhp<r_Xim9)22Ap95JiT9@<r-|6WWvEkdDr<?%)f)(A0
zN8)Bhl3xWB-X@Y1#a>6|vqL)~uCQ;Fu|a@b!&ggFI@UFPD$YQ{I~aWl@4<Y~bT~1G
ziz}~dwHsnV<mqU>-f}3)mrmcaPBPcY%~zk>jLyw3A^(n#@~_-{#^<Qze!Eod7cMpi
z5m|DEp01oOnLUHolz)hIcC7Q$3Q2XvihVRK>3+a+?|SK@D5P>bs#+9e;H8r{)iAA|
zZ@9*e<5UIwoqiSn090#fSAC)EdWG@I6M7!wivIyGcT{7>Uhf$GKIC!oH67!Int@CE
zx0q)y8cDJ4C})Vt_ZH98ELr)S-8|!eJYVaea!PY??&CM^QA$wu3DnM^1v#>)tw!vo
zA}B=M+*D<(|J?F)*R|>`rv<5>QjFg$yGAzkdm%I8HPhB=tZo3j*i8`&^9utp+=}Yo
zT;B}i$ITlR!!q%k2|uf9hAX#}e8o&Hu?D3?$BV8q*t#*>36Ll9M4rSNh`)k+Q;R7x
zz`_((q#zh@(+#!I1<{`jxTJ(3o?p{q0YQ`Cx2qY;r0?JHJ2GD3E551YS_%6twYDwT
zH2GeyW<#;eUC{aQ730F?RpV3)Pf9Tz$U+FfmBR)#VgB&SU8!|h!;R<c*u>|U_<+Tj
zocm4imNI3yby2DD#nctS8^&k+>k9t_fQII!rmPkR$f-$R#3(^uJ99ub@)z|r&beo+
z1u45qC@)Lgy)8+T!H6!N{rI*2P!`>OiS$@SER2W3l@2pHELIBz@NBt42&H2-!${?#
z`yRRUnawp7nHbh|DDUKZaB0tpoFDjJ#MeI4r-n1)NekMb?>Y7Hf#JbYoim}Rtsm6F
zWI?vyzcu$VC$<vmwdNsru=X{>YRw5JuWpSrtqCkVNKm^ezrXUHdj^H<(wsjXZ%wVs
zvAxF-EK0|jG$hWCnMZbuJz;J8Eb5ze98>RZ^sQeGBrs;ygo2*KAAgy(3iR@SDO2y)
z_uI+6+OnSa1h@`kCIa`*UNO(Ke^feAa^kxGfjnU0TDD$>+Xf|OI(&OhkbfAhXb-=+
zoLVjLUK{?RTQfoDMJiOGM5AEZf`BT@G5{aqxnihVD8p)F)BQkeh_0ol`#p;!<pS4<
zYLm!v@ws@;S<#c2)CuNG!G7B1^|9Hk#Mdn%i)O*IW{=0ERoi|1LZ#jUhHO29<J^%v
zK7(7R5NJGzkqQ^e)N4~1x2V9<Dlfq5L;MlI#w+jAuUuWcYVEzr>hCX8(h-p+!SFfO
zVzbw(ZyjndK$~)mSVuP2hapAQ0cKC?{1*w^i5?UsEVDl8CH)U@Ks`0rb7FIj8-Luu
zbCXhnI7=)NY$mi;Ro6M~Yzjey&Bi^4xus55V;nvU+D|^Jc27RlA30>@@iQc#vbyra
z<6j(Km&9+hcO4!u&q>rMxf>65GOH8R8#-Hh2+cGtY4P!a_H5j+927D@p2~FhzpM;8
zmtjwSd^4qo5?I!B2~LMOrv55_P@-ogr|P$#AaQk@zuX}X)>r@=fA!+a8>`D{qJN()
z?mqHmv1I3`Ldy8j1%h>b&DZ(IuRQK1h)i~6n>Imj*2rU&CzlkzwjbMmu(Tq6e`(kC
zd%)1Zn-_d9e}<&=E^p69dwk5k{N(+ANA&!;f}=SHVXeZus~)8}n!*DESbR;bqs8v8
z^`~vW)7oSV&oZnkD^R=o)wy3X*=37Xz^LgWd)=DpR$CC}#H@Txu<)=N34n<F6f3WS
zHEDd7=z1R^-7Ivg@P$SB0xZ&jI4Y-^_h_uL^3jA?hs%s-W?R>|lwa?Q*CN%Y`|P=n
zkc0+-I$!=@AI#;KHoqd{xVOWuG8YmE&`WTxD4Re>{xuH|@r}iJn_|{9>HVg4F8u)j
zze+Z9kiuU&3$rS&h*x#-t($P`<1WK4&TQ;%JVC|A_WbU-nV(L2irIZ{EU=#H68O{9
zw!~!0AuO>k5L%nex|QwfInb-3qDwyXP_a&jLT@ft{Mfk3t}L~8t%Gxa3AW-D%rt-C
zq+r6Eo@Z_-+%Q>&fxH$H>-VMN>Lk1t@mtMabPHam(c_y2jX1ZTDe#&FL@+f3vgAMO
z7Kx^VYGGdpeY4&X7Xdg^fNs1Oq2?3~G-L98B_T|jVNOpZ;@L9?E+&*+5MOxw-Eb?1
zaUVUUvs~2?<$!@>_rpzvf=0tM;hESLVXEdi1I%HukiLph;y?lEAb0UQZd05uy5eUh
zsT&oT$~>8Xhap0d#q0aPcHckn)O^!-&u$bsI#2(T8;<xotTsm!qUH)Q(lMwe_1@;O
z^2NMG{uvb-F^QuDJe8BxmF%3#ogA|ja(W52m!9L*`4RTpjbl3OTc;1Q3U@IASdN=|
z+65Z<nEn#NPA%%goXhM0)_cIcW^vX3Y`_}rHxGKI(LioyBsqZL{Ol$$^d|s18Gx79
zQFn=Qx9(0!Nz-lA8V{7Ac{W_P!N1O93HjX_F3v28|K<f<o1KvS??`KT>8PboyG~0B
zLEFYM87K9_--3bN-RnZ1WLNa`Oczpm%h*@)+HGc_Mg<)Khb9l=JdSUpSlhQPlOf6n
zY6(l9C;PCGQfty&o@yiy_bcFBab{LaGZ0Os+fOf`*2$_b%|#zcn%>>G)A-^WrpN-V
z0x*dwIHqHV+m$MItlqvv1@?Qi!7+r7+30ET;NpY0<vS?%^g&ws+A(dS_hRD1r9$TY
z(v|%*KtC-5E0StXb$Rt3eZ&a;dS5Z<&SKKpuLtMT9D?mV-Hd<zBUc2H?4@qwG0kyi
z96V0cz-4;1d5s$!<hAzczax7g2|JM!N@?`@ObC{WzWv9ZQBjTM=YdB^Mc#=sRmYq4
z+gn6%?&}#A8eLYEhOvIQ-;p4E4MH@m<OZItAG+AdXzm464*}Z;b<Ky^HUaj%-tWBH
zS&JE8hD2u8+inXn*<VSq2G`j(w!onIh+CGwpE9Nxmve3~m3U!h0M{RSt$L8fIL$o@
zl*Y&83XiK5@5Gn&Z@L{=k_b$}E%$M?X044aOxq~+fkyRh{KhYruVcO8ZR695H#>|v
zYgB#$X8z!R2!NN*dplb4yb$-4kMRQV>$k<hY)rRUbVVLL9$4*}h8-EgV3jvubLr5M
zwajcQnU*Fcd@nK7xuUZ2v5F_skN>OZPIv_(x`-jrrTuhVX2U^l%B;-(2FSZqzN8~N
z==q+@bDwtH%h1Wb+@Ygy^Qh9X*8K>R=_bBHn6l|SUsfzhGqi-L@-B3>2*XWTIC(Pg
z!vgRx_)e(6@2jZhv`W#PY1K=)|7NFTQ%5I$L)(*MoldIqB=Fm~CX25?42_K+e)+&t
z6&U#CO3dlw7ocX2ql=*VGIX2-0AN!F=H?E1VxSHjSNOjp*!$ND;+EC^|K#NV%V&@t
z8YaTaF{MtS<T`Q%q{j}??_RHeOg1@oWa-IM(ts{&lF^m|yhRB>?G#q5GERow7|2Yb
z&#fdX?k?Bsc*cCzOd^z#P7LKk{=BYu)XW$j^*x;%ZvHIUf~Uv*T+1!e{!{KSYaZDt
z0jtj@MztvQPT!dcr@uOV1bN&e+3N0J-%k$xDdo<(of{1R0SdXmu1lUMD(N8`SHgj_
ztHL~Jc!Wi3Epd29h5aDVJn!`E<XVQ3Ok$Z=i8tPpg{~P2zN}GNaQ|7YMC*%X3b(JL
z`SBl8T|r7gA!9&`emLu49ab`v`9AyKRE*M&iGyn%b-jpDj}n?LrBZxE-SLX*%N2`(
zn~sVz@98_$OyoN}=UVQCss=!O1v~?4I?EVYj39aSIoqIzEJRsjRi6D2p1Vo-yk&Y|
zl1qJvZ+P(5%MD!)V#`|8nXvA$)n6{R3$|n$6!&%COOy>}DmREI+~f)FZ%k!CK7D*;
zfmWKo$=H4kJT}x@r(9CLwUIe7PbxbXN+t%?3+0Lfx56hs;~-9Je(+nC;LsVo5y3^F
zSS9^@I!nXx!?lldbszsbavwnS?&e_gHcSt65qn~Oc^1_*%vUWF4$}&U{3bOGlwFMe
z;URX2ocFHY=iCx&c-m<mIHU$5m3rgEiM4Ix`4QX`?JXUs4Mn%Bs%6f1%nBiYQcF#Z
zvt_>iIHOfO4BvW4ksRr}!C*dB0H%-+%%g=$hL`=Kl9LqdQc{0NMmTq?z9{=P`aZ>m
z1=Aq$fqdswI$v-{7etmBuNb$yBW`dkkpdNs{y3A0mmlG!`;L=J+eOi0O9g|B&*x)K
zm`T4fLW4mJt94}Je$vJO<06Fbx9La=Ka#QCK8+%px8B%oF6)N`n@soy5+NpcTBBfM
zv60VY7!zG_Zbl_N{`lFsDQq1}qv<Wz6#c9fC^kg*Am1Vw2PTZcd<1`@9_-XRSt_An
z=$+!`&OyIZ-B+K0L-_jL@k-?A7uPOv$j=M2ZWiBI4_z<#=23b!^cJKF4^s`!&7w>U
zXJ|5PP(BPCp8K(!ZM@L+o84iapiCd?Tn92iMyb=++%CtHgRGs`H1>pX&R!H{u`yFb
zvqI=sE-v~;pLUzhg>=WQu@Vcr0f^Qplw@raC1+suY!lb@wKAykCCb&vK}Csdm+db%
zV3T8V7ME+EvkED(%(k182@HSy17q#uwA}&)z2&L`^Ww#x4&=oi>{^5<DbJKqItio$
zlg^`px-Hzce*ZIy=U5keN1Pbm?f0?aiteVx{?kI;6(2bDU~K!}i7VrQH~uCOIqMAE
z2L1quG39Dfwp)aeG`ukVRHqc6ev7o|(<G$GnZ&n>0Rz02%(kQgQq)FZ|A4Q)&a|`K
zXdOwwqzImo89uw;nzor(@?<(X9Y<@7-Q*IHSJ{=D;P*j$VgrfQ42J=N=+2?Rg0)?1
zTT6-!ksnSq^*J%ISuQNB;XtjOIzxMhNq4{Wg18LbG-B93jMn3&uMbGlySG4s=VbZ$
zP-AY4nD~E{Q?3oY^rQ{(%{!y0&dj$SioqUaH(+gxitM@`*y<@eTFwC#B)~9-hN5w(
z_f0juRa!hRJ5|f|^>BQ1CoWs6|JZ?1;CNJbK@3pjv!)X<=+NS+v6N#q@SOc}xZBtn
z;2_w_mwa|C%XGBH-*9K-K}&4na^x+>UXc52qSdVjHTM=pX7<qO=-QQy62OmUS&j71
zM`d+bJ9*c;X|)b-sVgX$;sdqSNT*Pd&<UkoUhgG}`tf@6aC!O(E@ecnrYXC%&f4_Z
z?+2tY;Yc5~1;L-x>7=+e;Yq+{<&d$c<nm8rd}oG(4m7Ui4o$+A7W-z01b`b-fWq_t
zjxb(@$CKUU$JOqr#3Jj4F2Wtbo*SBrmO}e#o4-ujky9A1D7iDEXsC;lfiaqpp3u8X
znHORTcFeLL|NgQ+m=KIzm~%x*_q1KEsUkpy;|HD-a=HdsujQvp#&$(Fw~}VjXBX?B
zd|`Knxi_F;3XP2K48lsZnv(RF+>^|q7<GknK|t(|UUnd|A;&n(B?{L68}T<sx*^hV
zL?*SX^j=43xUFq1WmoKvfpA~-XJ6Za3|dtq*ty6bLSu+*Y_DsTI%R(N@}r^2uC=b1
z^1Ne&Y+oWaQPPpNBCncwrBRtH^R0OKa|@`>&%RdFM7jUEd_#-u1ID=g!^j?ws@<aE
zraEn=V6_@X-VWYZnCcEz&G+u7>Nx`{fLt_30LM0O2k`;tZ0*e*e*T{tR`es+40sZ`
zL*)G(20Vn)Fg#GY3cfiGwIsB)C9l{t)Dj`TvXZpXmq@TbXcz*W6q1lfuDrme-e)}F
z9wjtSs9oQvYo5F9G7%f2&Z-@+`)mIM^{qSN{?cgj{qhz=+^Q|~UhOQ5n$Cc@tf5PF
z0^Dv>1ZabJB;zNXpLxucsWxqyaJ{Z-yzYL0NMN&)<X)$R|Kdw^i3<S|FC=)jU0Vo@
z<r1%FM3tg>fJ*AqUIfd%&Y5pvklu0p=}G4~R{`U9R(Hrk6epNz!MROaKOl)Lc!MJ%
zafqhq4adw2)wOvYrUIzvusz2!UL_KDC$_+&8%jILE{;Q9gx`E(z-6Gf!1w!sugY6Y
zLW!+X+1VfsJH|u59QoA)9{Vf1nd$`vt2SIEQ=Q4I>tn26U@c4O0l&%Y=JO1Z%d&TN
zbpn{<*vO6!RIhCb&$zaS4OUxE9ems0ULLzqB4ffI3M5QChTfsY+9W4Y!CfGM!0mV7
zwj3Or7t+F{w93X7yTTljVNKgzDYVZ7!17qm(PKxXOoG?Ml)kaVwxiU|dles5g(4cT
zPty(s9Glol400FPB#{%&EV6L;sgdtT^9fm}K`Qd;15)5-i0rRv&;@p+{b(UmmM9S$
zqbFGEeG6V6AtG=`sIdfAdyf^5#({ShY850xzwZGFUwuvRc$iVX5o5S3e|5TUUao$a
z)-<7Ke7XH!-1~y6PcCpr8#CoCHE+49blBg~z6Rr0i3VgklHaIuHthQNW<dV|`Yc<j
zvuet!bkeCy&wBj^4Jy2L`_8qH#A2j+R*Aa8`bt}Zk2{f2?Mb>SYyQ<o4~6>NB^u$F
zM!wenoGtdSpP{XxwD_z1q}RJjEB^Q0?rYQ%TY=~jMZGdwsgb?i4+h6xwthj7M&)~4
z`=I+}w^w}EV38M8yTjyYrpK>u24YUx8a(CRcST(7)!#;o?Yvy=^D|RTZG?3Z2ll*T
z0uN2-!e0_V5TY1<8IMOvI_1*2-9YZixy?ruBUZD@3aVG|l5G2yiA~5KQ!D$Vw4I+A
zF883pRPhn_*#Zr>Y5pC}Hq^6S<SiTGS(UtmtZ|!LpTEFVk0zvX^W7JZq>C-ptUk{>
zzqXaoc(n#G9zEZ^=0s1N5dH561|0*s1n8OE3-5OG&aWC=9uHK=(l_3cFnk#K^%FbR
zX)H`B-?csDm2;t+{DjOHnkHH0k3hdfpgrYR8RhTG82F(MygA+LRm6>T$>Sp&=W-O1
zZq?<<?1>38rRi2iIryvHG-qmBPN*gPwHkH-5m?L)b#931Cc8}RIv~%lvhoCWeGI}a
zH}$0GvCLDWj~W~gk^Kxp?X27FtNCViaPtdqUUZD$^`=ug2Gy2Z6NEROZ#gyDxr;jA
zwJxl{43HD((A{7`+jA*2#!HGU_DuW3&OWUcBQa;leY(2?e4=c+71eVFT!)o_%UMqi
z^eloVB}fP-k~i|Kx0J|9ywn#f9yX>EfT8fMG}ot3&V}7c`a-9=jn=Czw8nG{TG&jQ
zUprsk)LK-!ejA84dmXj_QQ5$mpJ5g_)LHL`U6>g+SSGHM|H8V78DlTD<<51)efsDl
zF}|i;h4B{9i*=1!j~k;q-jzc7JU)nnhw%C)$5&xt>_D0na1%7z;`d$Z49fOPoAx-z
zJTR~n)v-X<jQE>UCoasWjN{lZhUW0}8&2%-zH2clgN0aDVrC#P%^*kbeL`1viaPcH
z44H|z!wCXz5aYsJhue6<f*HtIH4wjdQ_?H0FuS%pMCrdH9}(_8p0uyZYMW9<413^v
zHv$ggTctbeZQ$``aGlf$)wum3pRB3bfgsQH)@f15W!Ym2T?b$`M??3WkX0;dl4z6m
ztgjWmv-0+NrGwVnj&#ZLml%lufc7}~mt{8mW&G_*y&zqsCCuy2@9dCV1a!?(Uhw*l
zotx~Jw&c=O*bu+=c&BxVjLyZSsMZ{vtwOk2-fB!V(~9+)X%hcTF<?mKPH<qwTCNQ9
zc!W6MscH}RHyqi)Yu*J=z2x+!!k`uC1V{UOk}&%Xh(FAA{5`JQRu>hq-fk>H5O2sE
z)eEiUjznB#W|}j)N6pdE#w*4tHUPiFMT#Hw>$IX`Ad2IH{TU+MnQ+@O4lw|9fXV;^
zx!rKHKA)=+&^wLQBo*wM@JXp9bM6^D;QKoEKhF?MWg2724qwa@or0irAFzd)GY;c`
z#0@!tr#e7R(L4_aTAnEvF^|71H&@Oox+6<Kcm$R%OoOe8Anm0^*g%BJHu4Mdy^bX5
zz=ka}=R&{K8y;NNj&<!VWbYX>)X7E+`dE9i^J<9K+X!*?Q!2S0AVP`3WEi6sMcxbx
zG;QV0-a{%toj2%Ts~YRO?J5(tpo~eAchYMXJrP@()}8I;mfAQDw@owS3!KxkvAcCE
z&B`-mmQk8L0g@85(gXw-)iCmf%s$j?&k38rpUW>&X|bgki#`FnGOV#W+-|>Hv?Hqw
zu2);IC~UiJE&*MvNJEAy6KNUD<6!$J7y865z@YF3Ftn@$D@W4HIyBo@ZPU=aiCQ;z
zW+z;1+j3&2eg6cjQII?dUwCxNHaV1E{AaGhnDoRBf>h^X=@p&qgspF>ZLUw-+^(B5
z?)Y)FX)F+;v!z{5P|{$Ds3@xZok>}{j(s<Rk`iPO(SOWi7b^wlUEyt~+0F&9l0XkW
zY>{`9Rh(DS!6~OiI{Cq9m=R53w~;#5H3F*-qGravy*g4+K8a0CD>W=xZK})roCzUz
zTM41c=zn=HNbM}}qJSE)HnG~#LSjq(O(>iQJ{4Ww0;wQlXXfwF8W$fn6@rhay9rtt
zZ$rkEF8a8g)6i|b#Swi{=U4HfGOqX6T6K(2LAt<tns)~(%{=eiyJ#`>e4bQ6C(GKx
zg$Zh16h`Y;6V${|yCjMQj}g}T25Wo_d$H(tF~Qk{??>-jvLyj-o1@d0f-|y@V{w--
zIxj5j4;7h*75ECaNmq#R>wss01CHdT<t)qs@63SaMhJHKvp)hi2aG!=O_UB_5u4LR
z+vYsa5`*5{_VW=R5WB%?JgjMx;yfHS_=|IYTn|_)!lC4*Y|=TkLw@qnT^~#68CNpX
z072lVCp=!$B?+j7IMjM#UDx;a?bEAEi#}ts>R!P{+ps$ev2CJUswyhfWmM0EDNX)8
zzuqQ6ty@=u8nrYNTNsqu^8Q1DAKFK~JGItSFq@T(@*q3j6mDg(vhY3OORoKe+`W~g
z8N?Up#ek&Ok}4BnCZ%&lv6tK=N4s-WfYlLIq`IHcy}-LRFADPsglJF%C-n4bl;+_;
z{tFg<;poy1#o+!cnpA<ORpX3Hx3s{{gQoAJO|-Q}A}bwmTbD9wO59TAjBTFVZCmn`
z%b*6WvG%`N=7M^GVH#H}tg~ry7I!tvKptjUtUi_Lv3!T;Wv5FTxxai<F@1}o_C<~8
zk7dnLmwFfH_+7^$WMCvl+>F#ICF&a+@dNXQ=|TF4uV?7O#?O1zMuC^8s@>GJf1i|N
z3lb3f0*7URp+lFrWT+HC2fb)fwz~3=Q9EVoPoLQqQhX>S={=oIOi!vn<X&aECAljK
z3r#=G!m!`a2UqbsPL=s%?vT5P=7p8Eb#vzCUJ?gX40F4|_``6}6FjjHbM?Gz>$Q&q
zIFsULtugAL(WhRePT7M!X74ovyM!hlE*A8?pzUPS2<ZubLdJeN!NV`OWYyrvZ*=WW
z^l+WI0+f%9Bacj*^L-#T<@*@BK<cSPJj!B818krA5IhZIQC1nV+HdpE%6dkZh?v#O
z)*l_o^k0s{*!cRr_c$fqr|L7Fy7;w#CSo!0E8H?Two=dGl;9~9k627Xg15}^!nLuY
ze^=zx6^yNGqG0`*Hn#prwPrv_DJoEfm;dy7<_*ReJfyqU9|Hln^r3ig_a2$zu(4h0
zlq00&PG}A{y63&8`PHpk&5M|Lm!Sqiq1&}v6tHWgIyth{*&Hd8@fK?&v-Ugs{Z5j|
z`n(ch#8*$hkR1xtUu~=Fp5winWrbL{1mDLJvpgkpyg~*%ef$BH%KOcTuRGhZy(u;d
z!$@p)mrVlp&J@?ys^;M^*WYea%F&O-M3K)1lSIuC6U{L<=&!dt;t*E)SXGO+9}Rv0
zTVNQ<%Yw=Uio}PnFeVaP7sZk9p(n$j`RoM;CX#hImv2N5!~}IX>Wl}4D8@{pG8gTt
z`Ek4osO^f)^q&hN6kXw5mBE^Q`J(?#617_HrXyk_fWFbu60jv!T<3*7R7OHc>jhR$
zENRj_^Y?+Pr{h_^tLDNn<X=A~lNRj$UAvpnXloY#(SO{rDdTpX=jj8d8Q^L+Lr40G
zJAJ>b{4T8U$4ijUNXYj<-P)c9=R>_##s1WO?^i&Gryd^i{E6et(tjIw&)@G5l3x2}
zay(@xCtUgV;To|Vv@>!0OFl<F=x63{cAi`P3|DLefUtcU2Zo79{$D@X8H?jrt)$>R
zqNm!q!h_F^jWP6*FZx!JoY(IqNz2s-foyv<bQ1Iu$2OdKtWzwnGY7hu*EOkU^}YE}
zz<#WdQS{n#F~MF>Kot?JsJ8jE--)pil;UKBlSmKZzjW<<MF}?@EpauNNhx;xTj~_s
z1GX3gaqMc}UwYB(|3&Ls%n<O`&`_DN>JY{OsnBkIQMiH5#4hyhG_EHvo~6@6o(jk@
zv?L9OY2(;45F!IVo<RfBBldf-N{YDp<cVkLx`_4bO1YZ=te2$h<CW%~k}I$I4c3$X
zUb|{HpiAzo`BI*2iCJpvT&bMWOV6qFxy3TVS-sTf>MHUz1b75XY>Zst{aXQI@5ZXg
zdN{hih!lc>_2!R_?S5`~vS*-_*D02ph5mjcz{i+sIofi=1J~}4L&YF3=+-9{8{ieG
z4oXFN%4=O}KUdN+c~kF`$^c{YUPrh|cV4yTMwbq36kabTkrYpGs2<^1sYDY_6S4+8
z+-gP$Ihyta<5xYH-r#V*8j!Npt<54rXxV+=I=t<l5GIs7qq}{?hz>FA8a@|<6teo)
zh|#;#3ZA!P&{wV9<l<BUbxWR%EfbrYF2b18%NhqxrYD!u?JGCMxo2cB#}3Yh@kQOa
zgzza?uP*48zOZQ}gy_6<^Qe%B1g+qt#-K;vqW<iK_>$L&uy^@7gLp9}fMyCvy?j`H
z`SEJ0z>laWi+9Uq2Ch|Z%Io$r{oF3*-aY{FgKx6zy)_STJS~073HKXsG%=P_3v$5z
z@n)>0xEfHh6ksa{vM$?+P(i8*V=tOxRp}gdpB>K+oTs-1Hk#_1M*=;o5qRkbz-^yL
zXo>n*Phj|8<~X-Giyt55>qbu(aqCI$>)VN%c{PshZ^NVu2pKU&Yyr$_W)QB>m91&b
z^sG!$QN+uQwAdms?1JqFjNO&!^13W7p#!tFiH$(>#=!i`8XrtOWqy!;^#G?lAqM&_
z?y$5?)0J&Po6C4B{E$7wd;wTqGPfa()v@=81m=@6uWRX6#T^g|Z^@G!r7PAlgirk9
zNp-i;cBJa3We0{%T);$h=2^sL0GdV2^dx@Cxot6u44iYL2m&X}SM?6DmJ@V{wu-}I
zN6<81hA!Aet$GeVJ>Qx?HD`f?^_HwP1&=?+<hU-1g1pjnQld>Yv+NVjUc0<*Z252*
zZ>hJ(wp}rW&i!cR@X1+Y(`bt~mgCN+-l*Kjw86j6j8;p|Q<6{lLF|#~y`c*>q3Z0C
z-WE1cx0c7;wmWt7E8CMUuI;P0&S4;KuHHZu^z>F1&b2%!GjOoLM!ar}cuuE-_2Wu(
z(b(q7?@eZlX8{c0J*%Pl)^vp5J|d271_n&vw{Rngg_Qm1NDJhNZ$Xa1VnEbkk^juv
zS89me^qU7^x^x90o!sc)KyRh*e_~m+hi%+*5#OYQ)RBLM-O1%ziLv85433N=cZSZv
z+XS*#1<a8Z@6`UxxG+I6m0hzWSbbxSclq5pFvMj}wkM+x8uJ8LqN})MO`Rnoc>9&G
z<G9M^j7>}H1Rx;RuUI!GJP7KQncG}>hgFi*`$RL{Iy-Nc&r@{*zEAx$f_;~7O}|-(
za9^dZ+^vujew|U9T9tak0V8j}{$g4naw)`8@>g;WO&+alenRIHc>FL%o}g%9He6{X
z5YuBc{-%pkau@jVpEukBR)nn;I)dXZg_2A5tryGqr^O#KGkPj{QMcR0wweKl8#b*z
zkr>n@8T;~@{{SNsfyhA`P6XzOq1?n>(x@CzAv^GKbA6UYG~uPnHfG#1&(lNhr&}H^
z{3QAaN)fd{PNL_<yD5D@eO=Y~HOsbgMM}Zj&Lhvl_enVzI8l|YGeb6z0)&ei0_Z##
zY8Idl4Ex8HnwYLl*BsHJ5o9SbkZ0a>rLl!$yVMzuQsHV`V0}G_8g`5E&BaYKHZeyC
z=OxU7u*w1a&YCLZs-V3_y;wqLw^U8u?H$q=N7AwUro;tW^j=3Eacw_jt`x<y-f{A`
z-DvsJr|=R-@}O+n*!Ry*jXs@GD)@ZOV*PJ-7sp)4-9({!mt@6rVFpr}FJoNf^EQXe
z#0OE|?9aMg&4y9&#)0d1;|hP+2*j~`<g9uzue-*(==n)Q4yuXrE&1lk-!P^<$Fv47
zSGUs?Xg4S19Ma^gFtI=;FHL(a#a_THLYSV%%dY$`6{)Dc&4XYG_2W?f_G5acbp4PS
zCnjGS7IHse4n*sYX+n*(K<I3sVaD?J!wJLHOnp{XagX#A0=)h9nzQ<Pb5iWi!SyzQ
zij+m@#W2%IQ=nun%$ez7{U(&g6jYNgfRFI=vm*@|_!uH%+lDd!kuJs0-kMu!AW{Q#
zo%6^V;3#Snq;+60sp2Q8QmowV2s;ut@10r8hIWN`whl}$tfma%;FPL)?+gWGaaZs&
z*^eF>4;nr>!ygV}HkN~GTZ{zie1524xcwgO!!EBG2I!;H^Q-&!55gCskS*$$N3gSC
z-;aV_1549kwx23|AJvWZe_++jxnOIJu6?9NK(c5#%C6KKm7gAa##;&6<eoaCGn#Ls
zuK!*ddcl}rW{=VC?U2vJ={$_OvVrCIe%V-m=WT+$B1VhsIq5{Z{5-YHgZTk__MY4w
z`|M)(wGo^{Jnr<3-huIG=RvF`%FZtDM}1@|Koh&5ux<s22$C&-)vQN|jB$i3*K%($
z9g_sis{t|ZjQEh?6kB$BovdT{KT?cJr$UZY_jL7yO0xG(%t)n;$~m@&)5oHNt5#E$
z^qn@Tdd7ST{hW>j&x-R%m|<BXliSwxKDn}E`#js<+Ta2ug)FcZV!^`Fb0W-JL;gDg
z4G-#Z9oti?|A?LG*MGh50_3LnNM1mtK~q~A4aviiWuDBAXGsLjkXe!<6Ev&3wG5p_
z7dXzsB_RcZ5Y}vJ#?Snr>O}2jY_`!&e^dq~%G|e>K3iQX|M$@}d%=I~kN8K69MiAS
zUalRu%{lAE<Lql;a&BV<Vi)6?@#A+X%|=Z^)Y9(y@N$`?GbkkMy;_=rfA5Vxl$EfS
zWd$tTuB#iXW0v}>rRQe!HJbcdi!c%I9IE}h-N5W)n#n1#lHv+vREu^#w;voFzk{55
zv3{?WUAwq>j0`?&po{qL$T>E-dtPLCE8yS?9WP+bj>KD>#D2FrjcCeF$A{A(w;wju
zPi(67H$$XNh=gHZypq>$Wh6<k?JO$No~hCfco3hj3ui(*4idm*M~Wh_^fpFFxuBv0
z8?!nMB*!AIz*z|esFcq7kgmgt?nX~6aCRQRkIms{d-a5^d%8Hc7*buxNRotsqBkq|
z0#I@j!3R*z0FCq!uwA|Op%<&6#ZUsS<6#Q<t2)%!Frd6@=BP@XT4bp=FeVqHs41D^
zMmGr7h|;NRL4HGW0tbSezu4~%RC}4nXkKpv$_9{M`b*a`sgVY<pssMQ&P?CxqIq_f
z)5Ol4pn>3ed{V5z6<}jMw}>iOB&!b4wl6G98Wz_j1nTtg=O=Y6jrI9!)V?<gX$T`-
z?eTOH&iXztEE?BcT0Q8ObTZ#qOQ-SK_)WDJ_wOuD$mcn&lttsTTV6CxwVs`kH@`-v
zl{kL$Z{dR_I2*`owFn6uFYcG^2=^N-udb`T-nb~ga=W-n84r52XfCML6}r-m=0W*)
zZ!(5D3~r1K;{HXrf!c`U<q;Fb&f*`D3=-X9$H=#?KTCJUD~>*`?U6pcd_!>YpUW>4
zz7I`H)A*w}`lUlaAG%meu0Uj`hQYC1(Afd+d7#dDv2<Nhan!fPjTKTp9aUK}hX4bl
zKp(44;xsf)rEc@Yu0kk+xBmby#)}?7zKdhopv1e*dHVZf*|)m|*13NRo$r4c>Qyj@
zlJ3qG%Cn8>zDm_x#X;D~-7N0>s5Vl-JZ68HGQEY8Cgf#|MksTxv7_lw0hD>WqyYmN
zALdEp)p|nR3Fif9QtIdAN0+`ZT8idPF3!B0AGeaJt2KcIu$T~$3Q0AP=9@uMO}eAb
zz~h_DG6$zH33w_t_GOL^LE&!Ubw?aHzKhJ)*qA2gGO6u+VDN;SA^NdL6Q5~YI4>@!
zHOykK*{$_ls%c8~9?j8wOSa2*cK3Q~slnoQIa=>Qj82mHTLczKktF^$vHr@{rr+}@
zk{!dVt0c@(wv46(B2%w+BTsXTG&C6P2pWQSj^8qO-IT#O?*vqZk@9?y$~gul=(0P=
zUzHpIDjk`m=XhYlF=%UIM>BBNjEDmFv493WB_H}qo^us(^y=$pn<PTSHFo_Z+>~|2
zuVij+6&YV<PC2l6Ut2(GM_=~gSQ^N4Ok9dvJen**ekf7qd8wnAk=)U#jbw`X6VHba
z-nYM~5=5sFYme?oZO8#K)po~#M!10SXrQ@*0{ZRrz3IRuu*AoB3qZ%L>|}wJamDNy
z1YU9tSpygIX#u=~!NE8GQC2KUJ{}n0{%7UVN~6hn<}<A0sVvX<D?<nqe)&(X8Vda2
z`rB&Uo{o`~{HTJT?yKWHwti)nkxN+9JKi%;j}K4&WbiXu<#w}4s_Dp7T8^8mrEGMF
z9b*bUa7*xe+2i$4@Ne9k5=-k6@MxJ!4z4e00?NLQ?1sMeV3{6PsjaHCsC&}UCs1bs
zc@a{407WLN5(TxDyg3S@iD$wHGc(16-Ek!#2svgm7SOLGPcaWQA~a46{P+fj{*pV;
z4Krj~Gq*RI7g1>M1VopCEK{Y2pNDPO1L9Rt*DX;G=YL>z$r&(_rw^6EFRbaD#1=K_
z7vcQ9a5@mzzN&lI#-`Uu<=ZnZPK@K|TB%K27^Ar}7vMe+X`9Eu7RY;)1#rWd3I~E%
z+~!??C%eqJx)};$oaW#`=Vy8fomX!S3AKhfEZR4`L4*qfXgZ*^UD_ap$^TuY^Z)DZ
zJcF8A`>wCYf`CZxO$DSE=}3elN(<6^C{d{aA<`t&c$6kZl&VxIp%;Nb1OiA2C@4q^
z5Fn5sB_NQ9!~h}Z$^GG-dB5HBe0jd@nLV>-_TDr9xvq7s^;>S7EdB*n)kHW>YQR&-
zz8W!Yr5V#`)ZZ*IcfYe_n}L^m>M4y&_;qy0%lq}sE6&VQOa!1!`?CzNLsg+dDUOqB
zYD`#;QZise7_;$&*upZS8^qUTfyG*Sqwc#$?#jX&Q3j!P(}TVdc~{W!$U0N5+5tyO
z4(Y(zeJXxnvRY9_Xr}12h%bu!lmPP_BnlwN^>!b6x=Wxbg3;j2$C|f6KCRP!jLEDu
z&sK6twNgR2(eRgoNo3k^9)9UaA$B@=>UlDObMY>7tn-KWJzL>Z0f575I-a-18fKcl
zI>6WjzDBpv!Q^%9J7@&23&=dM#$V(dj>NOg&E9#qd#Anr)Xib0LWD0mav@LhGDFHA
zuRBRMCG?5Nv^RAUZwGHL4i@aE0Kk!z+s=Z0oWJ8VOj|lzbp)M2L8xT9c@-^lxO4$`
zUu|(mZAImshHIUvlA#)7vGhDWf?&OHg86ei@+u<E*|L2uR<Rm^*i1v)H+LYr`Y@SS
z&=S{XAI@a0ShZoR+T#?yAjcHtH5>UL)4dr_U%2$8oXqPz2+E*Fy|UHws#EB5KF;+?
z9V99Y{~EAE&fa2UwR1r5g9;PF=cGw98HSR)hjaF<yXtf-cfT>=v~LbF#*tD6w6Vot
z?W#6G_C3zFIws|{#<ekK4hhwCA5UED9f{jy%wBfP>f3lplU@#9oU28JYU<$2aB83W
zJ+5t@vM$#PpI$k2a+l)&x|{-Ms`@nfq%;Erlb7mb?EjF(nB4G9`D^;?;T9NbFbt4|
z%3J5>XI<j%m)$G*_skb#5-kn72IXAxkM?_BO}-K<MeQ+J4(|j2Q5tFI>hjvNetuP6
ze@6*ZYY|lZVA%;0&1?SI#$dZfVDE{f%F^nC0<O94AvxJb#PVO|VN+Mgxim;_b@3;&
z@-x8@p<TAlU_HqaZ}vjItaU6xjuhP3$Q!d$vC})UC0uVaFdK}stNGb2Bf2|x_-ls2
z#DWVZsKm-QnoMq^m?^KUsW=w*)<FF@l`(64>0`!Bf?06YyX@WTODW29RF+QU1y9!a
z$<ybt{FSuiHPaWGACYnPL(Bl)zh{^Xe-^YW)5YA>Tt&L&oQUM)q??nM@G>8}|2dQ^
zb#yCMi3)l!y{oyi4AdWlhDm%DSXcZ3W_N{MG-QLdD(+f%^isa<Vsmv~Ks6_R=8!9&
zUf*z-GelKq(ZTOh>$QtIZpAd0c<lXf`S;Azc;x9zI!7feZH*-Xx%GRW7nV<~dPmVA
zsJ@JqX@G$8a;stB0fzV_;~EXLh7rk3;iP8bHq662Wm}M__V&E}U6l4ugE-0@W)%{)
z;R1_uzBv@;OY`~Z?-<hTbST#ZQaM;JqXvKky6R4g7ol4%_96Y)eAK7Okg@tch-Z<H
zRdMYM1nZQzU0GDVl=q6gSh|ssFL{3DR#BWfj)Nj3wCcHa1UQWenE)R9_WIJ~o&`MJ
z3l-YBRZt^!{%l-%zR*=3)^kN-hrcJLwSIqGf9&Di(PMb3ai9Dj3SL1zBVXqD0-vpW
zQvd%~<b3wOT(gXV1%EF<0nm6#Qy2k!W!PMoqs^9L!N2p*(6h~EU8%iII#Z_%YEG26
z4raRO#0=DS3~nK3(2lCR8WbkEJ#$dhO@0n@teVXHr~H9=xGM;F)k5;DGE#9_)*>U@
zDMnu$&{T%NE#N(uJUtrokDt)m20{Wy^R*f7w{py`9~6mM2UnR`M7f6cdu6#w+&GJF
z{dMN!>o*6(wI>Gd+d6-ALj8OBi}!jVRh=CjQHa-_kACUn^!0fn_n>ckHy&B|BI}Jx
zG|q`hQzF#1b!+Bwq{b8+b3B|XoOnRUx|r<raza$)t~OsiT3de3CBX5h2AG<2RAHB0
z+Uh=2E$CfX)l(^5Sv4c$GYWruv4;%xn2VRd(~Z!xXuax1RJt<#Cex4sWZDW6oSpL3
zGaR<sCSvN`NjLnRF#AqZi$F`Gm_S=VX84#Ob)T8jt)oHfVWw0r8n0Jewfj6+C9&}~
zCUF)`{iB@(<qHf=k$LWIn&dzGEHLy<d#8kjF}Jn6q5Cw|k9)LrgfMZ@So-nTRzzaz
zM|JZ}^Y+B&uR%64k1i?8U0Jx^bIy`xTu-8YSTq&L<+G{1mn!>f?Qe5mRxuj|IbRuu
zjrvkiNnnLiS<={(d7L$`lJR|y04*u$+UZ1*@XnRCALgBX(F*FJmMT6fzI!brPK~dc
z6KZM(G5}g4ABv#z<Bh<Qi9EzoBZri%?l0t0d3kwu-%&Zd-{f~6KdG-BzROv|>?hx7
zA%0$`El{G+cN<;Z!KQ(PkH{6lrAnUVMK@eGkfVLF#0*Cgu0RDQWPW+>oO#@Qnh6M6
zixZ_f(nNjUe<3uUGcH`se0~|US6xdBw8JL9^!S~!(bN9DlEQ&Rb+OUB?qRP+l_5Lx
zZby1fIp8{{+C`=QKrv9-b?DE3C~hO3O0-<2IDad+n#rXT3ye;F8S7j-LJ=i;=5_UU
z*NxBV{AsQx;T4e6jf_eCcNcnk&|D@)bqWgUai*)yFAT2GbXLKaW0lEsiOS&|=RQTt
zBqwW%U-u3qDTT+WpYLcvS?n5FERM~lUN9E4_gos&*7>5@v|hhVKwELDjLZ%_`Y<0m
z%$xS3OfQVt+^oLwq$sYa^j_U?rOK|H<}yA0>LBspvX~kT;3TC|P!QH^sXJ=Bj#4P{
z-Znao%c-?)@DrAvAZ{|)`cHIX9cYaw-iAY&7wH0MS{nj3_Nj!uQ>64c+L<uH)munm
zGfaL03yGDjyYuK^B%%^#Z8If0B!WmpN|LAp9!84a)Thk7p{dq%UP)@lOcf<!xB8Ry
zIl3{K-T_Lu>CcoHBUBS{lBslVgZ3bzKAhbhwDVyZz>xZ``OWupe@y^Bg4_q^+&=cf
zVDjpM*O81J18Mq2a&iXUzMPg1&bC3fe!raU3Uiz`hh7#X1^sAe5_rBLS314`s12`s
zI%kYuXrXm3&MyVOW;SPW#<RlQ2oos)w+5K^w;-K#m5MwDR$r3S1$Rdb)YRSJwrF~q
zT}hhDuk|xbfj0b}!>VYR|6Z10XYvqYV)T7dt-iuJ$xjWE6h&HuX943qazMUoDLGFZ
zd@1r>nnhAp;mfyzLnE&FsfHHT+M41wKW(}@Cp0JZk8$Q$D-F)%>dl2O4m&11A(<d&
ziU?YE<>_&S(A<NW4258GQzpKXajE4*ns#7JV{Ia>2s1>tB{`I|cEg7Aj7BVHfBQG>
z?rDPgY1ap0T<{alv+Z(MT9{4={`noB-E!2&Dd_%nRA2Uq1F)~7SM;=)IruIFK!}nY
zFcheJPWb_OwKaJNTcC_j_!G}Vjz^FW2LI&eMPGSG*fn3YB3re^RVrzB^%UtuUgQ9t
zssxuS9TlLGkjtE(c($-RnjIn|Lx!xL0Zs>_l^&V=u`cA(y>5ugU-d34;#O3gh3~TH
z!u=owr?8Kq8eM)4twD^7Sv~56o~1FF<vd!MLL{cynQ`GRc?38e%wV10!h)FTmZ=@v
zg$#F#3Z`?huq*&dEUf=X2jYrwuQH%jh+34zSK8o(K?n8NrX~$F#EWksTA^qGkvu{6
zH2Xx6&Tv_KekCVW4u$M`x0{3V1akPcL+-7xMiGheMDyvjfhW0-{|LVGRr~ZHa4mFO
zD0V_Htv(I&(8mN}=7q2-5zuv)xW;^rYeb|~uS%tqutSEhQ&{5#!#aS}iJ@z(e$O1h
zc(n(FUBpPJ_E41nJ(G@@QwnYeU)gpxP@`~6yrkcWtoGMFt}0S$W~?Z86jtLsJp)2B
zIU!xa+4b;%f6w?WOmK>F{&XhSGk6r4?H$o8nTHuxW6qNiIjNgN+D;<O{Cie~|I?0R
zlf+7hNPMmrVi>BdM3}rbErK6&m<f8Ar|Xk(m8_b4yqVZO!9!OQlwXB&!A3^lTuiGt
z{H0{u5wqcx6iUBNre+AHNF%Xcb8}XV`MkAzx8jopY9ks01hJmdjQNrvg)s{^unHc2
zDS%l30We>6?3|`^*3dRFa6!7`DpZ6q&U9nep>O*#RVB0_0!&N7Gh?#k*G*YnLw`U{
z#nt{@J=C(AZ5<KMuCAdEqz(b2r6>a}L!s8uSNvNW=sO~vd5>D7ut_Y683CEu7fH3V
zufisD2ZV46x@>kOUUy>5(B~y20wfZ_Y#|DYoNm&e1MJ4grMU2#*%4p+3gb@a2nC~}
z)>md-+5NLQly)gGeuzTo@zSjSDEKLjmr(VBOayc3BsZyEoz`0Xtm5?@bX(Ml=_?|%
z$1L!Ovj8VG<5X}fupaN8o*u!1stWP;!T?b261E)jA3BpEx4{jFffV+4A1g@!)Hq(+
z2m>+;lo0!gXsd6;+vjWw2kdrAZh*x=9!-fA7%`?vI94x+V>jou%L+-c4sW4_4qNCO
z1@Ym9Iw?<6{&X-{Iw?(!lrb<Zsv&-yog6dRlF30g_%L%A$Zp6l$=j43@eUdk9%!k7
ziM(|<UWXT-S)1t{^r>1bH#sz0fq5E={*8#`Rn7E0eIINf;t~IKp9~*(GvY%YzWsE^
z5=EJ(i1_osUN%XSd(aa4*4*ZeoR=rWr~GTHhPJ}KSqw1*sIxaejz$eXl;5~H>LW5Q
zh5}I>WJFrwi|U)Dt-vBOSIBsf{35GJ>ZUQA6PCX{Ll$E7arKrb_`SstS{4%5OyZY;
z+~9fgkLUHWPP$(X)`7N}+SeUc<PS%l$6t+gqNviPqLXR~V{wXB*jS7AGJC~vf;A5W
zG+aoC^ZFG1syR%Y)P<F`5cjg67&mZvx-YpFn!W#M$>t`fb<xA&lt<uhx9k(8r&(f&
zHY}If4P4Y@<(!|tm&dvGDIdCJT$~s#s4uks>+V__9LH%%3#^F$y2Jbmyd#Ztg+j;H
z76U-`kmY+$ZcGTA@Fh6bk0oVob|UHV{hM1;E>_<<-Vqm&%7ViNT8q%tQ=O46!{L=H
zFxgMwHXvPyoX`c$WQgM3VZl=em{wZV+92=FG<X|iOhpl0A~H0<ZIi#RRlE7mMLW*?
zoO1VjMG;NdMjN|4Y<sK>xZxvK=diV^z7Xcn9wk2vUJTi+%M(GJa9FwHpbMA>-rLhw
zWHD}xgA_0qc;u^HCB<@h=*<1ri@3%|x>4Y&nFG=B%s+9|QtFbovKGiu&^pdoZ`0O(
zkz{BvYiIQ1*^|}P2bW7=dS{5ePLq8;J+hx91<+m;ztxGv*qadIM5+MlCT)1p3C{g_
zKQ5$B+{<PLY54P`dnd?1Jb=djEymjNniP}Zf;(m(yXRIP*gVmkcD$KD*I?Pb04o(>
zI!HKQN^sFu5HKA=a=#n&Iha+;LOgIl&>1g$uo-8>Ol07h<#JMxIoyGHt$Bk{mk~*l
zR36#WCVO~7)x!oWX%;grGuv*i3m8~Xyu@f%)N~Nos3U7nboZ|*-x3$qrtoFp)OLgb
z3DRa=fFBlBRW&Uj>?;!i*#O4;&;zxpp+~x4K_ed5US6eQ-B}D#<8tRCwXA^+*F=y|
z3P9qTRk8nSi_IX`62UquHM}m2b#zu7^r{=-yqogmZEDVX4)NfE?I4SV%E)-0if&Q&
zSt|tVi13}^@anX|@pfU%4T7-hw?=2G)(b*2#x-7=?m|W->}iUd1ENIX-ZZcKsf&XG
zj9Zk5=5#Gfi=m5f&cQIE>J>;=s!Z{CM_2CG61KKL_8wrrW?&=KrKPhx{&VkbB&E2d
zk&ih9f6}kXro5kt$k4_Q4(7Me@{LiHh@|F#YU?zDRjwAg1r{utp=gQfrC6u<Or2{5
z1%?8tT^+?I;*>szsTE7+Wa1l)BwE@JMLS}1y%7={i&h^#I#UE1HQ^d}sz=IhGxC+c
z)^!|sY<ENlAKa$j>`Q?3osAa@aORqKq2DIIk5d2Z#!D}LBv<-hi+18~jEWw5r7NUM
zL$XrhS6GG}+eCy?JG0(z4|5HSmiOCY9?sqZIzncvjoPEt28lJ}4VBxN8EQ5)!X1LG
zo-oYAkc*Z0$iF`*R8+`M@LsYIb>m10ElgB+og3{EeK7PeU?8hnMBQOlw=SnbZ>shu
z;Yjwxoq4L@mt^R-k4qkcl$%y<OGtl+DV92s#c<XxB0D_wPoBPu6nvpMah?|T_Z0Nd
zKJv6Brq&{c2<KT|#ur-JJAG8k=o>KXKXKKPOe;OdxVqIVJN=%LoP@R~aGqUU{8qD=
zwvz!Kg7c$&8cDY*areGsqND}h;I~L|wV=Pd;tF<M%OKDPET=Yys`L8<YVE@s$TaNk
zCzCn*wnFQkjNd|raLCOJoFKeK@Kcstm64u#S*qi8vp31>`GXTQ9Yv<x5JA-E2)jQ;
zw}uBHXd@<+*`&;R*vU|&fB^pLciE4n_uomkceKpluopi@#0YEYbQBv{<h<4J+k_=E
zu`cuJZQQ29vd(AIjt3*QfLz5|rmV?{7g(J!s0-Ftrh6PJ_G%Ck-f@zg4+4B#Vh1_E
z9G9ksAFi1wB>LzLhc>=!c0vK3(9BLu0mf4fg+b=ymX#~am0N-#vN}22dRmK<Z$99=
zb!9-bDYepmp?j+fkEqXVgN<WX9NT8J^pW4`5+Ya*Mf*7|D3aFVXxUJ3HZ_J>Bm5Yi
zw1T`*OlEPHkeh983Qw3dxMD2cv(XpSw6u8SsY}i%>4DZBMF)yo*v-)Wl&fEAW_UC;
z2?EJWmhUw{>$@t<#zI;=&x+|-fVRv>7H%u`GY@B)%#L2E!=$Oix*hn1>vO-mccmP%
zEqYsKf_z)i$nLhlw7|5OgaswLk?XDIqL(i^xqHj&DR9I*Su<vvt|JReMN|trg|}{f
zFI>04Bjl<@w3Koj2v(EMKo#`@W?dI|S~Xk9*RXo~gbFLIHdd$SJ;+*CoFk;#cTKO?
zH#<ldGeR%he+&rpYjRa7T-}wX8PD~nGi08_R-BXEsuQ-iJJ@SpzOedAj6qJlU1+#z
z&PQEO&w_^=w*UEgw6?+r@4t;UCeHzNB(75E|DIus7xDjNHpjaH4v0QY+)uD$922R#
zK3zFW%dVcw9^0VI3l}gOW!KByTTj0*&-c&!p1!=+le!0A*dd(9I}q1xk%|XG@7%j|
z6PAyzR`3`luowOF%*+tx5i5`v6A~za@MF7_cYYyAn@7u|=Gop!3hSq<yPGX~NAC54
z7ApCDPW%rKiwtCH<c%WV*O@L1S5zAqYdJZ`X1R~5hs4$z)_(o4FV1eCPMTn%B3LK#
zY=GV6GfPr-fT^^~-Wl<tsjSdo!wrx3@k5dln#}j1weCC8bSM-+7<I>u*$*iIW(7dw
zD)If)QdO63^i1}>k8QBsARg+*)ZRGdD=Pl(AUjA0_uvnF!IY{`W1@srKXv85G`PT+
z!oqojdR6EOrTw>NQG=3PTN3A|H1#>fXwmx^k&(1mi@K!+i=fLAVrkA6F)?x6_kMkW
zNOz^4FTg{8E5H|8f3!$>eqdbJadj8FxPA8E?;roXJ|lGOlvI2ISejopeG+k^Eq6v#
zN#^{Si}7CC(d$X@G~G`d=wrQL3u|tX3E{W84Gzr3AXk}gjcz-TU+Tr52S>N}Lk{%J
z7d&JZ?Zw}Yzo@KP&B2Q}=&dK`5M*Vb5Cym^y0WM^yLjeN#nagpQ}TdxvRk5*s8^=(
z3^#1p6!$y3=o!3w=T*pJCcMdQ&{LqDyxw^)XW6|gF>Afz(o=bsu?+QfsYi9=>@AUJ
z+Qe%FYioxc6Jsqw$o(&}qB`NH^G1Sg3pxVF(H^b-CN_vm=F-HHG{j<VX-U_9&How!
z_WuxJ;(@so!-Sszi=bAIjz2BusDT8oT*8;5H`B4cE-rrICJsN6OpVl|>l7;Fjes`U
z>DgV7h2|X!FVMUy+d7=O7ke5-R>I3WQ8dl2MEeKNvs9hMKDl(8^7+%qU#%6V#T6N|
z$*ErYz#{mAl7;_lw@O&QeAxtebDe2M)HLR)@^myB_P}$SH++7|{d;EO<LQd(_oF_i
z(-NhK<?C_0P88m6UI471(&L})94gz2#i};Q*>EP3cvojgV6G!yAUZLlaYn;!$z(@b
zetfBRa~JNt&jIpW+O}a@>2C(;r10!9I0a$Hcq+;HtiZ;eq^QzCxk6o?*-yT+>1X)j
z9vX+=)%+?ytd^uwmvCd-NXOEsvb;=wfb`4CCjHU6s19HDQ&TPXHq~YwyC#90jn!J9
zrT%D<_ohfFq{&}?)Xp|{DyI;*TPmBmpg+hS6H=qf^!20iL!tyDUkn>^=N)ffHJNWx
zm7;80YTk*IH)sEgZOz|Kc;`eO27yY?IAc6-dKkH2<)I@P4B5sXAId}@<&g}oOaC&d
z(6=oO$nHL$dfbr;$1S`n-Hpht+E&zTv~&CBsv5V92lIB%*%`K~uN<F4kZbg7naw_v
zk$EjnPF5s0uk|}8^0WsYX%u3na2m119^af9uc*8@aCXQtw2$Zfu+}4?YoQfFi{p?@
zssp*gU38eDngRNW`4Ly!do9*QN5UlR#}RY))e2Zqyvi%|Bw0v`|InDPuRTolm}4k5
zetIonnh^m-#YOchqH0Pkb9=~|lHFe#;zv>4y)Dy(#m`4B@uTqqyrxe8mTR^le2;`S
zCAoT)8zzU&{3W+8$wMDX%RB`3-+U&Ro?p7)HE4Nj36&cAc<xfen<bqg)wGNd5#6(I
zWT7t;CtaSK*|A7X%WenAF|c2m_V!>*ph{%Gv~x+xK^qMT+K-4yrfM^D5=L~DH|y9O
za5uf{v{bn<B2Z&p=QJC@uau#Q+f4T<e(9TwhEr^dzX&aDSf^wO#+T~z!1$LT@N=5t
zvPK<DVE@<9t-LpyA+BJMbzSg^#*(?rxADeW@Uo|+)?m-jAHnP;_is;rSt?CPwHT}$
z``Aln)U(>xrZ(I0<ZBXcWrY+q%xMyrD|h7;zucBl**mcv`=A?Dhg8dvcSsG%FuP+C
zk`@wtGYfk&m@CM*^2jTq91v+m(<>u!XppS^s?9@C6Io2uQ%6)sFzW`=s`08#{NE$%
z!slN6vxU3y0#de^QpPU*^=t|0wNjhf_|od@n)k&mFWRF3Z5raEilrs--|XzNDm$u*
z-?#U^akB6TciZWlCl)Q6bk^P8R2+p?wMIgXgQ(14`um6fMezP_g82W%eU^V0{s%c<
BFpU5J

literal 0
HcmV?d00001

diff --git a/bsp/stm32/stm32l412-st-nucleo/project.ewd b/bsp/stm32/stm32l412-st-nucleo/project.ewd
new file mode 100644
index 0000000000..4b27053590
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/project.ewd
@@ -0,0 +1,2834 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>rt-thread</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>1</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state>$TOOLKIT_DIR$\CONFIG\debugger\ST\STM32L475VE.ddf</state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>STLINK_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state>$TOOLKIT_DIR$\config\flashloader\ST\FlashSTM32L4xxxE.board</state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>5</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state>80.0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\IARProbe\IarProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>C-SPY</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCVariant</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>MemOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MemFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>RunToEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RunToName</name>
+                    <state>main</state>
+                </option>
+                <option>
+                    <name>CExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDDFArgumentProducer</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadSuppressDownload</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDownloadVerifyAll</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>OCDynDriverList</name>
+                    <state>ARMSIM_ID</state>
+                </option>
+                <option>
+                    <name>OCLastSavedByProductVersion</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>UseFlashLoader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CLowLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacFile2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CDevice</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>FlashLoadersV3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesSuppressCheck3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesPath3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OverrideDefFlashBoard</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesOffset1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesOffset3</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCImagesUse1</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCImagesUse3</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDeviceConfigMacroFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCDebuggerExtraOption</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAllMTBOptions</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCMulticoreNrOfCores</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreMaster</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCMulticorePort</name>
+                    <state>53461</state>
+                </option>
+                <option>
+                    <name>OCMulticoreWorkspace</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveProject</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCMulticoreSlaveConfiguration</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCDownloadExtraImage</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCAttachSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MassEraseBeforeFlashing</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ARMSIM_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCSimDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCSimEnablePSP</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspOverrideConfig</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCSimPspConfigFile</name>
+                    <state></state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CADI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCadiMemory</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Fast Model</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCADILogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCADILogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CMSISDAP_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CMSISDAPResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>CMSISDAPHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>CMSISDAPDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CMSISDAPProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CMSISDAPSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCMSISDAPUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>GDBSERVER_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJTagBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJTagUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IJET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>8</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OCIarProbeScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetResetList</name>
+                    <version>1</version>
+                    <state>10</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDuration</name>
+                    <state>300</state>
+                </option>
+                <option>
+                    <name>IjetHWResetDelay</name>
+                    <state>200</state>
+                </option>
+                <option>
+                    <name>IjetPowerFromProbe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPowerRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTargetEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetProtocolRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSwoPin</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetSwoPrescalerList</name>
+                    <version>1</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetRestoreBreakpointsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetUpdateBreakpointsEdit</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>RDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchUndef</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchData</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchPrefetch</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>RDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CatchMMERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchNOCPERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchCHKERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSTATERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchBUSERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchINTERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchSFERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchHARDERR</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeCfgOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCProbeConfig</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IjetProbeConfigRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetMultiCPUNumber</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetSelectedCPUBehaviour</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ICpuName</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OCJetEmuParams</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetPreferETB</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IjetTraceSettingsList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IjetTraceSizeList</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>FlashBoardPathSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCIjetUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>JLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>16</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>JLinkSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCJLinkHWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>JLinkInitialSpeed</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCDoJlinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCScanChainNonARMDevices</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkMultiTarget</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkIRLength</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkCommRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTCPIP</name>
+                    <state>aaa.bbb.ccc.ddd</state>
+                </option>
+                <option>
+                    <name>CCJLinkSpeedRadioV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCUSBDevice</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRDICatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCRDICatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkBreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkResetList</name>
+                    <version>6</version>
+                    <state>5</state>
+                </option>
+                <option>
+                    <name>CCJLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkScriptFile</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCTcpIpAlt</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCJLinkTcpIpSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkTraceSourceDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCJLinkDeviceName</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>LMIFTDI_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>2</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>LmiftdiSpeed</name>
+                    <state>500</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiftdiLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCLmiFtdiInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>PEMICRO_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>3</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCJPEMicroShowSettings</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>STLINK_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>4</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkResetList</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSwoClockEdit</name>
+                    <state>2000</state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkCatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkUsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkJtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSTLinkDAPNumber</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCSTLinkDebugAccessPortRadio</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>THIRDPARTY_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CThirdPartyDriverDll</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CThirdPartyLogFileEditB</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>TIFET_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetInterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVccTypeDefault</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetVoltage</name>
+                    <state>###Uninitialized###</state>
+                </option>
+                <option>
+                    <name>CCMSPFetVCCDefault</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetTargetSettlingtime</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioJtagSpeedType</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCMSPFetConnection</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetUsbComPort</name>
+                    <state>Automatic</state>
+                </option>
+                <option>
+                    <name>CCMSPFetAllowAccessToBSL</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetDoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCMSPFetLogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCMSPFetRadioEraseFlash</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>XDS100_ID</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>6</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OCDriverInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>TIPackageOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>TIPackage</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>BoardFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoLogfile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>LogFile</name>
+                    <state>$PROJ_DIR$\cspycomm.log</state>
+                </option>
+                <option>
+                    <name>CCXds100BreakpointRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100DoUpdateBreakpoints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UpdateBreakpoints</name>
+                    <state>_call_main</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchReset</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchUndef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSWI</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchData</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchPrefetch</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchIRQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchFIQ</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCORERESET</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchMMERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchNOCPERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchCHRERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSTATERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchBUSERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchINTERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchSFERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchHARDERR</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CatchDummy</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100CpuClockEdit</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockAuto</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SwoClockEdit</name>
+                    <state>1000</state>
+                </option>
+                <option>
+                    <name>CCXds100HWResetDelay</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ResetList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNo</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCXds100UsbSerialNoSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100JtagSpeedList</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceRadio</name>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100InterfaceCmdLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100ProbeList</name>
+                    <version>0</version>
+                    <state>2</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPortRadio</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCXds100SWOPort</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <debuggerPlugins>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\CMX\CmxTinyArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\Mbed\MbedArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXArmPlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\TI-RTOS\tirtosplugin.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin</file>
+                <loadFlag>1</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\IARProbe\IarProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+            <plugin>
+                <file>$EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin</file>
+                <loadFlag>0</loadFlag>
+            </plugin>
+        </debuggerPlugins>
+    </configuration>
+</project>
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.ewp b/bsp/stm32/stm32l412-st-nucleo/project.ewp
new file mode 100644
index 0000000000..79cb2f4c71
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/project.ewp
@@ -0,0 +1,2329 @@
+<project>
+  <fileVersion>3</fileVersion>
+  <configuration>
+    <name>rt-thread</name>
+    <toolchain>
+      <name>ARM</name>
+    </toolchain>
+    <debug>1</debug>
+    <settings>
+      <name>General</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <version>29</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>ExePath</name>
+          <state>build\iar\Exe</state>
+        </option>
+        <option>
+          <name>ObjPath</name>
+          <state>build\iar\Obj</state>
+        </option>
+        <option>
+          <name>ListPath</name>
+          <state>build\iar\List</state>
+        </option>
+        <option>
+          <name>GEndianMode</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>Input description</name>
+          <state>Automatic choice of formatter, without multibyte support.</state>
+        </option>
+        <option>
+          <name>Output description</name>
+          <state>Automatic choice of formatter, without multibyte support.</state>
+        </option>
+        <option>
+          <name>GOutputBinary</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCoreOrChip</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelect</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelectSlave</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>RTDescription</name>
+          <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>
+        </option>
+        <option>
+          <name>OGProductVersion</name>
+          <state>6.30.6.53380</state>
+        </option>
+        <option>
+          <name>OGLastSavedByProductVersion</name>
+          <state>8.11.3.13977</state>
+        </option>
+        <option>
+          <name>GeneralEnableMisra</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraVerbose</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGChipSelectEditMenu</name>
+          <state>STM32L475VE	ST STM32L475VE</state>
+        </option>
+        <option>
+          <name>GenLowLevelInterface</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GEndianModeBE</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OGBufferedTerminalOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenStdoutInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>GeneralMisraVer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>RTConfigPath2</name>
+          <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>
+        </option>
+        <option>
+          <name>GBECoreSlave</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>OGUseCmsis</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGUseCmsisDspLib</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibThreads</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CoreVariant</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>GFPUDeviceSlave</name>
+          <state>STM32L475VE	ST STM32L475VE</state>
+        </option>
+        <option>
+          <name>FPU2</name>
+          <version>0</version>
+          <state>4</state>
+        </option>
+        <option>
+          <name>NrRegs</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>NEON</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUCoreSlave2</name>
+          <version>25</version>
+          <state>39</state>
+        </option>
+        <option>
+          <name>OGCMSISPackSelectDevice</name>
+        </option>
+        <option>
+          <name>OgLibHeap</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGLibAdditionalLocale</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenLocaleTags</name>
+          <state />
+        </option>
+        <option>
+          <name>GenLocaleDisplayOnly</name>
+          <state />
+        </option>
+        <option>
+          <name>DSPExtension</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>ICCARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>34</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>CCOptimizationNoSizeConstraints</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDefines</name>
+          <state />
+          <state>STM32L432xx</state>
+          <state>RT_USING_DLIBC</state>
+          <state>USE_HAL_DRIVER</state>
+        </option>
+        <option>
+          <name>CCPreprocFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocComments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMnemonics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMessages</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagSuppress</name>
+          <state>Pa050</state>
+        </option>
+        <option>
+          <name>CCDiagRemark</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagWarning</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagError</name>
+          <state />
+        </option>
+        <option>
+          <name>CCObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCAllowList</name>
+          <version>1</version>
+          <state>00000000</state>
+        </option>
+        <option>
+          <name>CCDebugInfo</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IEndianMode</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IExtraOptionsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLangConformance</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCSignedPlainChar</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCRequirePrototypes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagWarnAreErr</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCompilerRuntimeInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OutputFile</name>
+          <state>$FILE_BNAME$.o</state>
+        </option>
+        <option>
+          <name>CCLibConfigHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>PreInclude</name>
+          <state />
+        </option>
+        <option>
+          <name>CompilerMisraOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCIncludePath2</name>
+          <state />
+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Include</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Include</state>
+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Inc</state>
+          <state>$PROJ_DIR$\.</state>
+          <state>$PROJ_DIR$\applications</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers\config</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib</state>
+          <state>$PROJ_DIR$\board</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>
+          <state>$PROJ_DIR$\board\CubeMX_Config\Inc</state>
+          <state>$PROJ_DIR$\..\..\..\include</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers</state>
+        </option>
+        <option>
+          <name>CCStdIncCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCodeSection</name>
+          <state>.text</state>
+        </option>
+        <option>
+          <name>IProcessorMode2</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptLevel</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptStrategy</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptLevelSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>CCPosIndRopi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndRwpi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndNoDynInit</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccLang</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCDialect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccAllowVLA</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccStaticDestr</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccCppInlineSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccFloatSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCNoLiteralPool</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptStrategySlave</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCGuardCalls</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccExceptions2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccRTTI2</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>AARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>10</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>AObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AEndian</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>ACaseSensitivity</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacroChars</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnWhat</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnOne</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange1</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange2</name>
+          <state />
+        </option>
+        <option>
+          <name>ADebug</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AltRegisterNames</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ADefines</name>
+          <state />
+        </option>
+        <option>
+          <name>AList</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AListHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AListing</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>Includes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacDefs</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacExps</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacExec</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OnlyAssed</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MultiLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLengthCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLength</name>
+          <state>80</state>
+        </option>
+        <option>
+          <name>TabSpacing</name>
+          <state>8</state>
+        </option>
+        <option>
+          <name>AXRef</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDefines</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefInternal</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDual</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AOutputFile</name>
+          <state>$FILE_BNAME$.o</state>
+        </option>
+        <option>
+          <name>ALimitErrorsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ALimitErrorsEdit</name>
+          <state>100</state>
+        </option>
+        <option>
+          <name>AIgnoreStdInclude</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AUserIncludes</name>
+          <state />
+        </option>
+        <option>
+          <name>AExtraOptionsCheckV2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AExtraOptionsV2</name>
+          <state />
+        </option>
+        <option>
+          <name>AsmNoLiteralPool</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>OBJCOPY</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>1</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>OOCOutputFormat</name>
+          <version>3</version>
+          <state>3</state>
+        </option>
+        <option>
+          <name>OCOutputOverride</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCOutputFile</name>
+          <state>../../../rtthread.bin</state>
+        </option>
+        <option>
+          <name>OOCCommandLineProducer</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCObjCopyEnable</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>CUSTOM</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <extensions />
+        <cmdline />
+        <hasPrio>0</hasPrio>
+      </data>
+    </settings>
+    <settings>
+      <name>BICOMP</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+    <settings>
+      <name>BUILDACTION</name>
+      <archiveVersion>1</archiveVersion>
+      <data>
+        <prebuild />
+        <postbuild />
+      </data>
+    </settings>
+    <settings>
+      <name>ILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>20</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>IlinkLibIOConfig</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>XLinkMisraHandler</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkInputFileSlave</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOutputFile</name>
+          <state>project.out</state>
+        </option>
+        <option>
+          <name>IlinkDebugInfoEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkKeepSymbols</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySymbol</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySegment</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryAlign</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkConfigDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkMapFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogInitialization</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogModule</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogSection</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogVeneer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfOverride</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile</name>
+          <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>
+        </option>
+        <option>
+          <name>IlinkIcfFileSlave</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkSuppressDiags</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsRem</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsWarn</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsErr</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkWarningsAreErrors</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkUseExtraOptions</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkLowLevelInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAutoLibEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAdditionalLibs</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkOverrideProgramEntryLabel</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabelSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabel</name>
+          <state>__iar_program_start</state>
+        </option>
+        <option>
+          <name>DoFill</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>FillerByte</name>
+          <state>0xFF</state>
+        </option>
+        <option>
+          <name>FillerStart</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>FillerEnd</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>CrcSize</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcAlign</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcPoly</name>
+          <state>0x11021</state>
+        </option>
+        <option>
+          <name>CrcCompl</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcBitOrder</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcInitialValue</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>DoCrc</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkBE8Slave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkBufferedTerminalOutput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkStdoutInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcFullSize</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIElfToolPostProcess</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogAutoLibSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogRedirSymbols</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogUnusedFragments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcReverseByteOrder</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcUseAsInput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptInline</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsAllow</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsForce</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptMergeDuplSections</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptUseVfe</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptForceVfe</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackAnalysisEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackControlFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkStackCallGraphFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CrcAlgorithm</name>
+          <version>1</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcUnitSize</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkThreadsSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLogCallGraph</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile_AltDefault</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkHeapSelect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLocaleSelect</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>IARCHIVE</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>0</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>1</debug>
+        <option>
+          <name>IarchiveInputs</name>
+          <state />
+        </option>
+        <option>
+          <name>IarchiveOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IarchiveOutput</name>
+          <state>###Unitialized###</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>BILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+  </configuration>
+  <configuration>
+    <name>Release</name>
+    <toolchain>
+      <name>ARM</name>
+    </toolchain>
+    <debug>0</debug>
+    <settings>
+      <name>General</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <version>29</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>ExePath</name>
+          <state>Release\Exe</state>
+        </option>
+        <option>
+          <name>ObjPath</name>
+          <state>Release\Obj</state>
+        </option>
+        <option>
+          <name>ListPath</name>
+          <state>Release\List</state>
+        </option>
+        <option>
+          <name>GEndianMode</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>Input description</name>
+          <state />
+        </option>
+        <option>
+          <name>Output description</name>
+          <state />
+        </option>
+        <option>
+          <name>GOutputBinary</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCoreOrChip</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelect</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>GRuntimeLibSelectSlave</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>RTDescription</name>
+          <state />
+        </option>
+        <option>
+          <name>OGProductVersion</name>
+          <state>6.30.6.53380</state>
+        </option>
+        <option>
+          <name>OGLastSavedByProductVersion</name>
+          <state>8.11.3.13977</state>
+        </option>
+        <option>
+          <name>GeneralEnableMisra</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraVerbose</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGChipSelectEditMenu</name>
+          <state>Default	None</state>
+        </option>
+        <option>
+          <name>GenLowLevelInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GEndianModeBE</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGBufferedTerminalOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenStdoutInterface</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>GeneralMisraVer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GeneralMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>RTConfigPath2</name>
+          <state />
+        </option>
+        <option>
+          <name>GBECoreSlave</name>
+          <version>25</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OGUseCmsis</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGUseCmsisDspLib</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GRuntimeLibThreads</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CoreVariant</name>
+          <version>25</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUDeviceSlave</name>
+          <state>Default	None</state>
+        </option>
+        <option>
+          <name>FPU2</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>NrRegs</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>NEON</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GFPUCoreSlave2</name>
+          <version>25</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGCMSISPackSelectDevice</name>
+        </option>
+        <option>
+          <name>OgLibHeap</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGLibAdditionalLocale</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGPrintfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfVariant</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OGScanfMultibyteSupport</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>GenLocaleTags</name>
+          <state />
+        </option>
+        <option>
+          <name>GenLocaleDisplayOnly</name>
+          <state />
+        </option>
+        <option>
+          <name>DSPExtension</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>ICCARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>34</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>CCOptimizationNoSizeConstraints</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDefines</name>
+          <state>STM32L432xx</state>
+          <state>RT_USING_DLIBC</state>
+          <state>USE_HAL_DRIVER</state>
+        </option>
+        <option>
+          <name>CCPreprocFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocComments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPreprocLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMnemonics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListCMessages</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCListAssSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagSuppress</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagRemark</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagWarning</name>
+          <state />
+        </option>
+        <option>
+          <name>CCDiagError</name>
+          <state />
+        </option>
+        <option>
+          <name>CCObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCAllowList</name>
+          <version>1</version>
+          <state>11111110</state>
+        </option>
+        <option>
+          <name>CCDebugInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IEndianMode</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IExtraOptionsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLangConformance</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCSignedPlainChar</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCRequirePrototypes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCDiagWarnAreErr</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCompilerRuntimeInfo</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CCLibConfigHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>PreInclude</name>
+          <state />
+        </option>
+        <option>
+          <name>CompilerMisraOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCIncludePath2</name>
+          <state />
+          <state>$PROJ_DIR$\..\..\..\components\finsh</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\common</state>
+          <state>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Include</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Include</state>
+          <state>$PROJ_DIR$\..\..\..\components\drivers\include</state>
+          <state>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Inc</state>
+          <state>$PROJ_DIR$\.</state>
+          <state>$PROJ_DIR$\applications</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers\config</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib</state>
+          <state>$PROJ_DIR$\board</state>
+          <state>$PROJ_DIR$\..\..\..\components\libc\compilers\common</state>
+          <state>$PROJ_DIR$\board\CubeMX_Config\Inc</state>
+          <state>$PROJ_DIR$\..\..\..\include</state>
+          <state>$PROJ_DIR$\..\libraries\HAL_Drivers</state>
+        </option>
+        <option>
+          <name>CCStdIncCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCCodeSection</name>
+          <state>.text</state>
+        </option>
+        <option>
+          <name>IProcessorMode2</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCOptLevel</name>
+          <state>3</state>
+        </option>
+        <option>
+          <name>CCOptStrategy</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptLevelSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules98</name>
+          <version>0</version>
+          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+        </option>
+        <option>
+          <name>CompilerMisraRules04</name>
+          <version>0</version>
+          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+        </option>
+        <option>
+          <name>CCPosIndRopi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndRwpi</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCPosIndNoDynInit</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccLang</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCDialect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccAllowVLA</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccStaticDestr</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccCppInlineSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IccFloatSemantics</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCNoLiteralPool</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCOptStrategySlave</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCGuardCalls</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncSource</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CCEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CCEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccExceptions2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IccRTTI2</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>AARM</name>
+      <archiveVersion>2</archiveVersion>
+      <data>
+        <version>10</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>AObjPrefix</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AEndian</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>ACaseSensitivity</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacroChars</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnWhat</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AWarnOne</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange1</name>
+          <state />
+        </option>
+        <option>
+          <name>AWarnRange2</name>
+          <state />
+        </option>
+        <option>
+          <name>ADebug</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AltRegisterNames</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ADefines</name>
+          <state />
+        </option>
+        <option>
+          <name>AList</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AListHeader</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AListing</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>Includes</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacDefs</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MacExps</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>MacExec</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OnlyAssed</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>MultiLine</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLengthCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>PageLength</name>
+          <state>80</state>
+        </option>
+        <option>
+          <name>TabSpacing</name>
+          <state>8</state>
+        </option>
+        <option>
+          <name>AXRef</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDefines</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefInternal</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AXRefDual</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AFpuProcessor</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>AOutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>ALimitErrorsCheck</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>ALimitErrorsEdit</name>
+          <state>100</state>
+        </option>
+        <option>
+          <name>AIgnoreStdInclude</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AUserIncludes</name>
+          <state />
+        </option>
+        <option>
+          <name>AExtraOptionsCheckV2</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>AExtraOptionsV2</name>
+          <state />
+        </option>
+        <option>
+          <name>AsmNoLiteralPool</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>OBJCOPY</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>1</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>OOCOutputFormat</name>
+          <version>3</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OCOutputOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>OOCOutputFile</name>
+          <state />
+        </option>
+        <option>
+          <name>OOCCommandLineProducer</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>OOCObjCopyEnable</name>
+          <state>0</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>CUSTOM</name>
+      <archiveVersion>3</archiveVersion>
+      <data>
+        <extensions />
+        <cmdline />
+        <hasPrio>0</hasPrio>
+      </data>
+    </settings>
+    <settings>
+      <name>BICOMP</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+    <settings>
+      <name>BUILDACTION</name>
+      <archiveVersion>1</archiveVersion>
+      <data>
+        <prebuild />
+        <postbuild />
+      </data>
+    </settings>
+    <settings>
+      <name>ILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>20</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>IlinkLibIOConfig</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>XLinkMisraHandler</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkInputFileSlave</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOutputFile</name>
+          <state>###Unitialized###</state>
+        </option>
+        <option>
+          <name>IlinkDebugInfoEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkKeepSymbols</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySymbol</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinarySegment</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkRawBinaryAlign</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkConfigDefines</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkMapFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogFile</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogInitialization</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogModule</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogSection</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogVeneer</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile</name>
+          <state>lnk0t.icf</state>
+        </option>
+        <option>
+          <name>IlinkIcfFileSlave</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEnableRemarks</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkSuppressDiags</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsRem</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsWarn</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkTreatAsErr</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkWarningsAreErrors</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkUseExtraOptions</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkExtraOptions</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkLowLevelInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAutoLibEnable</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkAdditionalLibs</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkOverrideProgramEntryLabel</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabelSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkProgramEntryLabel</name>
+          <state />
+        </option>
+        <option>
+          <name>DoFill</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>FillerByte</name>
+          <state>0xFF</state>
+        </option>
+        <option>
+          <name>FillerStart</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>FillerEnd</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>CrcSize</name>
+          <version>0</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcAlign</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcPoly</name>
+          <state>0x11021</state>
+        </option>
+        <option>
+          <name>CrcCompl</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcBitOrder</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>CrcInitialValue</name>
+          <state>0x0</state>
+        </option>
+        <option>
+          <name>DoCrc</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkBE8Slave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkBufferedTerminalOutput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkStdoutInterfaceSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcFullSize</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIElfToolPostProcess</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogAutoLibSelect</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogRedirSymbols</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkLogUnusedFragments</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcReverseByteOrder</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCrcUseAsInput</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptInline</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsAllow</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptExceptionsForce</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkCmsis</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptMergeDuplSections</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkOptUseVfe</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkOptForceVfe</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackAnalysisEnable</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkStackControlFile</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkStackCallGraphFile</name>
+          <state />
+        </option>
+        <option>
+          <name>CrcAlgorithm</name>
+          <version>1</version>
+          <state>1</state>
+        </option>
+        <option>
+          <name>CrcUnitSize</name>
+          <version>0</version>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkThreadsSlave</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLogCallGraph</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkIcfFile_AltDefault</name>
+          <state />
+        </option>
+        <option>
+          <name>IlinkEncInput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutput</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IlinkEncOutputBom</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkHeapSelect</name>
+          <state>1</state>
+        </option>
+        <option>
+          <name>IlinkLocaleSelect</name>
+          <state>1</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>IARCHIVE</name>
+      <archiveVersion>0</archiveVersion>
+      <data>
+        <version>0</version>
+        <wantNonLocal>1</wantNonLocal>
+        <debug>0</debug>
+        <option>
+          <name>IarchiveInputs</name>
+          <state />
+        </option>
+        <option>
+          <name>IarchiveOverride</name>
+          <state>0</state>
+        </option>
+        <option>
+          <name>IarchiveOutput</name>
+          <state>###Unitialized###</state>
+        </option>
+      </data>
+    </settings>
+    <settings>
+      <name>BILINK</name>
+      <archiveVersion>0</archiveVersion>
+      <data />
+    </settings>
+  </configuration>
+  <group>
+    <name>Kernel</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\clock.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\components.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\cpu.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\device.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\idle.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\ipc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\irq.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\kservice.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\mem.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\mempool.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\object.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\scheduler.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\signal.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\thread.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\src\timer.c</name>
+    </file>
+  </group>
+  <group>
+    <name>Applications</name>
+    <file>
+      <name>$PROJ_DIR$\applications\main.c</name>
+    </file>
+  </group>
+  <group>
+    <name>Drivers</name>
+    <file>
+      <name>$PROJ_DIR$\board\board.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\board\CubeMX_Config\Src\stm32l4xx_hal_msp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\iar\startup_stm32l432xx.s</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_gpio.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_usart.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\HAL_Drivers\drv_common.c</name>
+    </file>
+  </group>
+  <group>
+    <name>cpu</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\backtrace.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\div0.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\common\showmem.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4\cpuport.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\libcpu\arm\cortex-m4\context_iar.S</name>
+    </file>
+  </group>
+  <group>
+    <name>DeviceDrivers</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\misc\pin.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\rtc\rtc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\serial\serial.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\completion.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\dataqueue.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\pipe.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringblk_buf.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\ringbuffer.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\waitqueue.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\src\workqueue.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\drivers\watchdog\watchdog.c</name>
+    </file>
+  </group>
+  <group>
+    <name>finsh</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\shell.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\cmd.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\finsh\msh.c</name>
+    </file>
+  </group>
+  <group>
+    <name>libc</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\common\time.c</name>
+    </file>
+  </group>
+  <group>
+    <name>dlib</name>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\environ.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\libc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\rmtx.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\stdio.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_close.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_lseek.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_mem.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_open.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_read.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_remove.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\..\..\components\libc\compilers\dlib\syscall_write.c</name>
+    </file>
+  </group>
+  <group>
+    <name>STM32_HAL</name>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\system_stm32l4xx.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_comp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cortex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_exti.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rng.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_gpio.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc_ex.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_iwdg.c</name>
+    </file>
+    <file>
+      <name>$PROJ_DIR$\..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_wwdg.c</name>
+    </file>
+  </group>
+</project>
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.eww b/bsp/stm32/stm32l412-st-nucleo/project.eww
new file mode 100644
index 0000000000..c2cb02eb1e
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/project.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>
+
+<workspace>
+  <project>
+    <path>$WS_DIR$\project.ewp</path>
+  </project>
+  <batchBuild/>
+</workspace>
+
+
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvoptx b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
new file mode 100644
index 0000000000..d18ee55260
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
@@ -0,0 +1,186 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>18</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>5</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>STLink\ST-LINKIII-KEIL_SWO.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ST-LINKIII-KEIL_SWO</Key>
+          <Name>-U066AFF534854845187093307 -O206 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_256 -FL040000 -FS08000000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32L475VETx$CMSIS\Flash\STM32L4xx_512.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <Lin2Executable></Lin2Executable>
+      <Lin2ConfigFile></Lin2ConfigFile>
+      <bLin2Auto>0</bLin2Auto>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvprojx b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
new file mode 100644
index 0000000000..85d9948d49
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
@@ -0,0 +1,893 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+  <SchemaVersion>2.1</SchemaVersion>
+  <Header>### uVision Project, (C) Keil Software</Header>
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060300::V5.06 update 3 (build 300)::ARMCC</pCCUsed>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>STM32L432KCUx</Device>
+          <Vendor>STMicroelectronics</Vendor>
+          <PackID>Keil.STM32L4xx_DFP.2.0.0</PackID>
+          <PackURL>http://www.keil.com/pack</PackURL>
+          <Cpu>IRAM(0x20000000,0x0000C000) IRAM2(0x10000000,0x00004000) IROM(0x08000000,0x00040000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec />
+          <StartupFile />
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:STM32L432KCUx$Drivers\CMSIS\Device\ST\STM32L4xx\Include\stm32l4xx.h</RegisterFile>
+          <MemoryEnv />
+          <Cmp />
+          <Asm />
+          <Linker />
+          <OHString />
+          <InfinionOptionDll />
+          <SLE66CMisc />
+          <SLE66AMisc />
+          <SLE66LinkerMisc />
+          <SFDFile>$$Device:STM32L432KCUx$CMSIS\SVD\STM32L4x2.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath />
+          <IncludePath />
+          <LibPath />
+          <RegisterFilePath />
+          <DBRegisterFilePath />
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name />
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name />
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString />
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument />
+          <IncludeLibraryModules />
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4 />
+          <pFcarmOut />
+          <pFcarmGrp />
+          <pFcArmRoot />
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName />
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <hadIRAM2>1</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0xc000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x40000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x40000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector />
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls />
+              <Define>USE_HAL_DRIVER, STM32L432xx, RT_USING_ARM_LIBC</Define>
+              <Undefine />
+              <IncludePath>.;..\..\..\include;.;applications;board;board\CubeMX_Config\Inc;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Inc;..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Include;..\libraries\STM32L4xx_HAL\CMSIS\Include</IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls />
+              <Define />
+              <Undefine />
+              <IncludePath />
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase />
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs />
+            <IncludeLibsPath />
+            <Misc />
+            <LinkerInputFile />
+            <DisabledWarnings />
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Kernel</GroupName>
+          <Files>
+            <File>
+              <FileName>clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\clock.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>components.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\components.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cpu.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\cpu.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>device.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\device.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>idle.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\idle.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ipc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\ipc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>irq.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\irq.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>kservice.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\kservice.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mempool.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\mempool.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>object.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\object.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>scheduler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\scheduler.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>signal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\signal.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>thread.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\thread.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>timer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\src\timer.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Applications</GroupName>
+          <Files>
+            <File>
+              <FileName>main.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>applications\main.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Drivers</GroupName>
+          <Files>
+            <File>
+              <FileName>board.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\board.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_msp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>board\CubeMX_Config\Src\stm32l4xx_hal_msp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>startup_stm32l432xx.s</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l432xx.s</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_usart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>drv_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\HAL_Drivers\drv_common.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>cpu</GroupName>
+          <Files>
+            <File>
+              <FileName>backtrace.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>div0.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>showmem.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cpuport.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>context_rvds.S</FileName>
+              <FileType>2</FileType>
+              <FilePath>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>DeviceDrivers</GroupName>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\rtc\rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>completion.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dataqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pipe.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringblk_buf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ringbuffer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>waitqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>workqueue.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>watchdog.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\drivers\watchdog\watchdog.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>finsh</GroupName>
+          <Files>
+            <File>
+              <FileName>shell.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\shell.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\finsh\msh.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>libc</GroupName>
+          <Files>
+            <File>
+              <FileName>libc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mem_std.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stubs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>time.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\..\..\components\libc\compilers\common\time.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>STM32_HAL</GroupName>
+          <Files>
+            <File>
+              <FileName>system_stm32l4xx.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\system_stm32l4xx.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_comp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_comp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_cortex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cortex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_crc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_crc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_cryp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_cryp_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_dma_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_exti.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_exti.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_pwr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_pwr_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_rcc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_rcc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_rng.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rng.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_uart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_uart_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_usart_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_rtc_ex.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc_ex.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_iwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_iwdg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stm32l4xx_hal_wwdg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_wwdg.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+</Project>
diff --git a/bsp/stm32/stm32l412-st-nucleo/rtconfig.h b/bsp/stm32/stm32l412-st-nucleo/rtconfig.h
new file mode 100644
index 0000000000..f5182e5999
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/rtconfig.h
@@ -0,0 +1,178 @@
+#ifndef RT_CONFIG_H__
+#define RT_CONFIG_H__
+
+/* Automatically generated file; DO NOT EDIT. */
+/* RT-Thread Configuration */
+
+/* RT-Thread Kernel */
+
+#define RT_NAME_MAX 8
+#define RT_ALIGN_SIZE 4
+#define RT_THREAD_PRIORITY_32
+#define RT_THREAD_PRIORITY_MAX 32
+#define RT_TICK_PER_SECOND 1000
+#define RT_USING_OVERFLOW_CHECK
+#define RT_USING_HOOK
+#define RT_USING_IDLE_HOOK
+#define RT_IDLE_HOOK_LIST_SIZE 4
+#define IDLE_THREAD_STACK_SIZE 256
+#define RT_DEBUG
+#define RT_DEBUG_COLOR
+
+/* Inter-Thread communication */
+
+#define RT_USING_SEMAPHORE
+#define RT_USING_MUTEX
+#define RT_USING_EVENT
+#define RT_USING_MAILBOX
+#define RT_USING_MESSAGEQUEUE
+
+/* Memory Management */
+
+#define RT_USING_MEMPOOL
+#define RT_USING_SMALL_MEM
+#define RT_USING_HEAP
+
+/* Kernel Device Object */
+
+#define RT_USING_DEVICE
+#define RT_USING_CONSOLE
+#define RT_CONSOLEBUF_SIZE 256
+#define RT_CONSOLE_DEVICE_NAME "uart2"
+#define RT_VER_NUM 0x40001
+#define ARCH_ARM
+#define ARCH_ARM_CORTEX_M
+#define ARCH_ARM_CORTEX_M4
+
+/* RT-Thread Components */
+
+#define RT_USING_COMPONENTS_INIT
+#define RT_USING_USER_MAIN
+#define RT_MAIN_THREAD_STACK_SIZE 2048
+#define RT_MAIN_THREAD_PRIORITY 10
+
+/* C++ features */
+
+
+/* Command shell */
+
+#define RT_USING_FINSH
+#define FINSH_THREAD_NAME "tshell"
+#define FINSH_USING_HISTORY
+#define FINSH_HISTORY_LINES 5
+#define FINSH_USING_SYMTAB
+#define FINSH_USING_DESCRIPTION
+#define FINSH_THREAD_PRIORITY 20
+#define FINSH_THREAD_STACK_SIZE 4096
+#define FINSH_CMD_SIZE 80
+#define FINSH_USING_MSH
+#define FINSH_USING_MSH_DEFAULT
+#define FINSH_USING_MSH_ONLY
+#define FINSH_ARG_MAX 10
+
+/* Device virtual file system */
+
+
+/* Device Drivers */
+
+#define RT_USING_DEVICE_IPC
+#define RT_PIPE_BUFSZ 512
+#define RT_USING_SERIAL
+#define RT_SERIAL_USING_DMA
+#define RT_USING_PIN
+#define RT_USING_RTC
+#define RT_USING_WDT
+
+/* Using WiFi */
+
+
+/* Using USB */
+
+
+/* POSIX layer and C standard library */
+
+#define RT_USING_LIBC
+
+/* Network */
+
+/* Socket abstraction layer */
+
+
+/* light weight TCP/IP stack */
+
+
+/* Modbus master and slave stack */
+
+
+/* AT commands */
+
+
+/* VBUS(Virtual Software BUS) */
+
+
+/* Utilities */
+
+
+/* ARM CMSIS */
+
+
+/* RT-Thread online packages */
+
+/* IoT - internet of things */
+
+
+/* Wi-Fi */
+
+/* Marvell WiFi */
+
+
+/* Wiced WiFi */
+
+
+/* IoT Cloud */
+
+
+/* security packages */
+
+
+/* language packages */
+
+
+/* multimedia packages */
+
+
+/* tools packages */
+
+
+/* system packages */
+
+
+/* peripheral libraries and drivers */
+
+
+/* miscellaneous packages */
+
+
+/* samples: kernel and components samples */
+
+#define SOC_FAMILY_STM32
+#define SOC_SERIES_STM32L4
+
+/* Hardware Drivers Config */
+
+#define SOC_STM32L432KC
+
+/* Onboard Peripheral Drivers */
+
+#define BSP_USING_STLINK_TO_USART
+
+/* On-chip Peripheral Drivers */
+
+#define BSP_USING_GPIO
+#define BSP_USING_UART
+#define BSP_USING_UART2
+
+/* Board extended module Drivers */
+
+
+#endif
diff --git a/bsp/stm32/stm32l412-st-nucleo/rtconfig.py b/bsp/stm32/stm32l412-st-nucleo/rtconfig.py
new file mode 100644
index 0000000000..ab166e687d
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/rtconfig.py
@@ -0,0 +1,144 @@
+import os
+
+# toolchains options
+ARCH='arm'
+CPU='cortex-m4'
+CROSS_TOOL='gcc'
+
+# bsp lib config
+BSP_LIBRARY_TYPE = None
+
+if os.getenv('RTT_CC'):
+    CROSS_TOOL = os.getenv('RTT_CC')
+if os.getenv('RTT_ROOT'):
+    RTT_ROOT = os.getenv('RTT_ROOT')
+
+# cross_tool provides the cross compiler
+# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
+if  CROSS_TOOL == 'gcc':
+    PLATFORM    = 'gcc'
+    #EXEC_PATH   = r'C:\Users\XXYYZZ'
+    EXEC_PATH   = r'/home/rudy/opt/gcc-arm-none-eabi-7-2017-q4-major/bin/'
+elif CROSS_TOOL == 'keil':
+    PLATFORM    = 'armcc'
+    EXEC_PATH   = r'C:/Keil_v5'
+elif CROSS_TOOL == 'iar':
+    PLATFORM    = 'iar'
+    EXEC_PATH   = r'C:/Program Files (x86)/IAR Systems/Embedded Workbench 8.0'
+
+if os.getenv('RTT_EXEC_PATH'):
+    EXEC_PATH = os.getenv('RTT_EXEC_PATH')
+
+BUILD = 'debug'
+
+if PLATFORM == 'gcc':
+    # toolchains
+    PREFIX = 'arm-none-eabi-'
+    CC = PREFIX + 'gcc'
+    AS = PREFIX + 'gcc'
+    AR = PREFIX + 'ar'
+    CXX = PREFIX + 'g++'
+    LINK = PREFIX + 'gcc'
+    TARGET_EXT = 'elf'
+    SIZE = PREFIX + 'size'
+    OBJDUMP = PREFIX + 'objdump'
+    OBJCPY = PREFIX + 'objcopy'
+
+    DEVICE = ' -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=hard -ffunction-sections -fdata-sections'
+    CFLAGS = DEVICE + ' -Dgcc'
+    AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp -Wa,-mimplicit-it=thumb '
+    LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rt-thread.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds'
+
+    CPATH = ''
+    LPATH = ''
+
+    if BUILD == 'debug':
+        CFLAGS += ' -O0 -gdwarf-2 -g'
+        AFLAGS += ' -gdwarf-2'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+
+    POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+elif PLATFORM == 'armcc':
+    # toolchains
+    CC = 'armcc'
+    CXX = 'armcc'
+    AS = 'armasm'
+    AR = 'armar'
+    LINK = 'armlink'
+    TARGET_EXT = 'axf'
+
+    DEVICE = ' --cpu Cortex-M4.fp '
+    CFLAGS = '-c ' + DEVICE + ' --apcs=interwork --c99'
+    AFLAGS = DEVICE + ' --apcs=interwork '
+    LFLAGS = DEVICE + ' --info sizes --info totals --info unused --info veneers --list rt-thread.map --strict --scatter "board\linker_scripts\link.sct"'
+    CFLAGS += ' -I' + EXEC_PATH + '/ARM/ARMCC/include'
+    LFLAGS += ' --libpath=' + EXEC_PATH + '/ARM/ARMCC/lib'
+
+    CFLAGS += ' -D__MICROLIB '
+    AFLAGS += ' --pd "__MICROLIB SETA 1" '
+    LFLAGS += ' --library_type=microlib '
+    EXEC_PATH += '/ARM/ARMCC/bin/'
+
+    if BUILD == 'debug':
+        CFLAGS += ' -g -O0'
+        AFLAGS += ' -g'
+    else:
+        CFLAGS += ' -O2'
+
+    CXXFLAGS = CFLAGS 
+    CFLAGS += ' -std=c99'
+
+    POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
+
+elif PLATFORM == 'iar':
+    # toolchains
+    CC = 'iccarm'
+    CXX = 'iccarm'
+    AS = 'iasmarm'
+    AR = 'iarchive'
+    LINK = 'ilinkarm'
+    TARGET_EXT = 'out'
+
+    DEVICE = '-Dewarm'
+
+    CFLAGS = DEVICE
+    CFLAGS += ' --diag_suppress Pa050'
+    CFLAGS += ' --no_cse'
+    CFLAGS += ' --no_unroll'
+    CFLAGS += ' --no_inline'
+    CFLAGS += ' --no_code_motion'
+    CFLAGS += ' --no_tbaa'
+    CFLAGS += ' --no_clustering'
+    CFLAGS += ' --no_scheduling'
+    CFLAGS += ' --endian=little'
+    CFLAGS += ' --cpu=Cortex-M4'
+    CFLAGS += ' -e'
+    CFLAGS += ' --fpu=VFPv4_sp'
+    CFLAGS += ' --dlib_config "' + EXEC_PATH + '/arm/INC/c/DLib_Config_Normal.h"'
+    CFLAGS += ' --silent'
+
+    AFLAGS = DEVICE
+    AFLAGS += ' -s+'
+    AFLAGS += ' -w+'
+    AFLAGS += ' -r'
+    AFLAGS += ' --cpu Cortex-M4'
+    AFLAGS += ' --fpu VFPv4_sp'
+    AFLAGS += ' -S'
+
+    if BUILD == 'debug':
+        CFLAGS += ' --debug'
+        CFLAGS += ' -On'
+    else:
+        CFLAGS += ' -Oh'
+
+    LFLAGS = ' --config "board/linker_scripts/link.icf"'
+    LFLAGS += ' --entry __iar_program_start'
+
+    CXXFLAGS = CFLAGS
+    
+    EXEC_PATH = EXEC_PATH + '/arm/bin/'
+    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
diff --git a/bsp/stm32/stm32l412-st-nucleo/template.ewp b/bsp/stm32/stm32l412-st-nucleo/template.ewp
new file mode 100644
index 0000000000..f390ad7bc1
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/template.ewp
@@ -0,0 +1,2031 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<project>
+    <fileVersion>3</fileVersion>
+    <configuration>
+        <name>rt-thread</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>1</debug>
+        <settings>
+            <name>General</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>ExePath</name>
+                    <state>build\iar\Exe</state>
+                </option>
+                <option>
+                    <name>ObjPath</name>
+                    <state>build\iar\Obj</state>
+                </option>
+                <option>
+                    <name>ListPath</name>
+                    <state>build\iar\List</state>
+                </option>
+                <option>
+                    <name>GEndianMode</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>Input description</name>
+                    <state>Automatic choice of formatter, without multibyte support.</state>
+                </option>
+                <option>
+                    <name>Output description</name>
+                    <state>Automatic choice of formatter, without multibyte support.</state>
+                </option>
+                <option>
+                    <name>GOutputBinary</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCoreOrChip</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelect</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelectSlave</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RTDescription</name>
+                    <state>Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod.</state>
+                </option>
+                <option>
+                    <name>OGProductVersion</name>
+                    <state>6.30.6.53380</state>
+                </option>
+                <option>
+                    <name>OGLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>GeneralEnableMisra</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVerbose</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGChipSelectEditMenu</name>
+                    <state>STM32L475VE	ST STM32L475VE</state>
+                </option>
+                <option>
+                    <name>GenLowLevelInterface</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GEndianModeBE</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGBufferedTerminalOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenStdoutInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>RTConfigPath2</name>
+                    <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h</state>
+                </option>
+                <option>
+                    <name>GBECoreSlave</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGUseCmsis</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGUseCmsisDspLib</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibThreads</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CoreVariant</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>GFPUDeviceSlave</name>
+                    <state>STM32L475VE	ST STM32L475VE</state>
+                </option>
+                <option>
+                    <name>FPU2</name>
+                    <version>0</version>
+                    <state>4</state>
+                </option>
+                <option>
+                    <name>NrRegs</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>NEON</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUCoreSlave2</name>
+                    <version>25</version>
+                    <state>39</state>
+                </option>
+                <option>
+                    <name>OGCMSISPackSelectDevice</name>
+                </option>
+                <option>
+                    <name>OgLibHeap</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGLibAdditionalLocale</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenLocaleTags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GenLocaleDisplayOnly</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DSPExtension</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ICCARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>34</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>CCOptimizationNoSizeConstraints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCPreprocFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocComments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMnemonics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMessages</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagSuppress</name>
+                    <state>Pa050</state>
+                </option>
+                <option>
+                    <name>CCDiagRemark</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagWarning</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagError</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCAllowList</name>
+                    <version>1</version>
+                    <state>00000000</state>
+                </option>
+                <option>
+                    <name>CCDebugInfo</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IEndianMode</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLangConformance</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSignedPlainChar</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRequirePrototypes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagWarnAreErr</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCompilerRuntimeInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>CCLibConfigHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>PreInclude</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CompilerMisraOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIncludePath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCStdIncCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCodeSection</name>
+                    <state>.text</state>
+                </option>
+                <option>
+                    <name>IProcessorMode2</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptLevel</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptStrategy</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptLevelSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>CCPosIndRopi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndRwpi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndNoDynInit</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccLang</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCDialect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccAllowVLA</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccStaticDestr</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCppInlineSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccFloatSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptStrategySlave</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCGuardCalls</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccExceptions2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccRTTI2</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>AARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>10</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>AObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>ACaseSensitivity</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacroChars</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnWhat</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnOne</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ADebug</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AltRegisterNames</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ADefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AList</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AListHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AListing</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Includes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacDefs</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacExps</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacExec</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OnlyAssed</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MultiLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLengthCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLength</name>
+                    <state>80</state>
+                </option>
+                <option>
+                    <name>TabSpacing</name>
+                    <state>8</state>
+                </option>
+                <option>
+                    <name>AXRef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDefines</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefInternal</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDual</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AOutputFile</name>
+                    <state>$FILE_BNAME$.o</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsEdit</name>
+                    <state>100</state>
+                </option>
+                <option>
+                    <name>AIgnoreStdInclude</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AUserIncludes</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AExtraOptionsCheckV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AExtraOptionsV2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AsmNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>OBJCOPY</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>OOCOutputFormat</name>
+                    <version>3</version>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>OCOutputOverride</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCOutputFile</name>
+                    <state>../../../rtthread.bin</state>
+                </option>
+                <option>
+                    <name>OOCCommandLineProducer</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCObjCopyEnable</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CUSTOM</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <extensions></extensions>
+                <cmdline></cmdline>
+                <hasPrio>0</hasPrio>
+            </data>
+        </settings>
+        <settings>
+            <name>BICOMP</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+        <settings>
+            <name>BUILDACTION</name>
+            <archiveVersion>1</archiveVersion>
+            <data>
+                <prebuild></prebuild>
+                <postbuild></postbuild>
+            </data>
+        </settings>
+        <settings>
+            <name>ILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>20</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>IlinkLibIOConfig</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>XLinkMisraHandler</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkInputFileSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOutputFile</name>
+                    <state>project.out</state>
+                </option>
+                <option>
+                    <name>IlinkDebugInfoEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkKeepSymbols</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySymbol</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySegment</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryAlign</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkConfigDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkMapFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogInitialization</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogModule</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogSection</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogVeneer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfOverride</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile</name>
+                    <state>$PROJ_DIR$\board\linker_scripts\link.icf</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFileSlave</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkSuppressDiags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsRem</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsWarn</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsErr</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkWarningsAreErrors</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkUseExtraOptions</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkLowLevelInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAutoLibEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAdditionalLibs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkOverrideProgramEntryLabel</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabelSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabel</name>
+                    <state>__iar_program_start</state>
+                </option>
+                <option>
+                    <name>DoFill</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>FillerByte</name>
+                    <state>0xFF</state>
+                </option>
+                <option>
+                    <name>FillerStart</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>FillerEnd</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>CrcSize</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcAlign</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcPoly</name>
+                    <state>0x11021</state>
+                </option>
+                <option>
+                    <name>CrcCompl</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcBitOrder</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcInitialValue</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>DoCrc</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkBufferedTerminalOutput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkStdoutInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcFullSize</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIElfToolPostProcess</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogAutoLibSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogRedirSymbols</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogUnusedFragments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcReverseByteOrder</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcUseAsInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptInline</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsAllow</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsForce</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptMergeDuplSections</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptUseVfe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptForceVfe</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackAnalysisEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackControlFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkStackCallGraphFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CrcAlgorithm</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcUnitSize</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkThreadsSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLogCallGraph</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile_AltDefault</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkHeapSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLocaleSelect</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IARCHIVE</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>1</debug>
+                <option>
+                    <name>IarchiveInputs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IarchiveOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IarchiveOutput</name>
+                    <state>###Unitialized###</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>BILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+    </configuration>
+    <configuration>
+        <name>Release</name>
+        <toolchain>
+            <name>ARM</name>
+        </toolchain>
+        <debug>0</debug>
+        <settings>
+            <name>General</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <version>29</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>ExePath</name>
+                    <state>Release\Exe</state>
+                </option>
+                <option>
+                    <name>ObjPath</name>
+                    <state>Release\Obj</state>
+                </option>
+                <option>
+                    <name>ListPath</name>
+                    <state>Release\List</state>
+                </option>
+                <option>
+                    <name>GEndianMode</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>Input description</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>Output description</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GOutputBinary</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCoreOrChip</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelect</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibSelectSlave</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>RTDescription</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OGProductVersion</name>
+                    <state>6.30.6.53380</state>
+                </option>
+                <option>
+                    <name>OGLastSavedByProductVersion</name>
+                    <state>8.11.3.13977</state>
+                </option>
+                <option>
+                    <name>GeneralEnableMisra</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVerbose</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGChipSelectEditMenu</name>
+                    <state>Default	None</state>
+                </option>
+                <option>
+                    <name>GenLowLevelInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GEndianModeBE</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGBufferedTerminalOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenStdoutInterface</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>GeneralMisraVer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GeneralMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>RTConfigPath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GBECoreSlave</name>
+                    <version>25</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OGUseCmsis</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGUseCmsisDspLib</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GRuntimeLibThreads</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CoreVariant</name>
+                    <version>25</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUDeviceSlave</name>
+                    <state>Default	None</state>
+                </option>
+                <option>
+                    <name>FPU2</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>NrRegs</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>NEON</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GFPUCoreSlave2</name>
+                    <version>25</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGCMSISPackSelectDevice</name>
+                </option>
+                <option>
+                    <name>OgLibHeap</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGLibAdditionalLocale</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGPrintfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfVariant</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OGScanfMultibyteSupport</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>GenLocaleTags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>GenLocaleDisplayOnly</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DSPExtension</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>ICCARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>34</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>CCOptimizationNoSizeConstraints</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDefines</name>
+                </option>
+                <option>
+                    <name>CCPreprocFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocComments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPreprocLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMnemonics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListCMessages</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCListAssSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagSuppress</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagRemark</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagWarning</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCDiagError</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCAllowList</name>
+                    <version>1</version>
+                    <state>11111110</state>
+                </option>
+                <option>
+                    <name>CCDebugInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IEndianMode</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IExtraOptionsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLangConformance</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCSignedPlainChar</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCRequirePrototypes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCDiagWarnAreErr</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCompilerRuntimeInfo</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCLibConfigHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>PreInclude</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CompilerMisraOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCIncludePath2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CCStdIncCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCCodeSection</name>
+                    <state>.text</state>
+                </option>
+                <option>
+                    <name>IProcessorMode2</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCOptLevel</name>
+                    <state>3</state>
+                </option>
+                <option>
+                    <name>CCOptStrategy</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptLevelSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules98</name>
+                    <version>0</version>
+                    <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
+                </option>
+                <option>
+                    <name>CompilerMisraRules04</name>
+                    <version>0</version>
+                    <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
+                </option>
+                <option>
+                    <name>CCPosIndRopi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndRwpi</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCPosIndNoDynInit</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccLang</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCDialect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccAllowVLA</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccStaticDestr</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccCppInlineSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IccFloatSemantics</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCOptStrategySlave</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCGuardCalls</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncSource</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CCEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CCEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccExceptions2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IccRTTI2</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>AARM</name>
+            <archiveVersion>2</archiveVersion>
+            <data>
+                <version>10</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>AObjPrefix</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AEndian</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>ACaseSensitivity</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacroChars</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnWhat</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AWarnOne</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange1</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AWarnRange2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ADebug</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AltRegisterNames</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ADefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AList</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AListHeader</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AListing</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>Includes</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacDefs</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MacExps</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>MacExec</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OnlyAssed</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>MultiLine</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLengthCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>PageLength</name>
+                    <state>80</state>
+                </option>
+                <option>
+                    <name>TabSpacing</name>
+                    <state>8</state>
+                </option>
+                <option>
+                    <name>AXRef</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDefines</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefInternal</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AXRefDual</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AFpuProcessor</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>AOutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>ALimitErrorsCheck</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>ALimitErrorsEdit</name>
+                    <state>100</state>
+                </option>
+                <option>
+                    <name>AIgnoreStdInclude</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AUserIncludes</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AExtraOptionsCheckV2</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>AExtraOptionsV2</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>AsmNoLiteralPool</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>OBJCOPY</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>1</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>OOCOutputFormat</name>
+                    <version>3</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OCOutputOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>OOCOutputFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>OOCCommandLineProducer</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>OOCObjCopyEnable</name>
+                    <state>0</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>CUSTOM</name>
+            <archiveVersion>3</archiveVersion>
+            <data>
+                <extensions></extensions>
+                <cmdline></cmdline>
+                <hasPrio>0</hasPrio>
+            </data>
+        </settings>
+        <settings>
+            <name>BICOMP</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+        <settings>
+            <name>BUILDACTION</name>
+            <archiveVersion>1</archiveVersion>
+            <data>
+                <prebuild></prebuild>
+                <postbuild></postbuild>
+            </data>
+        </settings>
+        <settings>
+            <name>ILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>20</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IlinkLibIOConfig</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>XLinkMisraHandler</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkInputFileSlave</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOutputFile</name>
+                    <state>###Unitialized###</state>
+                </option>
+                <option>
+                    <name>IlinkDebugInfoEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkKeepSymbols</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySymbol</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinarySegment</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkRawBinaryAlign</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkConfigDefines</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkMapFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogFile</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogInitialization</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogModule</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogSection</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogVeneer</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile</name>
+                    <state>lnk0t.icf</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFileSlave</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEnableRemarks</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkSuppressDiags</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsRem</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsWarn</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkTreatAsErr</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkWarningsAreErrors</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkUseExtraOptions</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkExtraOptions</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkLowLevelInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAutoLibEnable</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkAdditionalLibs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkOverrideProgramEntryLabel</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabelSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkProgramEntryLabel</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>DoFill</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>FillerByte</name>
+                    <state>0xFF</state>
+                </option>
+                <option>
+                    <name>FillerStart</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>FillerEnd</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>CrcSize</name>
+                    <version>0</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcAlign</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcPoly</name>
+                    <state>0x11021</state>
+                </option>
+                <option>
+                    <name>CrcCompl</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcBitOrder</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>CrcInitialValue</name>
+                    <state>0x0</state>
+                </option>
+                <option>
+                    <name>DoCrc</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkBE8Slave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkBufferedTerminalOutput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkStdoutInterfaceSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcFullSize</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIElfToolPostProcess</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogAutoLibSelect</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogRedirSymbols</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkLogUnusedFragments</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcReverseByteOrder</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCrcUseAsInput</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptInline</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsAllow</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptExceptionsForce</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkCmsis</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptMergeDuplSections</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkOptUseVfe</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkOptForceVfe</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackAnalysisEnable</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkStackControlFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkStackCallGraphFile</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>CrcAlgorithm</name>
+                    <version>1</version>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>CrcUnitSize</name>
+                    <version>0</version>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkThreadsSlave</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLogCallGraph</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkIcfFile_AltDefault</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IlinkEncInput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutput</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IlinkEncOutputBom</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkHeapSelect</name>
+                    <state>1</state>
+                </option>
+                <option>
+                    <name>IlinkLocaleSelect</name>
+                    <state>1</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>IARCHIVE</name>
+            <archiveVersion>0</archiveVersion>
+            <data>
+                <version>0</version>
+                <wantNonLocal>1</wantNonLocal>
+                <debug>0</debug>
+                <option>
+                    <name>IarchiveInputs</name>
+                    <state></state>
+                </option>
+                <option>
+                    <name>IarchiveOverride</name>
+                    <state>0</state>
+                </option>
+                <option>
+                    <name>IarchiveOutput</name>
+                    <state>###Unitialized###</state>
+                </option>
+            </data>
+        </settings>
+        <settings>
+            <name>BILINK</name>
+            <archiveVersion>0</archiveVersion>
+            <data />
+        </settings>
+    </configuration>
+</project>
diff --git a/bsp/stm32/stm32l412-st-nucleo/template.eww b/bsp/stm32/stm32l412-st-nucleo/template.eww
new file mode 100644
index 0000000000..bd036bb4c9
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/template.eww
@@ -0,0 +1,10 @@
+<?xml version="1.0" encoding="iso-8859-1"?>
+
+<workspace>
+  <project>
+    <path>$WS_DIR$\template.ewp</path>
+  </project>
+  <batchBuild/>
+</workspace>
+
+
diff --git a/bsp/stm32/stm32l412-st-nucleo/template.uvoptx b/bsp/stm32/stm32l412-st-nucleo/template.uvoptx
new file mode 100644
index 0000000000..d18ee55260
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/template.uvoptx
@@ -0,0 +1,186 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_optx.xsd">
+
+  <SchemaVersion>1.0</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Extensions>
+    <cExt>*.c</cExt>
+    <aExt>*.s*; *.src; *.a*</aExt>
+    <oExt>*.obj; *.o</oExt>
+    <lExt>*.lib</lExt>
+    <tExt>*.txt; *.h; *.inc</tExt>
+    <pExt>*.plm</pExt>
+    <CppX>*.cpp</CppX>
+    <nMigrate>0</nMigrate>
+  </Extensions>
+
+  <DaveTm>
+    <dwLowDateTime>0</dwLowDateTime>
+    <dwHighDateTime>0</dwHighDateTime>
+  </DaveTm>
+
+  <Target>
+    <TargetName>rt-thread</TargetName>
+    <ToolsetNumber>0x4</ToolsetNumber>
+    <ToolsetName>ARM-ADS</ToolsetName>
+    <TargetOption>
+      <CLKADS>12000000</CLKADS>
+      <OPTTT>
+        <gFlags>1</gFlags>
+        <BeepAtEnd>1</BeepAtEnd>
+        <RunSim>0</RunSim>
+        <RunTarget>1</RunTarget>
+        <RunAbUc>0</RunAbUc>
+      </OPTTT>
+      <OPTHX>
+        <HexSelection>1</HexSelection>
+        <FlashByte>65535</FlashByte>
+        <HexRangeLowAddress>0</HexRangeLowAddress>
+        <HexRangeHighAddress>0</HexRangeHighAddress>
+        <HexOffset>0</HexOffset>
+      </OPTHX>
+      <OPTLEX>
+        <PageWidth>79</PageWidth>
+        <PageLength>66</PageLength>
+        <TabStop>8</TabStop>
+        <ListingPath>.\build\keil\List\</ListingPath>
+      </OPTLEX>
+      <ListingPage>
+        <CreateCListing>1</CreateCListing>
+        <CreateAListing>1</CreateAListing>
+        <CreateLListing>1</CreateLListing>
+        <CreateIListing>0</CreateIListing>
+        <AsmCond>1</AsmCond>
+        <AsmSymb>1</AsmSymb>
+        <AsmXref>0</AsmXref>
+        <CCond>1</CCond>
+        <CCode>0</CCode>
+        <CListInc>0</CListInc>
+        <CSymb>0</CSymb>
+        <LinkerCodeListing>0</LinkerCodeListing>
+      </ListingPage>
+      <OPTXL>
+        <LMap>1</LMap>
+        <LComments>1</LComments>
+        <LGenerateSymbols>1</LGenerateSymbols>
+        <LLibSym>1</LLibSym>
+        <LLines>1</LLines>
+        <LLocSym>1</LLocSym>
+        <LPubSym>1</LPubSym>
+        <LXref>0</LXref>
+        <LExpSel>0</LExpSel>
+      </OPTXL>
+      <OPTFL>
+        <tvExp>0</tvExp>
+        <tvExpOptDlg>0</tvExpOptDlg>
+        <IsCurrentTarget>1</IsCurrentTarget>
+      </OPTFL>
+      <CpuCode>18</CpuCode>
+      <DebugOpt>
+        <uSim>0</uSim>
+        <uTrg>1</uTrg>
+        <sLdApp>1</sLdApp>
+        <sGomain>1</sGomain>
+        <sRbreak>1</sRbreak>
+        <sRwatch>1</sRwatch>
+        <sRmem>1</sRmem>
+        <sRfunc>1</sRfunc>
+        <sRbox>1</sRbox>
+        <tLdApp>1</tLdApp>
+        <tGomain>1</tGomain>
+        <tRbreak>1</tRbreak>
+        <tRwatch>1</tRwatch>
+        <tRmem>1</tRmem>
+        <tRfunc>0</tRfunc>
+        <tRbox>1</tRbox>
+        <tRtrace>1</tRtrace>
+        <sRSysVw>1</sRSysVw>
+        <tRSysVw>1</tRSysVw>
+        <sRunDeb>0</sRunDeb>
+        <sLrtime>0</sLrtime>
+        <nTsel>5</nTsel>
+        <sDll></sDll>
+        <sDllPa></sDllPa>
+        <sDlgDll></sDlgDll>
+        <sDlgPa></sDlgPa>
+        <sIfile></sIfile>
+        <tDll></tDll>
+        <tDllPa></tDllPa>
+        <tDlgDll></tDlgDll>
+        <tDlgPa></tDlgPa>
+        <tIfile></tIfile>
+        <pMon>STLink\ST-LINKIII-KEIL_SWO.dll</pMon>
+      </DebugOpt>
+      <TargetDriverDllRegistry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>ST-LINKIII-KEIL_SWO</Key>
+          <Name>-U066AFF534854845187093307 -O206 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_256 -FL040000 -FS08000000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
+        </SetRegEntry>
+        <SetRegEntry>
+          <Number>0</Number>
+          <Key>JL2CM3</Key>
+          <Name>-U -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32L475VETx$CMSIS\Flash\STM32L4xx_512.FLM)</Name>
+        </SetRegEntry>
+      </TargetDriverDllRegistry>
+      <Breakpoint/>
+      <Tracepoint>
+        <THDelay>0</THDelay>
+      </Tracepoint>
+      <DebugFlag>
+        <trace>0</trace>
+        <periodic>0</periodic>
+        <aLwin>0</aLwin>
+        <aCover>0</aCover>
+        <aSer1>0</aSer1>
+        <aSer2>0</aSer2>
+        <aPa>0</aPa>
+        <viewmode>0</viewmode>
+        <vrSel>0</vrSel>
+        <aSym>0</aSym>
+        <aTbox>0</aTbox>
+        <AscS1>0</AscS1>
+        <AscS2>0</AscS2>
+        <AscS3>0</AscS3>
+        <aSer3>0</aSer3>
+        <eProf>0</eProf>
+        <aLa>0</aLa>
+        <aPa1>0</aPa1>
+        <AscS4>0</AscS4>
+        <aSer4>0</aSer4>
+        <StkLoc>0</StkLoc>
+        <TrcWin>0</TrcWin>
+        <newCpu>0</newCpu>
+        <uProt>0</uProt>
+      </DebugFlag>
+      <LintExecutable></LintExecutable>
+      <LintConfigFile></LintConfigFile>
+      <bLintAuto>0</bLintAuto>
+      <Lin2Executable></Lin2Executable>
+      <Lin2ConfigFile></Lin2ConfigFile>
+      <bLin2Auto>0</bLin2Auto>
+      <DebugDescription>
+        <Enable>1</Enable>
+        <EnableLog>0</EnableLog>
+        <Protocol>2</Protocol>
+        <DbgClock>10000000</DbgClock>
+      </DebugDescription>
+    </TargetOption>
+  </Target>
+
+  <Group>
+    <GroupName>Source Group 1</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+  </Group>
+
+</ProjectOpt>
diff --git a/bsp/stm32/stm32l412-st-nucleo/template.uvprojx b/bsp/stm32/stm32l412-st-nucleo/template.uvprojx
new file mode 100644
index 0000000000..01e792faf7
--- /dev/null
+++ b/bsp/stm32/stm32l412-st-nucleo/template.uvprojx
@@ -0,0 +1,386 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
+<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
+  <SchemaVersion>2.1</SchemaVersion>
+
+  <Header>### uVision Project, (C) Keil Software</Header>
+
+  <Targets>
+    <Target>
+      <TargetName>rt-thread</TargetName>
+      <ToolsetNumber>0x4</ToolsetNumber>
+      <ToolsetName>ARM-ADS</ToolsetName>
+      <pCCUsed>5060300::V5.06 update 3 (build 300)::ARMCC</pCCUsed>
+      <TargetOption>
+        <TargetCommonOption>
+          <Device>STM32L432KCUx</Device>
+          <Vendor>STMicroelectronics</Vendor>
+          <PackID>Keil.STM32L4xx_DFP.2.0.0</PackID>
+          <PackURL>http://www.keil.com/pack</PackURL>
+          <Cpu>IRAM(0x20000000,0x0000C000) IRAM2(0x10000000,0x00004000) IROM(0x08000000,0x00040000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM))</FlashDriverDll>
+          <DeviceId>0</DeviceId>
+          <RegisterFile>$$Device:STM32L432KCUx$Drivers\CMSIS\Device\ST\STM32L4xx\Include\stm32l4xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:STM32L432KCUx$CMSIS\SVD\STM32L4x2.svd</SFDFile>
+          <bCustSvd>0</bCustSvd>
+          <UseEnv>0</UseEnv>
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
+          <TargetStatus>
+            <Error>0</Error>
+            <ExitCodeStop>0</ExitCodeStop>
+            <ButtonStop>0</ButtonStop>
+            <NotGenerated>0</NotGenerated>
+            <InvalidFlash>1</InvalidFlash>
+          </TargetStatus>
+          <OutputDirectory>.\build\keil\Obj\</OutputDirectory>
+          <OutputName>rt-thread</OutputName>
+          <CreateExecutable>1</CreateExecutable>
+          <CreateLib>0</CreateLib>
+          <CreateHexFile>1</CreateHexFile>
+          <DebugInformation>1</DebugInformation>
+          <BrowseInformation>1</BrowseInformation>
+          <ListingPath>.\build\keil\List\</ListingPath>
+          <HexFormatSelection>1</HexFormatSelection>
+          <Merge32K>0</Merge32K>
+          <CreateBatchFile>0</CreateBatchFile>
+          <BeforeCompile>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopU1X>0</nStopU1X>
+            <nStopU2X>0</nStopU2X>
+          </BeforeCompile>
+          <BeforeMake>
+            <RunUserProg1>0</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopB1X>0</nStopB1X>
+            <nStopB2X>0</nStopB2X>
+          </BeforeMake>
+          <AfterMake>
+            <RunUserProg1>1</RunUserProg1>
+            <RunUserProg2>0</RunUserProg2>
+            <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
+            <UserProg2Name></UserProg2Name>
+            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
+            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
+            <nStopA1X>0</nStopA1X>
+            <nStopA2X>0</nStopA2X>
+          </AfterMake>
+          <SelectedForBatchBuild>0</SelectedForBatchBuild>
+          <SVCSIdString></SVCSIdString>
+        </TargetCommonOption>
+        <CommonProperty>
+          <UseCPPCompiler>0</UseCPPCompiler>
+          <RVCTCodeConst>0</RVCTCodeConst>
+          <RVCTZI>0</RVCTZI>
+          <RVCTOtherData>0</RVCTOtherData>
+          <ModuleSelection>0</ModuleSelection>
+          <IncludeInBuild>1</IncludeInBuild>
+          <AlwaysBuild>0</AlwaysBuild>
+          <GenerateAssemblyFile>0</GenerateAssemblyFile>
+          <AssembleAssemblyFile>0</AssembleAssemblyFile>
+          <PublicsOnly>0</PublicsOnly>
+          <StopOnExitCode>3</StopOnExitCode>
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
+          <ComprImg>1</ComprImg>
+        </CommonProperty>
+        <DllOption>
+          <SimDllName>SARMCM3.DLL</SimDllName>
+          <SimDllArguments> -REMAP -MPU</SimDllArguments>
+          <SimDlgDll>DCM.DLL</SimDlgDll>
+          <SimDlgDllArguments>-pCM4</SimDlgDllArguments>
+          <TargetDllName>SARMCM3.DLL</TargetDllName>
+          <TargetDllArguments> -MPU</TargetDllArguments>
+          <TargetDlgDll>TCM.DLL</TargetDlgDll>
+          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
+        </DllOption>
+        <DebugOption>
+          <OPTHX>
+            <HexSelection>1</HexSelection>
+            <HexRangeLowAddress>0</HexRangeLowAddress>
+            <HexRangeHighAddress>0</HexRangeHighAddress>
+            <HexOffset>0</HexOffset>
+            <Oh166RecLen>16</Oh166RecLen>
+          </OPTHX>
+        </DebugOption>
+        <Utilities>
+          <Flash1>
+            <UseTargetDll>1</UseTargetDll>
+            <UseExternalTool>0</UseExternalTool>
+            <RunIndependent>0</RunIndependent>
+            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
+            <Capability>1</Capability>
+            <DriverSelection>4096</DriverSelection>
+          </Flash1>
+          <bUseTDR>1</bUseTDR>
+          <Flash2>BIN\UL2CM3.DLL</Flash2>
+          <Flash3>"" ()</Flash3>
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
+          <FcArmLst>0</FcArmLst>
+        </Utilities>
+        <TargetArmAds>
+          <ArmAdsMisc>
+            <GenerateListings>0</GenerateListings>
+            <asHll>1</asHll>
+            <asAsm>1</asAsm>
+            <asMacX>1</asMacX>
+            <asSyms>1</asSyms>
+            <asFals>1</asFals>
+            <asDbgD>1</asDbgD>
+            <asForm>1</asForm>
+            <ldLst>0</ldLst>
+            <ldmm>1</ldmm>
+            <ldXref>1</ldXref>
+            <BigEnd>0</BigEnd>
+            <AdsALst>1</AdsALst>
+            <AdsACrf>1</AdsACrf>
+            <AdsANop>0</AdsANop>
+            <AdsANot>0</AdsANot>
+            <AdsLLst>1</AdsLLst>
+            <AdsLmap>1</AdsLmap>
+            <AdsLcgr>1</AdsLcgr>
+            <AdsLsym>1</AdsLsym>
+            <AdsLszi>1</AdsLszi>
+            <AdsLtoi>1</AdsLtoi>
+            <AdsLsun>1</AdsLsun>
+            <AdsLven>1</AdsLven>
+            <AdsLsxf>1</AdsLsxf>
+            <RvctClst>0</RvctClst>
+            <GenPPlst>0</GenPPlst>
+            <AdsCpuType>"Cortex-M4"</AdsCpuType>
+            <RvctDeviceName></RvctDeviceName>
+            <mOS>0</mOS>
+            <uocRom>0</uocRom>
+            <uocRam>0</uocRam>
+            <hadIROM>1</hadIROM>
+            <hadIRAM>1</hadIRAM>
+            <hadXRAM>0</hadXRAM>
+            <uocXRam>0</uocXRam>
+            <RvdsVP>2</RvdsVP>
+            <hadIRAM2>1</hadIRAM2>
+            <hadIROM2>0</hadIROM2>
+            <StupSel>8</StupSel>
+            <useUlib>0</useUlib>
+            <EndSel>0</EndSel>
+            <uLtcg>0</uLtcg>
+            <nSecure>0</nSecure>
+            <RoSelD>3</RoSelD>
+            <RwSelD>3</RwSelD>
+            <CodeSel>0</CodeSel>
+            <OptFeed>0</OptFeed>
+            <NoZi1>0</NoZi1>
+            <NoZi2>0</NoZi2>
+            <NoZi3>0</NoZi3>
+            <NoZi4>0</NoZi4>
+            <NoZi5>0</NoZi5>
+            <Ro1Chk>0</Ro1Chk>
+            <Ro2Chk>0</Ro2Chk>
+            <Ro3Chk>0</Ro3Chk>
+            <Ir1Chk>1</Ir1Chk>
+            <Ir2Chk>0</Ir2Chk>
+            <Ra1Chk>0</Ra1Chk>
+            <Ra2Chk>0</Ra2Chk>
+            <Ra3Chk>0</Ra3Chk>
+            <Im1Chk>1</Im1Chk>
+            <Im2Chk>0</Im2Chk>
+            <OnChipMemories>
+              <Ocm1>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm1>
+              <Ocm2>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm2>
+              <Ocm3>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm3>
+              <Ocm4>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm4>
+              <Ocm5>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm5>
+              <Ocm6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </Ocm6>
+              <IRAM>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0xc000</Size>
+              </IRAM>
+              <IROM>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x40000</Size>
+              </IROM>
+              <XRAM>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </XRAM>
+              <OCR_RVCT1>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT1>
+              <OCR_RVCT2>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT2>
+              <OCR_RVCT3>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT3>
+              <OCR_RVCT4>
+                <Type>1</Type>
+                <StartAddress>0x8000000</StartAddress>
+                <Size>0x40000</Size>
+              </OCR_RVCT4>
+              <OCR_RVCT5>
+                <Type>1</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT5>
+              <OCR_RVCT6>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT6>
+              <OCR_RVCT7>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT7>
+              <OCR_RVCT8>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT8>
+              <OCR_RVCT9>
+                <Type>0</Type>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x10000</Size>
+              </OCR_RVCT9>
+              <OCR_RVCT10>
+                <Type>0</Type>
+                <StartAddress>0x0</StartAddress>
+                <Size>0x0</Size>
+              </OCR_RVCT10>
+            </OnChipMemories>
+            <RvctStartVector></RvctStartVector>
+          </ArmAdsMisc>
+          <Cads>
+            <interw>1</interw>
+            <Optim>1</Optim>
+            <oTime>0</oTime>
+            <SplitLS>0</SplitLS>
+            <OneElfS>1</OneElfS>
+            <Strict>0</Strict>
+            <EnumInt>0</EnumInt>
+            <PlainCh>0</PlainCh>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <wLevel>0</wLevel>
+            <uThumb>0</uThumb>
+            <uSurpInc>0</uSurpInc>
+            <uC99>1</uC99>
+            <useXO>0</useXO>
+            <v6Lang>1</v6Lang>
+            <v6LangP>1</v6LangP>
+            <vShortEn>1</vShortEn>
+            <vShortWch>1</vShortWch>
+            <v6Lto>0</v6Lto>
+            <v6WtE>0</v6WtE>
+            <v6Rtti>0</v6Rtti>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Cads>
+          <Aads>
+            <interw>1</interw>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <thumb>0</thumb>
+            <SplitLS>0</SplitLS>
+            <SwStkChk>0</SwStkChk>
+            <NoWarn>0</NoWarn>
+            <uSurpInc>0</uSurpInc>
+            <useXO>0</useXO>
+            <uClangAs>0</uClangAs>
+            <VariousControls>
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
+            </VariousControls>
+          </Aads>
+          <LDads>
+            <umfTarg>0</umfTarg>
+            <Ropi>0</Ropi>
+            <Rwpi>0</Rwpi>
+            <noStLib>0</noStLib>
+            <RepFail>1</RepFail>
+            <useFile>0</useFile>
+            <TextAddressRange>0x08000000</TextAddressRange>
+            <DataAddressRange>0x20000000</DataAddressRange>
+            <pXoBase></pXoBase>
+            <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
+          </LDads>
+        </TargetArmAds>
+      </TargetOption>
+      <Groups>
+        <Group>
+          <GroupName>Source Group 1</GroupName>
+        </Group>
+      </Groups>
+    </Target>
+  </Targets>
+
+</Project>

From 03eb616ff6f5227efd6bb786f33294283bf96246 Mon Sep 17 00:00:00 2001
From: Bernard Xiong <bernard.xiong@gmail.com>
Date: Fri, 24 Apr 2020 08:46:56 +0800
Subject: [PATCH 54/83] [tools] fix c99/siginfo_t issue caused by gcc_version

---
 tools/utils.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/tools/utils.py b/tools/utils.py
index 9459396544..67ce098ccd 100644
--- a/tools/utils.py
+++ b/tools/utils.py
@@ -273,7 +273,7 @@ def VersionCmp(ver1, ver2):
 
 def GCCC99Patch(cflags):
     import building
-    gcc_version = building.GetDepend('GCC_VERSION')
+    gcc_version = building.GetDepend('GCC_VERSION_STR')
     if gcc_version:
         gcc_version = gcc_version.replace('"', '')
     if VersionCmp(gcc_version, "4.8.0") == 1:

From db327dc2e6736843a41012b3903df2dd69cc432a Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Fri, 24 Apr 2020 21:58:06 +0800
Subject: [PATCH 55/83] [BSP] Adjust RCC for stm32l412-st-nucleo BSP

---
 bsp/stm32/stm32l412-st-nucleo/README.md           |  2 +-
 bsp/stm32/stm32l412-st-nucleo/applications/main.c | 12 ++++++------
 bsp/stm32/stm32l412-st-nucleo/board/board.c       |  3 +--
 3 files changed, 8 insertions(+), 9 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/README.md b/bsp/stm32/stm32l412-st-nucleo/README.md
index 73b83e6fee..ce4af7d1f8 100644
--- a/bsp/stm32/stm32l412-st-nucleo/README.md
+++ b/bsp/stm32/stm32l412-st-nucleo/README.md
@@ -86,7 +86,7 @@ USB 虚拟 COM 端口默认连接串口 2，在终端工具里打开相应的串
 ```bash
  \ | /
 - RT -     Thread Operating System
- / | \     4.0.0 build Jan  9 2020
+ / | \     4.0.3 build Apr 24 2020
  2006 - 2020 Copyright by rt-thread team
 msh >
 ```
diff --git a/bsp/stm32/stm32l412-st-nucleo/applications/main.c b/bsp/stm32/stm32l412-st-nucleo/applications/main.c
index ad5174ccb7..2511e7a3bc 100644
--- a/bsp/stm32/stm32l412-st-nucleo/applications/main.c
+++ b/bsp/stm32/stm32l412-st-nucleo/applications/main.c
@@ -12,20 +12,20 @@
 #include <rtdevice.h>
 #include <board.h>
 
-/* defined the LED0 pin: PB3 */
-#define LED0_PIN    GET_PIN(B, 3)
+/* defined the LD4 pin: PB13 */
+#define LD4_PIN    GET_PIN(B, 13)
 
 int main(void)
 {
     int count = 1;
-    /* set LED0 pin mode to output */
-    rt_pin_mode(LED0_PIN, PIN_MODE_OUTPUT);
+    /* set LD4 pin mode to output */
+    rt_pin_mode(LD4_PIN, PIN_MODE_OUTPUT);
 
     while (count++)
     {
-        rt_pin_write(LED0_PIN, PIN_HIGH);
+        rt_pin_write(LD4_PIN, PIN_HIGH);
         rt_thread_mdelay(500);
-        rt_pin_write(LED0_PIN, PIN_LOW);
+        rt_pin_write(LD4_PIN, PIN_LOW);
         rt_thread_mdelay(500);
     }
 
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/board.c b/bsp/stm32/stm32l412-st-nucleo/board/board.c
index f1896c3dc5..70a17da702 100644
--- a/bsp/stm32/stm32l412-st-nucleo/board/board.c
+++ b/bsp/stm32/stm32l412-st-nucleo/board/board.c
@@ -33,8 +33,7 @@ void SystemClock_Config(void)
   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
   RCC_OscInitStruct.PLL.PLLM = 1;
-  RCC_OscInitStruct.PLL.PLLN = 16;
-  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
+  RCC_OscInitStruct.PLL.PLLN = 40;
   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)

From d47f03788fc8dd50e75b30b33dae9085f7e2ebe1 Mon Sep 17 00:00:00 2001
From: luhuadong <870179822@qq.com>
Date: Fri, 24 Apr 2020 23:43:28 +0800
Subject: [PATCH 56/83] [BSP] update stm32l412-st-nucleo mdk5 project

---
 bsp/stm32/stm32l412-st-nucleo/project.uvoptx  | 928 +++++++++++++++++-
 bsp/stm32/stm32l412-st-nucleo/project.uvprojx | 251 ++---
 2 files changed, 985 insertions(+), 194 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvoptx b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
index d18ee55260..6d8b572748 100644
--- a/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
@@ -73,7 +73,7 @@
         <LExpSel>0</LExpSel>
       </OPTXL>
       <OPTFL>
-        <tvExp>0</tvExp>
+        <tvExp>1</tvExp>
         <tvExpOptDlg>0</tvExpOptDlg>
         <IsCurrentTarget>1</IsCurrentTarget>
       </OPTFL>
@@ -100,7 +100,10 @@
         <tRSysVw>1</tRSysVw>
         <sRunDeb>0</sRunDeb>
         <sLrtime>0</sLrtime>
-        <nTsel>5</nTsel>
+        <bEvRecOn>1</bEvRecOn>
+        <bSchkAxf>0</bSchkAxf>
+        <bTchkAxf>0</bTchkAxf>
+        <nTsel>6</nTsel>
         <sDll></sDll>
         <sDllPa></sDllPa>
         <sDlgDll></sDlgDll>
@@ -117,17 +120,12 @@
         <SetRegEntry>
           <Number>0</Number>
           <Key>ST-LINKIII-KEIL_SWO</Key>
-          <Name>-U066AFF534854845187093307 -O206 -S0 -C0 -A0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
+          <Name>-U0672FF495649657867191218 -O206 -SF10000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("") -D00(00000000) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8000 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
         </SetRegEntry>
         <SetRegEntry>
           <Number>0</Number>
           <Key>UL2CM3</Key>
-          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_256 -FL040000 -FS08000000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM)</Name>
-        </SetRegEntry>
-        <SetRegEntry>
-          <Number>0</Number>
-          <Key>JL2CM3</Key>
-          <Name>-U -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_512.FLM -FS08000000 -FL080000 -FP0($$Device:STM32L475VETx$CMSIS\Flash\STM32L4xx_512.FLM)</Name>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_128 -FL020000 -FS08000000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
         </SetRegEntry>
       </TargetDriverDllRegistry>
       <Breakpoint/>
@@ -163,11 +161,19 @@
       <LintExecutable></LintExecutable>
       <LintConfigFile></LintConfigFile>
       <bLintAuto>0</bLintAuto>
-      <Lin2Executable></Lin2Executable>
-      <Lin2ConfigFile></Lin2ConfigFile>
-      <bLin2Auto>0</bLin2Auto>
+      <bAutoGenD>0</bAutoGenD>
+      <LntExFlags>0</LntExFlags>
+      <pMisraName></pMisraName>
+      <pszMrule></pszMrule>
+      <pSingCmds></pSingCmds>
+      <pMultCmds></pMultCmds>
+      <pMisraNamep></pMisraNamep>
+      <pszMrulep></pszMrulep>
+      <pSingCmdsp></pSingCmdsp>
+      <pMultCmdsp></pMultCmdsp>
       <DebugDescription>
         <Enable>1</Enable>
+        <EnableFlashSeq>0</EnableFlashSeq>
         <EnableLog>0</EnableLog>
         <Protocol>2</Protocol>
         <DbgClock>10000000</DbgClock>
@@ -176,11 +182,907 @@
   </Target>
 
   <Group>
-    <GroupName>Source Group 1</GroupName>
+    <GroupName>Kernel</GroupName>
     <tvExp>0</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>1</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\clock.c</PathWithFileName>
+      <FilenameWithoutPath>clock.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>2</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\components.c</PathWithFileName>
+      <FilenameWithoutPath>components.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>3</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\cpu.c</PathWithFileName>
+      <FilenameWithoutPath>cpu.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>4</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
+      <FilenameWithoutPath>device.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>5</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\idle.c</PathWithFileName>
+      <FilenameWithoutPath>idle.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>6</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\ipc.c</PathWithFileName>
+      <FilenameWithoutPath>ipc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>7</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\irq.c</PathWithFileName>
+      <FilenameWithoutPath>irq.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>8</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\kservice.c</PathWithFileName>
+      <FilenameWithoutPath>kservice.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>9</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mem.c</PathWithFileName>
+      <FilenameWithoutPath>mem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>10</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\mempool.c</PathWithFileName>
+      <FilenameWithoutPath>mempool.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>11</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\object.c</PathWithFileName>
+      <FilenameWithoutPath>object.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>12</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\scheduler.c</PathWithFileName>
+      <FilenameWithoutPath>scheduler.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>13</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\signal.c</PathWithFileName>
+      <FilenameWithoutPath>signal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>14</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\thread.c</PathWithFileName>
+      <FilenameWithoutPath>thread.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>1</GroupNumber>
+      <FileNumber>15</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\src\timer.c</PathWithFileName>
+      <FilenameWithoutPath>timer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Applications</GroupName>
+    <tvExp>1</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>2</GroupNumber>
+      <FileNumber>16</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>applications\main.c</PathWithFileName>
+      <FilenameWithoutPath>main.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>Drivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>17</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\board.c</PathWithFileName>
+      <FilenameWithoutPath>board.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>18</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>board\CubeMX_Config\Src\stm32l4xx_hal_msp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_msp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>19</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l432xx.s</PathWithFileName>
+      <FilenameWithoutPath>startup_stm32l432xx.s</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>20</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_gpio.c</PathWithFileName>
+      <FilenameWithoutPath>drv_gpio.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>21</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_usart.c</PathWithFileName>
+      <FilenameWithoutPath>drv_usart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>3</GroupNumber>
+      <FileNumber>22</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\HAL_Drivers\drv_common.c</PathWithFileName>
+      <FilenameWithoutPath>drv_common.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>cpu</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>23</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\backtrace.c</PathWithFileName>
+      <FilenameWithoutPath>backtrace.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>24</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\div0.c</PathWithFileName>
+      <FilenameWithoutPath>div0.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>25</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\common\showmem.c</PathWithFileName>
+      <FilenameWithoutPath>showmem.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>26</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\cpuport.c</PathWithFileName>
+      <FilenameWithoutPath>cpuport.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>4</GroupNumber>
+      <FileNumber>27</FileNumber>
+      <FileType>2</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\libcpu\arm\cortex-m4\context_rvds.S</PathWithFileName>
+      <FilenameWithoutPath>context_rvds.S</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>DeviceDrivers</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>28</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\misc\pin.c</PathWithFileName>
+      <FilenameWithoutPath>pin.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>29</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\rtc\rtc.c</PathWithFileName>
+      <FilenameWithoutPath>rtc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>30</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\serial\serial.c</PathWithFileName>
+      <FilenameWithoutPath>serial.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>31</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\completion.c</PathWithFileName>
+      <FilenameWithoutPath>completion.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>32</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\dataqueue.c</PathWithFileName>
+      <FilenameWithoutPath>dataqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>33</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\pipe.c</PathWithFileName>
+      <FilenameWithoutPath>pipe.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>34</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringblk_buf.c</PathWithFileName>
+      <FilenameWithoutPath>ringblk_buf.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>35</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\ringbuffer.c</PathWithFileName>
+      <FilenameWithoutPath>ringbuffer.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>36</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\waitqueue.c</PathWithFileName>
+      <FilenameWithoutPath>waitqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>37</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\src\workqueue.c</PathWithFileName>
+      <FilenameWithoutPath>workqueue.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>5</GroupNumber>
+      <FileNumber>38</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\drivers\watchdog\watchdog.c</PathWithFileName>
+      <FilenameWithoutPath>watchdog.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>finsh</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>39</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\shell.c</PathWithFileName>
+      <FilenameWithoutPath>shell.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>40</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\cmd.c</PathWithFileName>
+      <FilenameWithoutPath>cmd.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>6</GroupNumber>
+      <FileNumber>41</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\finsh\msh.c</PathWithFileName>
+      <FilenameWithoutPath>msh.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>libc</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>42</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\libc.c</PathWithFileName>
+      <FilenameWithoutPath>libc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>43</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\mem_std.c</PathWithFileName>
+      <FilenameWithoutPath>mem_std.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>44</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\armlibc\stubs.c</PathWithFileName>
+      <FilenameWithoutPath>stubs.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>7</GroupNumber>
+      <FileNumber>45</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\..\..\components\libc\compilers\common\time.c</PathWithFileName>
+      <FilenameWithoutPath>time.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+  </Group>
+
+  <Group>
+    <GroupName>STM32_HAL</GroupName>
+    <tvExp>0</tvExp>
+    <tvExpOptDlg>0</tvExpOptDlg>
+    <cbSel>0</cbSel>
+    <RteFlg>0</RteFlg>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>46</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\system_stm32l4xx.c</PathWithFileName>
+      <FilenameWithoutPath>system_stm32l4xx.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>47</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>48</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_comp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_comp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>49</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cortex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_cortex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>50</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_crc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>51</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_crc_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>52</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_cryp.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>53</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_cryp_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>54</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_dma.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>55</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_dma_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>56</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_exti.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_exti.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>57</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_pwr.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>58</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_pwr_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>59</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_rcc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>60</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_rcc_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>61</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rng.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_rng.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>62</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_gpio.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_gpio.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>63</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_uart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>64</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_uart_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>65</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_usart.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>66</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_usart_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>67</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_rtc.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>68</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc_ex.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_rtc_ex.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>69</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_iwdg.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_iwdg.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
+    <File>
+      <GroupNumber>8</GroupNumber>
+      <FileNumber>70</FileNumber>
+      <FileType>1</FileType>
+      <tvExp>0</tvExp>
+      <tvExpOptDlg>0</tvExpOptDlg>
+      <bDave2>0</bDave2>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_wwdg.c</PathWithFileName>
+      <FilenameWithoutPath>stm32l4xx_hal_wwdg.c</FilenameWithoutPath>
+      <RteFlg>0</RteFlg>
+      <bShared>0</bShared>
+    </File>
   </Group>
 
 </ProjectOpt>
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvprojx b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
index 85d9948d49..f00e076f51 100644
--- a/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
@@ -1,42 +1,46 @@
 <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
 <Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">
+
   <SchemaVersion>2.1</SchemaVersion>
+
   <Header>### uVision Project, (C) Keil Software</Header>
+
   <Targets>
     <Target>
       <TargetName>rt-thread</TargetName>
       <ToolsetNumber>0x4</ToolsetNumber>
       <ToolsetName>ARM-ADS</ToolsetName>
-      <pCCUsed>5060300::V5.06 update 3 (build 300)::ARMCC</pCCUsed>
+      <pCCUsed>5060750::V5.06 update 6 (build 750)::ARMCC</pCCUsed>
+      <uAC6>0</uAC6>
       <TargetOption>
         <TargetCommonOption>
-          <Device>STM32L432KCUx</Device>
+          <Device>STM32L412CBTx</Device>
           <Vendor>STMicroelectronics</Vendor>
-          <PackID>Keil.STM32L4xx_DFP.2.0.0</PackID>
-          <PackURL>http://www.keil.com/pack</PackURL>
-          <Cpu>IRAM(0x20000000,0x0000C000) IRAM2(0x10000000,0x00004000) IROM(0x08000000,0x00040000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
-          <FlashUtilSpec />
-          <StartupFile />
-          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32L432KCUx$CMSIS\Flash\STM32L4xx_256.FLM))</FlashDriverDll>
+          <PackID>Keil.STM32L4xx_DFP.2.3.0</PackID>
+          <PackURL>https://www.keil.com/pack/</PackURL>
+          <Cpu>IRAM(0x20000000,0x00008000) IRAM2(0x10000000,0x00002000) IROM(0x08000000,0x00020000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
+          <FlashUtilSpec></FlashUtilSpec>
+          <StartupFile></StartupFile>
+          <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_128 -FS08000000 -FL020000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM))</FlashDriverDll>
           <DeviceId>0</DeviceId>
-          <RegisterFile>$$Device:STM32L432KCUx$Drivers\CMSIS\Device\ST\STM32L4xx\Include\stm32l4xx.h</RegisterFile>
-          <MemoryEnv />
-          <Cmp />
-          <Asm />
-          <Linker />
-          <OHString />
-          <InfinionOptionDll />
-          <SLE66CMisc />
-          <SLE66AMisc />
-          <SLE66LinkerMisc />
-          <SFDFile>$$Device:STM32L432KCUx$CMSIS\SVD\STM32L4x2.svd</SFDFile>
+          <RegisterFile>$$Device:STM32L412CBTx$Drivers\CMSIS\Device\ST\STM32L4xx\Include\stm32l4xx.h</RegisterFile>
+          <MemoryEnv></MemoryEnv>
+          <Cmp></Cmp>
+          <Asm></Asm>
+          <Linker></Linker>
+          <OHString></OHString>
+          <InfinionOptionDll></InfinionOptionDll>
+          <SLE66CMisc></SLE66CMisc>
+          <SLE66AMisc></SLE66AMisc>
+          <SLE66LinkerMisc></SLE66LinkerMisc>
+          <SFDFile>$$Device:STM32L412CBTx$CMSIS\SVD\STM32L412.svd</SFDFile>
           <bCustSvd>0</bCustSvd>
           <UseEnv>0</UseEnv>
-          <BinPath />
-          <IncludePath />
-          <LibPath />
-          <RegisterFilePath />
-          <DBRegisterFilePath />
+          <BinPath></BinPath>
+          <IncludePath></IncludePath>
+          <LibPath></LibPath>
+          <RegisterFilePath></RegisterFilePath>
+          <DBRegisterFilePath></DBRegisterFilePath>
           <TargetStatus>
             <Error>0</Error>
             <ExitCodeStop>0</ExitCodeStop>
@@ -58,8 +62,8 @@
           <BeforeCompile>
             <RunUserProg1>0</RunUserProg1>
             <RunUserProg2>0</RunUserProg2>
-            <UserProg1Name />
-            <UserProg2Name />
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
             <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
             <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
             <nStopU1X>0</nStopU1X>
@@ -68,8 +72,8 @@
           <BeforeMake>
             <RunUserProg1>0</RunUserProg1>
             <RunUserProg2>0</RunUserProg2>
-            <UserProg1Name />
-            <UserProg2Name />
+            <UserProg1Name></UserProg1Name>
+            <UserProg2Name></UserProg2Name>
             <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
             <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
             <nStopB1X>0</nStopB1X>
@@ -79,14 +83,14 @@
             <RunUserProg1>1</RunUserProg1>
             <RunUserProg2>0</RunUserProg2>
             <UserProg1Name>fromelf --bin !L --output rtthread.bin</UserProg1Name>
-            <UserProg2Name />
+            <UserProg2Name></UserProg2Name>
             <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
             <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
             <nStopA1X>0</nStopA1X>
             <nStopA2X>0</nStopA2X>
           </AfterMake>
           <SelectedForBatchBuild>0</SelectedForBatchBuild>
-          <SVCSIdString />
+          <SVCSIdString></SVCSIdString>
         </TargetCommonOption>
         <CommonProperty>
           <UseCPPCompiler>0</UseCPPCompiler>
@@ -100,8 +104,8 @@
           <AssembleAssemblyFile>0</AssembleAssemblyFile>
           <PublicsOnly>0</PublicsOnly>
           <StopOnExitCode>3</StopOnExitCode>
-          <CustomArgument />
-          <IncludeLibraryModules />
+          <CustomArgument></CustomArgument>
+          <IncludeLibraryModules></IncludeLibraryModules>
           <ComprImg>1</ComprImg>
         </CommonProperty>
         <DllOption>
@@ -135,10 +139,10 @@
           <bUseTDR>1</bUseTDR>
           <Flash2>BIN\UL2CM3.DLL</Flash2>
           <Flash3>"" ()</Flash3>
-          <Flash4 />
-          <pFcarmOut />
-          <pFcarmGrp />
-          <pFcArmRoot />
+          <Flash4></Flash4>
+          <pFcarmOut></pFcarmOut>
+          <pFcarmGrp></pFcarmGrp>
+          <pFcArmRoot></pFcArmRoot>
           <FcArmLst>0</FcArmLst>
         </Utilities>
         <TargetArmAds>
@@ -171,7 +175,7 @@
             <RvctClst>0</RvctClst>
             <GenPPlst>0</GenPPlst>
             <AdsCpuType>"Cortex-M4"</AdsCpuType>
-            <RvctDeviceName />
+            <RvctDeviceName></RvctDeviceName>
             <mOS>0</mOS>
             <uocRom>0</uocRom>
             <uocRam>0</uocRam>
@@ -180,6 +184,7 @@
             <hadXRAM>0</hadXRAM>
             <uocXRam>0</uocXRam>
             <RvdsVP>2</RvdsVP>
+            <RvdsMve>0</RvdsMve>
             <hadIRAM2>1</hadIRAM2>
             <hadIROM2>0</hadIROM2>
             <StupSel>8</StupSel>
@@ -188,7 +193,7 @@
             <uLtcg>0</uLtcg>
             <nSecure>0</nSecure>
             <RoSelD>3</RoSelD>
-            <RwSelD>3</RwSelD>
+            <RwSelD>4</RwSelD>
             <CodeSel>0</CodeSel>
             <OptFeed>0</OptFeed>
             <NoZi1>0</NoZi1>
@@ -240,12 +245,12 @@
               <IRAM>
                 <Type>0</Type>
                 <StartAddress>0x20000000</StartAddress>
-                <Size>0xc000</Size>
+                <Size>0x8000</Size>
               </IRAM>
               <IROM>
                 <Type>1</Type>
                 <StartAddress>0x8000000</StartAddress>
-                <Size>0x40000</Size>
+                <Size>0x20000</Size>
               </IROM>
               <XRAM>
                 <Type>0</Type>
@@ -270,7 +275,7 @@
               <OCR_RVCT4>
                 <Type>1</Type>
                 <StartAddress>0x8000000</StartAddress>
-                <Size>0x40000</Size>
+                <Size>0x20000</Size>
               </OCR_RVCT4>
               <OCR_RVCT5>
                 <Type>1</Type>
@@ -295,15 +300,15 @@
               <OCR_RVCT9>
                 <Type>0</Type>
                 <StartAddress>0x20000000</StartAddress>
-                <Size>0x10000</Size>
+                <Size>0x8000</Size>
               </OCR_RVCT9>
               <OCR_RVCT10>
                 <Type>0</Type>
-                <StartAddress>0x0</StartAddress>
-                <Size>0x0</Size>
+                <StartAddress>0x10000000</StartAddress>
+                <Size>0x2000</Size>
               </OCR_RVCT10>
             </OnChipMemories>
-            <RvctStartVector />
+            <RvctStartVector></RvctStartVector>
           </ArmAdsMisc>
           <Cads>
             <interw>1</interw>
@@ -320,6 +325,7 @@
             <uThumb>0</uThumb>
             <uSurpInc>0</uSurpInc>
             <uC99>1</uC99>
+            <uGnu>0</uGnu>
             <useXO>0</useXO>
             <v6Lang>1</v6Lang>
             <v6LangP>1</v6LangP>
@@ -329,9 +335,9 @@
             <v6WtE>0</v6WtE>
             <v6Rtti>0</v6Rtti>
             <VariousControls>
-              <MiscControls />
+              <MiscControls></MiscControls>
               <Define>USE_HAL_DRIVER, STM32L432xx, RT_USING_ARM_LIBC</Define>
-              <Undefine />
+              <Undefine></Undefine>
               <IncludePath>.;..\..\..\include;.;applications;board;board\CubeMX_Config\Inc;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Inc;..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Include;..\libraries\STM32L4xx_HAL\CMSIS\Include</IncludePath>
             </VariousControls>
           </Cads>
@@ -347,10 +353,10 @@
             <useXO>0</useXO>
             <uClangAs>0</uClangAs>
             <VariousControls>
-              <MiscControls />
-              <Define />
-              <Undefine />
-              <IncludePath />
+              <MiscControls></MiscControls>
+              <Define></Define>
+              <Undefine></Undefine>
+              <IncludePath></IncludePath>
             </VariousControls>
           </Aads>
           <LDads>
@@ -362,13 +368,13 @@
             <useFile>0</useFile>
             <TextAddressRange>0x08000000</TextAddressRange>
             <DataAddressRange>0x20000000</DataAddressRange>
-            <pXoBase />
+            <pXoBase></pXoBase>
             <ScatterFile>.\board\linker_scripts\link.sct</ScatterFile>
-            <IncludeLibs />
-            <IncludeLibsPath />
-            <Misc />
-            <LinkerInputFile />
-            <DisabledWarnings />
+            <IncludeLibs></IncludeLibs>
+            <IncludeLibsPath></IncludeLibsPath>
+            <Misc></Misc>
+            <LinkerInputFile></LinkerInputFile>
+            <DisabledWarnings></DisabledWarnings>
           </LDads>
         </TargetArmAds>
       </TargetOption>
@@ -381,99 +387,71 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\src\clock.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>components.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\components.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>cpu.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\cpu.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>device.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\device.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>idle.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\idle.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>ipc.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\ipc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>irq.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\irq.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>kservice.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\kservice.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>mem.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\mem.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>mempool.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\mempool.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>object.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\object.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>scheduler.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\scheduler.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>signal.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\signal.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>thread.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\src\thread.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>timer.c</FileName>
               <FileType>1</FileType>
@@ -499,36 +477,26 @@
               <FileType>1</FileType>
               <FilePath>board\board.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_msp.c</FileName>
               <FileType>1</FileType>
               <FilePath>board\CubeMX_Config\Src\stm32l4xx_hal_msp.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>startup_stm32l432xx.s</FileName>
               <FileType>2</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l432xx.s</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>drv_gpio.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\HAL_Drivers\drv_gpio.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>drv_usart.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\HAL_Drivers\drv_usart.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>drv_common.c</FileName>
               <FileType>1</FileType>
@@ -544,29 +512,21 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\libcpu\arm\common\backtrace.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>div0.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\libcpu\arm\common\div0.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>showmem.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\libcpu\arm\common\showmem.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>cpuport.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>context_rvds.S</FileName>
               <FileType>2</FileType>
@@ -582,71 +542,51 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\misc\pin.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>rtc.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\rtc\rtc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>serial.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\serial\serial.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>completion.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\completion.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>dataqueue.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\dataqueue.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>pipe.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\pipe.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>ringblk_buf.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\ringblk_buf.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>ringbuffer.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\ringbuffer.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>waitqueue.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\waitqueue.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>workqueue.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\drivers\src\workqueue.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>watchdog.c</FileName>
               <FileType>1</FileType>
@@ -662,15 +602,11 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\components\finsh\shell.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>cmd.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\finsh\cmd.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>msh.c</FileName>
               <FileType>1</FileType>
@@ -686,22 +622,16 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\components\libc\compilers\armlibc\libc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>mem_std.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stubs.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>time.c</FileName>
               <FileType>1</FileType>
@@ -717,169 +647,121 @@
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\system_stm32l4xx.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_comp.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_comp.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_cortex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cortex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_crc.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_crc_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_crc_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_cryp.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_cryp_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_cryp_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_dma.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_dma_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_dma_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_exti.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_exti.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_pwr.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_pwr_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_pwr_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_rcc.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_rcc_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rcc_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_rng.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rng.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_gpio.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_gpio.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_uart.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_uart_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_uart_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_usart.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_usart_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_usart_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_rtc.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_rtc_ex.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_rtc_ex.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_iwdg.c</FileName>
               <FileType>1</FileType>
               <FilePath>..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Src\stm32l4xx_hal_iwdg.c</FilePath>
             </File>
-          </Files>
-          <Files>
             <File>
               <FileName>stm32l4xx_hal_wwdg.c</FileName>
               <FileType>1</FileType>
@@ -890,4 +772,11 @@
       </Groups>
     </Target>
   </Targets>
+
+  <RTE>
+    <apis/>
+    <components/>
+    <files/>
+  </RTE>
+
 </Project>

From b3dc8111db8f6e2ea44bc0fbc99b7493cab5a57e Mon Sep 17 00:00:00 2001
From: luhuadong <870179822@qq.com>
Date: Fri, 24 Apr 2020 23:46:38 +0800
Subject: [PATCH 57/83] [BSP] update stm32l412-st-nucleo mdk5 project

---
 bsp/stm32/stm32l412-st-nucleo/.config         | 132 ++++++++++++---
 bsp/stm32/stm32l412-st-nucleo/board/Kconfig   |   2 +-
 bsp/stm32/stm32l412-st-nucleo/project.uvoptx  | 160 ++++++++----------
 bsp/stm32/stm32l412-st-nucleo/project.uvprojx |  13 +-
 bsp/stm32/stm32l412-st-nucleo/rtconfig.h      |  18 +-
 5 files changed, 195 insertions(+), 130 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/.config b/bsp/stm32/stm32l412-st-nucleo/.config
index ed539bf2a8..288363f85b 100644
--- a/bsp/stm32/stm32l412-st-nucleo/.config
+++ b/bsp/stm32/stm32l412-st-nucleo/.config
@@ -7,6 +7,7 @@
 # RT-Thread Kernel
 #
 CONFIG_RT_NAME_MAX=8
+# CONFIG_RT_USING_ARCH_DATA_TYPE is not set
 # CONFIG_RT_USING_SMP is not set
 CONFIG_RT_ALIGN_SIZE=4
 # CONFIG_RT_THREAD_PRIORITY_8 is not set
@@ -63,8 +64,9 @@ CONFIG_RT_USING_DEVICE=y
 CONFIG_RT_USING_CONSOLE=y
 CONFIG_RT_CONSOLEBUF_SIZE=256
 CONFIG_RT_CONSOLE_DEVICE_NAME="uart2"
-CONFIG_RT_VER_NUM=0x40001
+CONFIG_RT_VER_NUM=0x40003
 CONFIG_ARCH_ARM=y
+CONFIG_RT_USING_CPU_FFS=y
 CONFIG_ARCH_ARM_CORTEX_M=y
 CONFIG_ARCH_ARM_CORTEX_M4=y
 # CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
@@ -111,8 +113,10 @@ CONFIG_FINSH_ARG_MAX=10
 #
 CONFIG_RT_USING_DEVICE_IPC=y
 CONFIG_RT_PIPE_BUFSZ=512
+# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set
 CONFIG_RT_USING_SERIAL=y
 CONFIG_RT_SERIAL_USING_DMA=y
+CONFIG_RT_SERIAL_RB_BUFSZ=64
 # CONFIG_RT_USING_CAN is not set
 # CONFIG_RT_USING_HWTIMER is not set
 # CONFIG_RT_USING_CPUTIME is not set
@@ -122,18 +126,19 @@ CONFIG_RT_USING_PIN=y
 # CONFIG_RT_USING_PWM is not set
 # CONFIG_RT_USING_MTD_NOR is not set
 # CONFIG_RT_USING_MTD_NAND is not set
-# CONFIG_RT_USING_MTD is not set
 # CONFIG_RT_USING_PM is not set
 CONFIG_RT_USING_RTC=y
+# CONFIG_RT_USING_ALARM is not set
 # CONFIG_RT_USING_SOFT_RTC is not set
 # CONFIG_RT_USING_SDIO is not set
 # CONFIG_RT_USING_SPI is not set
 CONFIG_RT_USING_WDT=y
 # CONFIG_RT_USING_AUDIO is not set
-
-#
-# Using WiFi
-#
+# CONFIG_RT_USING_SENSOR is not set
+# CONFIG_RT_USING_TOUCH is not set
+# CONFIG_RT_USING_HWCRYPTO is not set
+# CONFIG_RT_USING_PULSE_ENCODER is not set
+# CONFIG_RT_USING_INPUT_CAPTURE is not set
 # CONFIG_RT_USING_WIFI is not set
 
 #
@@ -147,6 +152,7 @@ CONFIG_RT_USING_WDT=y
 #
 CONFIG_RT_USING_LIBC=y
 # CONFIG_RT_USING_PTHREADS is not set
+# CONFIG_RT_USING_MODULE is not set
 
 #
 # Network
@@ -157,16 +163,16 @@ CONFIG_RT_USING_LIBC=y
 #
 # CONFIG_RT_USING_SAL is not set
 
+#
+# Network interface device
+#
+# CONFIG_RT_USING_NETDEV is not set
+
 #
 # light weight TCP/IP stack
 #
 # CONFIG_RT_USING_LWIP is not set
 
-#
-# Modbus master and slave stack
-#
-# CONFIG_RT_USING_MODBUS is not set
-
 #
 # AT commands
 #
@@ -180,16 +186,9 @@ CONFIG_RT_USING_LIBC=y
 #
 # Utilities
 #
-# CONFIG_RT_USING_LOGTRACE is not set
 # CONFIG_RT_USING_RYM is not set
 # CONFIG_RT_USING_ULOG is not set
 # CONFIG_RT_USING_UTEST is not set
-
-#
-# ARM CMSIS
-#
-# CONFIG_RT_USING_CMSIS_OS is not set
-# CONFIG_RT_USING_RTT_CMSIS is not set
 # CONFIG_RT_USING_LWP is not set
 
 #
@@ -203,9 +202,14 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_WEBCLIENT is not set
 # CONFIG_PKG_USING_WEBNET is not set
 # CONFIG_PKG_USING_MONGOOSE is not set
+# CONFIG_PKG_USING_MYMQTT is not set
+# CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_BC28_MQTT is not set
 # CONFIG_PKG_USING_WEBTERMINAL is not set
 # CONFIG_PKG_USING_CJSON is not set
 # CONFIG_PKG_USING_JSMN is not set
+# CONFIG_PKG_USING_LIBMODBUS is not set
+# CONFIG_PKG_USING_FREEMODBUS is not set
 # CONFIG_PKG_USING_LJSON is not set
 # CONFIG_PKG_USING_EZXML is not set
 # CONFIG_PKG_USING_NANOPB is not set
@@ -227,7 +231,9 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_COAP is not set
 # CONFIG_PKG_USING_NOPOLL is not set
 # CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_PPP_DEVICE is not set
 # CONFIG_PKG_USING_AT_DEVICE is not set
+# CONFIG_PKG_USING_ATSRV_SOCKET is not set
 # CONFIG_PKG_USING_WIZNET is not set
 
 #
@@ -237,8 +243,28 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_GAGENT_CLOUD is not set
 # CONFIG_PKG_USING_ALI_IOTKIT is not set
 # CONFIG_PKG_USING_AZURE is not set
-# CONFIG_PKG_USING_TENCENT_IOTKIT is not set
+# CONFIG_PKG_USING_TENCENT_IOTHUB is not set
+# CONFIG_PKG_USING_JIOT-C-SDK is not set
+# CONFIG_PKG_USING_UCLOUD_IOT_SDK is not set
+# CONFIG_PKG_USING_JOYLINK is not set
 # CONFIG_PKG_USING_NIMBLE is not set
+# CONFIG_PKG_USING_OTA_DOWNLOADER is not set
+# CONFIG_PKG_USING_IPMSG is not set
+# CONFIG_PKG_USING_LSSDP is not set
+# CONFIG_PKG_USING_AIRKISS_OPEN is not set
+# CONFIG_PKG_USING_LIBRWS is not set
+# CONFIG_PKG_USING_TCPSERVER is not set
+# CONFIG_PKG_USING_PROTOBUF_C is not set
+# CONFIG_PKG_USING_ONNX_PARSER is not set
+# CONFIG_PKG_USING_ONNX_BACKEND is not set
+# CONFIG_PKG_USING_DLT645 is not set
+# CONFIG_PKG_USING_QXWZ is not set
+# CONFIG_PKG_USING_SMTP_CLIENT is not set
+# CONFIG_PKG_USING_ABUP_FOTA is not set
+# CONFIG_PKG_USING_LIBCURL2RTT is not set
+# CONFIG_PKG_USING_CAPNP is not set
+# CONFIG_PKG_USING_RT_CJSON_TOOLS is not set
+# CONFIG_PKG_USING_AGILE_TELNET is not set
 
 #
 # security packages
@@ -246,6 +272,7 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_MBEDTLS is not set
 # CONFIG_PKG_USING_libsodium is not set
 # CONFIG_PKG_USING_TINYCRYPT is not set
+# CONFIG_PKG_USING_TFM is not set
 
 #
 # language packages
@@ -259,6 +286,9 @@ CONFIG_RT_USING_LIBC=y
 #
 # CONFIG_PKG_USING_OPENMV is not set
 # CONFIG_PKG_USING_MUPDF is not set
+# CONFIG_PKG_USING_STEMWIN is not set
+# CONFIG_PKG_USING_WAVPLAYER is not set
+# CONFIG_PKG_USING_TJPGD is not set
 
 #
 # tools packages
@@ -271,6 +301,13 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_QRCODE is not set
 # CONFIG_PKG_USING_ULOG_EASYFLASH is not set
 # CONFIG_PKG_USING_ADBD is not set
+# CONFIG_PKG_USING_COREMARK is not set
+# CONFIG_PKG_USING_DHRYSTONE is not set
+# CONFIG_PKG_USING_NR_MICRO_SHELL is not set
+# CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
+# CONFIG_PKG_USING_LUNAR_CALENDAR is not set
+# CONFIG_PKG_USING_BS8116A is not set
+# CONFIG_PKG_USING_URLENCODE is not set
 
 #
 # system packages
@@ -288,21 +325,56 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_CMSIS is not set
 # CONFIG_PKG_USING_DFS_YAFFS is not set
 # CONFIG_PKG_USING_LITTLEFS is not set
+# CONFIG_PKG_USING_THREAD_POOL is not set
+# CONFIG_PKG_USING_ROBOTS is not set
+# CONFIG_PKG_USING_EV is not set
+# CONFIG_PKG_USING_SYSWATCH is not set
+# CONFIG_PKG_USING_SYS_LOAD_MONITOR is not set
+# CONFIG_PKG_USING_PLCCORE is not set
 
 #
 # peripheral libraries and drivers
 #
+# CONFIG_PKG_USING_SENSORS_DRIVERS is not set
 # CONFIG_PKG_USING_REALTEK_AMEBA is not set
 # CONFIG_PKG_USING_SHT2X is not set
-# CONFIG_PKG_USING_AHT10 is not set
-# CONFIG_PKG_USING_AP3216C is not set
+# CONFIG_PKG_USING_SHT3X is not set
 # CONFIG_PKG_USING_STM32_SDIO is not set
 # CONFIG_PKG_USING_ICM20608 is not set
 # CONFIG_PKG_USING_U8G2 is not set
 # CONFIG_PKG_USING_BUTTON is not set
-# CONFIG_PKG_USING_MPU6XXX is not set
 # CONFIG_PKG_USING_PCF8574 is not set
+# CONFIG_PKG_USING_SX12XX is not set
+# CONFIG_PKG_USING_SIGNAL_LED is not set
+# CONFIG_PKG_USING_LEDBLINK is not set
+# CONFIG_PKG_USING_LITTLED is not set
+# CONFIG_PKG_USING_LKDGUI is not set
+# CONFIG_PKG_USING_NRF5X_SDK is not set
+# CONFIG_PKG_USING_NRFX is not set
+# CONFIG_PKG_USING_WM_LIBRARIES is not set
 # CONFIG_PKG_USING_KENDRYTE_SDK is not set
+# CONFIG_PKG_USING_INFRARED is not set
+# CONFIG_PKG_USING_ROSSERIAL is not set
+# CONFIG_PKG_USING_AGILE_BUTTON is not set
+# CONFIG_PKG_USING_AGILE_LED is not set
+# CONFIG_PKG_USING_AT24CXX is not set
+# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set
+# CONFIG_PKG_USING_AD7746 is not set
+# CONFIG_PKG_USING_PCA9685 is not set
+# CONFIG_PKG_USING_I2C_TOOLS is not set
+# CONFIG_PKG_USING_NRF24L01 is not set
+# CONFIG_PKG_USING_TOUCH_DRIVERS is not set
+# CONFIG_PKG_USING_MAX17048 is not set
+# CONFIG_PKG_USING_RPLIDAR is not set
+# CONFIG_PKG_USING_AS608 is not set
+# CONFIG_PKG_USING_RC522 is not set
+# CONFIG_PKG_USING_EMBARC_BSP is not set
+# CONFIG_PKG_USING_EXTERN_RTC_DRIVERS is not set
+# CONFIG_PKG_USING_MULTI_RTIMER is not set
+# CONFIG_PKG_USING_MAX7219 is not set
+# CONFIG_PKG_USING_BEEP is not set
+# CONFIG_PKG_USING_EASYBLINK is not set
+# CONFIG_PKG_USING_PMS_SERIES is not set
 
 #
 # miscellaneous packages
@@ -313,11 +385,15 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_MINILZO is not set
 # CONFIG_PKG_USING_QUICKLZ is not set
 # CONFIG_PKG_USING_MULTIBUTTON is not set
+# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set
 # CONFIG_PKG_USING_CANFESTIVAL is not set
 # CONFIG_PKG_USING_ZLIB is not set
 # CONFIG_PKG_USING_DSTR is not set
 # CONFIG_PKG_USING_TINYFRAME is not set
 # CONFIG_PKG_USING_KENDRYTE_DEMO is not set
+# CONFIG_PKG_USING_DIGITALCTRL is not set
+# CONFIG_PKG_USING_UPACKER is not set
+# CONFIG_PKG_USING_UPARAM is not set
 
 #
 # samples: kernel and components samples
@@ -328,13 +404,20 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set
 # CONFIG_PKG_USING_HELLO is not set
 # CONFIG_PKG_USING_VI is not set
+# CONFIG_PKG_USING_NNOM is not set
+# CONFIG_PKG_USING_LIBANN is not set
+# CONFIG_PKG_USING_ELAPACK is not set
+# CONFIG_PKG_USING_ARMv7M_DWT is not set
+# CONFIG_PKG_USING_VT100 is not set
+# CONFIG_PKG_USING_ULAPACK is not set
+# CONFIG_PKG_USING_UKAL is not set
 CONFIG_SOC_FAMILY_STM32=y
 CONFIG_SOC_SERIES_STM32L4=y
 
 #
 # Hardware Drivers Config
 #
-CONFIG_SOC_STM32L432KC=y
+CONFIG_SOC_STM32L412RB=y
 
 #
 # Onboard Peripheral Drivers
@@ -351,6 +434,9 @@ CONFIG_BSP_USING_UART2=y
 # CONFIG_BSP_USING_ON_CHIP_FLASH is not set
 # CONFIG_BSP_USING_ONCHIP_RTC is not set
 # CONFIG_BSP_USING_WDT is not set
+# CONFIG_BSP_USING_CRC is not set
+# CONFIG_BSP_USING_RNG is not set
+# CONFIG_BSP_USING_UDID is not set
 
 #
 # Board extended module Drivers
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/Kconfig b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
index 181be78e77..339e77bea4 100644
--- a/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
+++ b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
@@ -1,6 +1,6 @@
 menu "Hardware Drivers Config"
 
-config SOC_STM32L432KC
+config SOC_STM32L412RB
     bool
     select SOC_SERIES_STM32L4
     select RT_USING_COMPONENTS_INIT
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvoptx b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
index 6d8b572748..54b8659855 100644
--- a/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvoptx
@@ -73,7 +73,7 @@
         <LExpSel>0</LExpSel>
       </OPTXL>
       <OPTFL>
-        <tvExp>1</tvExp>
+        <tvExp>0</tvExp>
         <tvExpOptDlg>0</tvExpOptDlg>
         <IsCurrentTarget>1</IsCurrentTarget>
       </OPTFL>
@@ -119,13 +119,13 @@
       <TargetDriverDllRegistry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>ST-LINKIII-KEIL_SWO</Key>
-          <Name>-U0672FF495649657867191218 -O206 -SF10000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("") -D00(00000000) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8000 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_128 -FL020000 -FS08000000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
         </SetRegEntry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>UL2CM3</Key>
-          <Name>UL2CM3(-S0 -C0 -P0 )  -FN1 -FC1000 -FD20000000 -FF0STM32L4xx_128 -FL020000 -FS08000000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
+          <Key>ST-LINKIII-KEIL_SWO</Key>
+          <Name>-U0672FF495649657867191218 -O206 -SF10000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP (ARM Core") -D00(2BA01477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32L4xx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32L412CBTx$CMSIS\Flash\STM32L4xx_128.FLM)</Name>
         </SetRegEntry>
       </TargetDriverDllRegistry>
       <Breakpoint/>
@@ -218,18 +218,6 @@
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>..\..\..\src\cpu.c</PathWithFileName>
-      <FilenameWithoutPath>cpu.c</FilenameWithoutPath>
-      <RteFlg>0</RteFlg>
-      <bShared>0</bShared>
-    </File>
-    <File>
-      <GroupNumber>1</GroupNumber>
-      <FileNumber>4</FileNumber>
-      <FileType>1</FileType>
-      <tvExp>0</tvExp>
-      <tvExpOptDlg>0</tvExpOptDlg>
-      <bDave2>0</bDave2>
       <PathWithFileName>..\..\..\src\device.c</PathWithFileName>
       <FilenameWithoutPath>device.c</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
@@ -237,7 +225,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>5</FileNumber>
+      <FileNumber>4</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -249,7 +237,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>6</FileNumber>
+      <FileNumber>5</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -261,7 +249,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>7</FileNumber>
+      <FileNumber>6</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -273,7 +261,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>8</FileNumber>
+      <FileNumber>7</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -285,7 +273,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>9</FileNumber>
+      <FileNumber>8</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -297,7 +285,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>10</FileNumber>
+      <FileNumber>9</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -309,7 +297,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>11</FileNumber>
+      <FileNumber>10</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -321,7 +309,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>12</FileNumber>
+      <FileNumber>11</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -333,7 +321,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>13</FileNumber>
+      <FileNumber>12</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -345,7 +333,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>14</FileNumber>
+      <FileNumber>13</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -357,7 +345,7 @@
     </File>
     <File>
       <GroupNumber>1</GroupNumber>
-      <FileNumber>15</FileNumber>
+      <FileNumber>14</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -371,13 +359,13 @@
 
   <Group>
     <GroupName>Applications</GroupName>
-    <tvExp>1</tvExp>
+    <tvExp>0</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>2</GroupNumber>
-      <FileNumber>16</FileNumber>
+      <FileNumber>15</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -397,7 +385,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>17</FileNumber>
+      <FileNumber>16</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -409,7 +397,7 @@
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>18</FileNumber>
+      <FileNumber>17</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -421,19 +409,19 @@
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>19</FileNumber>
+      <FileNumber>18</FileNumber>
       <FileType>2</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
       <bDave2>0</bDave2>
-      <PathWithFileName>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l432xx.s</PathWithFileName>
-      <FilenameWithoutPath>startup_stm32l432xx.s</FilenameWithoutPath>
+      <PathWithFileName>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l412xx.s</PathWithFileName>
+      <FilenameWithoutPath>startup_stm32l412xx.s</FilenameWithoutPath>
       <RteFlg>0</RteFlg>
       <bShared>0</bShared>
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>20</FileNumber>
+      <FileNumber>19</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -445,7 +433,7 @@
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>21</FileNumber>
+      <FileNumber>20</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -457,7 +445,7 @@
     </File>
     <File>
       <GroupNumber>3</GroupNumber>
-      <FileNumber>22</FileNumber>
+      <FileNumber>21</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -477,7 +465,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>4</GroupNumber>
-      <FileNumber>23</FileNumber>
+      <FileNumber>22</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -489,7 +477,7 @@
     </File>
     <File>
       <GroupNumber>4</GroupNumber>
-      <FileNumber>24</FileNumber>
+      <FileNumber>23</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -501,7 +489,7 @@
     </File>
     <File>
       <GroupNumber>4</GroupNumber>
-      <FileNumber>25</FileNumber>
+      <FileNumber>24</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -513,7 +501,7 @@
     </File>
     <File>
       <GroupNumber>4</GroupNumber>
-      <FileNumber>26</FileNumber>
+      <FileNumber>25</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -525,7 +513,7 @@
     </File>
     <File>
       <GroupNumber>4</GroupNumber>
-      <FileNumber>27</FileNumber>
+      <FileNumber>26</FileNumber>
       <FileType>2</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -545,7 +533,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>28</FileNumber>
+      <FileNumber>27</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -557,7 +545,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>29</FileNumber>
+      <FileNumber>28</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -569,7 +557,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>30</FileNumber>
+      <FileNumber>29</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -581,7 +569,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>31</FileNumber>
+      <FileNumber>30</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -593,7 +581,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>32</FileNumber>
+      <FileNumber>31</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -605,7 +593,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>33</FileNumber>
+      <FileNumber>32</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -617,7 +605,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>34</FileNumber>
+      <FileNumber>33</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -629,7 +617,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>35</FileNumber>
+      <FileNumber>34</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -641,7 +629,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>36</FileNumber>
+      <FileNumber>35</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -653,7 +641,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>37</FileNumber>
+      <FileNumber>36</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -665,7 +653,7 @@
     </File>
     <File>
       <GroupNumber>5</GroupNumber>
-      <FileNumber>38</FileNumber>
+      <FileNumber>37</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -685,7 +673,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>6</GroupNumber>
-      <FileNumber>39</FileNumber>
+      <FileNumber>38</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -697,7 +685,7 @@
     </File>
     <File>
       <GroupNumber>6</GroupNumber>
-      <FileNumber>40</FileNumber>
+      <FileNumber>39</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -709,7 +697,7 @@
     </File>
     <File>
       <GroupNumber>6</GroupNumber>
-      <FileNumber>41</FileNumber>
+      <FileNumber>40</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -729,7 +717,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>7</GroupNumber>
-      <FileNumber>42</FileNumber>
+      <FileNumber>41</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -741,7 +729,7 @@
     </File>
     <File>
       <GroupNumber>7</GroupNumber>
-      <FileNumber>43</FileNumber>
+      <FileNumber>42</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -753,7 +741,7 @@
     </File>
     <File>
       <GroupNumber>7</GroupNumber>
-      <FileNumber>44</FileNumber>
+      <FileNumber>43</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -765,7 +753,7 @@
     </File>
     <File>
       <GroupNumber>7</GroupNumber>
-      <FileNumber>45</FileNumber>
+      <FileNumber>44</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -785,7 +773,7 @@
     <RteFlg>0</RteFlg>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>46</FileNumber>
+      <FileNumber>45</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -797,7 +785,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>47</FileNumber>
+      <FileNumber>46</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -809,7 +797,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>48</FileNumber>
+      <FileNumber>47</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -821,7 +809,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>49</FileNumber>
+      <FileNumber>48</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -833,7 +821,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>50</FileNumber>
+      <FileNumber>49</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -845,7 +833,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>51</FileNumber>
+      <FileNumber>50</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -857,7 +845,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>52</FileNumber>
+      <FileNumber>51</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -869,7 +857,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>53</FileNumber>
+      <FileNumber>52</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -881,7 +869,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>54</FileNumber>
+      <FileNumber>53</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -893,7 +881,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>55</FileNumber>
+      <FileNumber>54</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -905,7 +893,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>56</FileNumber>
+      <FileNumber>55</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -917,7 +905,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>57</FileNumber>
+      <FileNumber>56</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -929,7 +917,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>58</FileNumber>
+      <FileNumber>57</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -941,7 +929,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>59</FileNumber>
+      <FileNumber>58</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -953,7 +941,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>60</FileNumber>
+      <FileNumber>59</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -965,7 +953,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>61</FileNumber>
+      <FileNumber>60</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -977,7 +965,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>62</FileNumber>
+      <FileNumber>61</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -989,7 +977,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>63</FileNumber>
+      <FileNumber>62</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1001,7 +989,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>64</FileNumber>
+      <FileNumber>63</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1013,7 +1001,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>65</FileNumber>
+      <FileNumber>64</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1025,7 +1013,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>66</FileNumber>
+      <FileNumber>65</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1037,7 +1025,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>67</FileNumber>
+      <FileNumber>66</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1049,7 +1037,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>68</FileNumber>
+      <FileNumber>67</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1061,7 +1049,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>69</FileNumber>
+      <FileNumber>68</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
@@ -1073,7 +1061,7 @@
     </File>
     <File>
       <GroupNumber>8</GroupNumber>
-      <FileNumber>70</FileNumber>
+      <FileNumber>69</FileNumber>
       <FileType>1</FileType>
       <tvExp>0</tvExp>
       <tvExpOptDlg>0</tvExpOptDlg>
diff --git a/bsp/stm32/stm32l412-st-nucleo/project.uvprojx b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
index f00e076f51..acb15e8337 100644
--- a/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
+++ b/bsp/stm32/stm32l412-st-nucleo/project.uvprojx
@@ -138,7 +138,7 @@
           </Flash1>
           <bUseTDR>1</bUseTDR>
           <Flash2>BIN\UL2CM3.DLL</Flash2>
-          <Flash3>"" ()</Flash3>
+          <Flash3></Flash3>
           <Flash4></Flash4>
           <pFcarmOut></pFcarmOut>
           <pFcarmGrp></pFcarmGrp>
@@ -336,7 +336,7 @@
             <v6Rtti>0</v6Rtti>
             <VariousControls>
               <MiscControls></MiscControls>
-              <Define>USE_HAL_DRIVER, STM32L432xx, RT_USING_ARM_LIBC</Define>
+              <Define>USE_HAL_DRIVER, STM32L412xx, RT_USING_ARM_LIBC</Define>
               <Undefine></Undefine>
               <IncludePath>.;..\..\..\include;.;applications;board;board\CubeMX_Config\Inc;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\armlibc;..\..\..\components\libc\compilers\common;..\libraries\STM32L4xx_HAL\STM32L4xx_HAL_Driver\Inc;..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Include;..\libraries\STM32L4xx_HAL\CMSIS\Include</IncludePath>
             </VariousControls>
@@ -392,11 +392,6 @@
               <FileType>1</FileType>
               <FilePath>..\..\..\src\components.c</FilePath>
             </File>
-            <File>
-              <FileName>cpu.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\..\src\cpu.c</FilePath>
-            </File>
             <File>
               <FileName>device.c</FileName>
               <FileType>1</FileType>
@@ -483,9 +478,9 @@
               <FilePath>board\CubeMX_Config\Src\stm32l4xx_hal_msp.c</FilePath>
             </File>
             <File>
-              <FileName>startup_stm32l432xx.s</FileName>
+              <FileName>startup_stm32l412xx.s</FileName>
               <FileType>2</FileType>
-              <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l432xx.s</FilePath>
+              <FilePath>..\libraries\STM32L4xx_HAL\CMSIS\Device\ST\STM32L4xx\Source\Templates\arm\startup_stm32l412xx.s</FilePath>
             </File>
             <File>
               <FileName>drv_gpio.c</FileName>
diff --git a/bsp/stm32/stm32l412-st-nucleo/rtconfig.h b/bsp/stm32/stm32l412-st-nucleo/rtconfig.h
index f5182e5999..4c3726610c 100644
--- a/bsp/stm32/stm32l412-st-nucleo/rtconfig.h
+++ b/bsp/stm32/stm32l412-st-nucleo/rtconfig.h
@@ -39,8 +39,9 @@
 #define RT_USING_CONSOLE
 #define RT_CONSOLEBUF_SIZE 256
 #define RT_CONSOLE_DEVICE_NAME "uart2"
-#define RT_VER_NUM 0x40001
+#define RT_VER_NUM 0x40003
 #define ARCH_ARM
+#define RT_USING_CPU_FFS
 #define ARCH_ARM_CORTEX_M
 #define ARCH_ARM_CORTEX_M4
 
@@ -79,13 +80,11 @@
 #define RT_PIPE_BUFSZ 512
 #define RT_USING_SERIAL
 #define RT_SERIAL_USING_DMA
+#define RT_SERIAL_RB_BUFSZ 64
 #define RT_USING_PIN
 #define RT_USING_RTC
 #define RT_USING_WDT
 
-/* Using WiFi */
-
-
 /* Using USB */
 
 
@@ -98,12 +97,12 @@
 /* Socket abstraction layer */
 
 
+/* Network interface device */
+
+
 /* light weight TCP/IP stack */
 
 
-/* Modbus master and slave stack */
-
-
 /* AT commands */
 
 
@@ -113,9 +112,6 @@
 /* Utilities */
 
 
-/* ARM CMSIS */
-
-
 /* RT-Thread online packages */
 
 /* IoT - internet of things */
@@ -160,7 +156,7 @@
 
 /* Hardware Drivers Config */
 
-#define SOC_STM32L432KC
+#define SOC_STM32L412RB
 
 /* Onboard Peripheral Drivers */
 

From 2099924e20fab8529cbd31487833a03368d23125 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Sun, 26 Apr 2020 09:52:31 +0800
Subject: [PATCH 58/83] add raspi3 mbox option

---
 bsp/raspberry-pi/raspi3-64/driver/mbox.c | 401 +++++++++++++++++++++++
 bsp/raspberry-pi/raspi3-64/driver/mbox.h |  64 +++-
 2 files changed, 464 insertions(+), 1 deletion(-)

diff --git a/bsp/raspberry-pi/raspi3-64/driver/mbox.c b/bsp/raspberry-pi/raspi3-64/driver/mbox.c
index 1d995340d6..dc09ecab4b 100644
--- a/bsp/raspberry-pi/raspi3-64/driver/mbox.c
+++ b/bsp/raspberry-pi/raspi3-64/driver/mbox.c
@@ -47,3 +47,404 @@ int mbox_call(unsigned char ch, int mmu_enable)
     }
     return 0;
 }
+
+int bcm283x_mbox_hardware_get_model(void)
+{
+    mbox[0] = 8*4;                          // length of the message
+    mbox[1] = MBOX_REQUEST;                 // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_MODEL;
+    mbox[3] = 4;                            // buffer size
+    mbox[4] = 0;                            // len
+
+    mbox[5] = 0;                            
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    return mbox[5];
+}
+
+int bcm283x_mbox_hardware_get_revison(void)
+{
+    mbox[0] = 8*4;                          // length of the message
+    mbox[1] = MBOX_REQUEST;                 // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_REV;   
+    mbox[3] = 4;                            // buffer size
+    mbox[4] = 0;                            // len
+
+    mbox[5] = 0;                    
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    return mbox[5];
+}
+
+int bcm283x_mbox_hardware_get_mac_address(uint8_t * mac)
+{
+    mbox[0] = 8*4;                                 // length of the message
+    mbox[1] = MBOX_REQUEST;                        // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_MAC_ADDRESS;   
+    mbox[3] = 6;                                   // buffer size
+    mbox[4] = 0;                                   // len
+
+    mbox[5] = 0;                    
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    char * mac_str = (char *)&mbox[5];
+    mac[0] = mac_str[0];
+    mac[1] = mac_str[1];
+    mac[2] = mac_str[2];
+    mac[3] = mac_str[3];
+    mac[4] = mac_str[4];
+    mac[5] = mac_str[5];
+    return 0;
+}
+
+
+int bcm283x_mbox_hardware_get_serial(rt_uint64_t* sn)
+{
+    mbox[0] = 8*4;                              // length of the message
+    mbox[1] = MBOX_REQUEST;                     // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_SERIAL;    
+    mbox[3] = 8;                                // buffer size
+    mbox[4] = 0;                                // len
+
+    mbox[5] = 0;                    
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    sn = (rt_uint64_t *)&mbox[5];
+
+    return 0;
+}
+
+int bcm283x_mbox_hardware_get_arm_memory(rt_uint32_t * base, rt_uint32_t * size)
+{
+    mbox[0] = 8*4;                                  // length of the message
+    mbox[1] = MBOX_REQUEST;                         // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_ARM_MEMORY;   
+    mbox[3] = 8;                                    // buffer size
+    mbox[4] = 0;                                    // len
+
+    mbox[5] = 0;                    
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    *base = mbox[5];
+    *size = mbox[6];
+    
+    return 0;
+
+}
+
+int bcm283x_mbox_hardware_get_vc_memory(rt_uint32_t * base, rt_uint32_t * size)
+{
+    mbox[0] = 8*4;                               // length of the message
+    mbox[1] = MBOX_REQUEST;                      // this is a request message
+    
+    mbox[2] = MBOX_TAG_HARDWARE_GET_VC_MEMORY;
+    mbox[3] = 8;                                 // buffer size
+    mbox[4] = 0;                                 // len
+
+    mbox[5] = 0;                    
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    *base = mbox[5];
+    *size = mbox[6];
+    
+    return 0;
+}
+
+int bcm283x_mbox_clock_get_turbo(void)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_GET_TURBO; 
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 4;                        // len
+
+    mbox[5] = 0;                        // id
+    mbox[6] = 0;                        // val
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != 0)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_clock_set_turbo(int level)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_SET_TURBO;  
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 8;                        // len
+
+    mbox[5] = 0;                        // id
+    mbox[6] = level ? 1 : 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != 0)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_clock_get_state(int id)
+{
+    mbox[0] = 8*4;                       // length of the message
+    mbox[1] = MBOX_REQUEST;              // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_GET_STATE;
+    mbox[3] = 8;                         // buffer size
+    mbox[4] = 4;                         // len
+
+    mbox[5] = id;                        // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return (mbox[6] & 0x3);
+}
+
+int bcm283x_mbox_clock_set_state(int id, int state)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_SET_STATE;
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 8;                        // len
+
+    mbox[5] = id;                       // id
+    mbox[6] = state & 0x3;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return (mbox[6] & 0x3);
+}
+
+int bcm283x_mbox_clock_get_rate(int id)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_GET_RATE; 
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 4;                        // len
+
+    mbox[5] = id;                       // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_clock_set_rate(int id, int rate)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_SET_RATE;
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 8;                        // len
+
+    mbox[5] = id;                       // id
+    mbox[6] = rate;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_clock_get_max_rate(int id)
+{
+    mbox[0] = 8*4;                          // length of the message
+    mbox[1] = MBOX_REQUEST;                 // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_GET_MAX_RATE;
+    mbox[3] = 8;                            // buffer size
+    mbox[4] = 4;                            // len
+
+    mbox[5] = id;                           // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_clock_get_min_rate(int id)
+{
+    mbox[0] = 8*4;                          // length of the message
+    mbox[1] = MBOX_REQUEST;                 // this is a request message
+    
+    mbox[2] = MBOX_TAG_CLOCK_GET_MIN_RATE; 
+    mbox[3] = 8;                            // buffer size
+    mbox[4] = 4;                            // len
+
+    mbox[5] = id;                           // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_power_get_state(int id)
+{
+    mbox[0] = 8*4;                  // length of the message
+    mbox[1] = MBOX_REQUEST;         // this is a request message
+    
+    mbox[2] = MBOX_TAG_POWER_GET_STATE;
+    mbox[3] = 8;                    // buffer size
+    mbox[4] = 4;                    // len
+
+    mbox[5] = id;                   // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return (mbox[6] & 0x3);
+}
+
+int bcm283x_mbox_power_set_state(int id, int state)
+{
+    mbox[0] = 8*4;                  // length of the message
+    mbox[1] = MBOX_REQUEST;         // this is a request message
+    
+    mbox[2] = MBOX_TAG_POWER_SET_STATE;
+    mbox[3] = 8;                    // buffer size
+    mbox[4] = 8;                    // len
+
+    mbox[5] = id;                    // id
+    mbox[6] = state & 0x3;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != id)
+    {
+        return -1;
+    }
+
+    return (mbox[6] & 0x3);
+}
+
+int bcm283x_mbox_temp_get(void)
+{
+    mbox[0] = 8*4;                  // length of the message
+    mbox[1] = MBOX_REQUEST;         // this is a request message
+    
+    mbox[2] = MBOX_TAG_TEMP_GET;
+    mbox[3] = 8;                    // buffer size
+    mbox[4] = 4;                    // len
+
+    mbox[5] = 0;                    //id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != 0)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
+
+int bcm283x_mbox_temp_get_max(void)
+{
+    mbox[0] = 8*4;                  // length of the message
+    mbox[1] = MBOX_REQUEST;         // this is a request message
+    
+    mbox[2] = MBOX_TAG_TEMP_GET_MAX;
+    mbox[3] = 8;                    // buffer size
+    mbox[4] = 4;                    // len
+
+    mbox[5] = 0;                    // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+
+    if(mbox[5] != 0)
+    {
+        return -1;
+    }
+
+    return mbox[6];
+}
diff --git a/bsp/raspberry-pi/raspi3-64/driver/mbox.h b/bsp/raspberry-pi/raspi3-64/driver/mbox.h
index eb7eb0318c..f235691d7b 100644
--- a/bsp/raspberry-pi/raspi3-64/driver/mbox.h
+++ b/bsp/raspberry-pi/raspi3-64/driver/mbox.h
@@ -12,7 +12,7 @@
 #ifndef __MBOX_H__
 #define __MBOX_H__
 
-
+#include <rtthread.h>
 /* a properly aligned buffer */
 extern volatile unsigned int* mbox;
 
@@ -56,7 +56,69 @@ extern volatile unsigned int* mbox;
 #define MMU_ENABLE 1
 #define MMU_DISABLE 0
 
+/*
+ * raspi hardware info
+ */
+enum {
+    MBOX_TAG_HARDWARE_GET_MODEL         = 0x00010001,
+    MBOX_TAG_HARDWARE_GET_REV           = 0x00010002,
+    MBOX_TAG_HARDWARE_GET_MAC_ADDRESS   = 0x00010003,
+    MBOX_TAG_HARDWARE_GET_SERIAL        = 0x00010004,
+    MBOX_TAG_HARDWARE_GET_ARM_MEMORY    = 0x00010005,
+    MBOX_TAG_HARDWARE_GET_VC_MEMORY     = 0x00010006,
+    MBOX_TAG_HARDWARE_GET_CLOCKS        = 0x00010007,
+};
+
+/*
+ * raspi clock
+ */
+enum {
+    MBOX_TAG_CLOCK_GET_TURBO    = 0x00030009,
+    MBOX_TAG_CLOCK_SET_TURBO    = 0x00038009,
+    MBOX_TAG_CLOCK_GET_STATE    = 0x00030001,
+    MBOX_TAG_CLOCK_SET_STATE    = 0x00038001,
+    MBOX_TAG_CLOCK_GET_RATE     = 0x00030002,
+    MBOX_TAG_CLOCK_SET_RATE     = 0x00038002,
+    MBOX_TAG_CLOCK_GET_MAX_RATE = 0x00030004,
+    MBOX_TAG_CLOCK_GET_MIN_RATE = 0x00030007,
+};
+
+/*
+ * raspi power
+ */
+enum {
+    MBOX_TAG_POWER_GET_STATE    = 0x00020001,
+    MBOX_TAG_POWER_SET_STATE    = 0x00028001,
+};
+
+/*
+ * raspi temperature
+ */
+enum {
+    MBOX_TAG_TEMP_GET       = 0x00030006,
+    MBOX_TAG_TEMP_GET_MAX   = 0x0003000A,
+};
+
 #define MBOX_ADDR 0xc00000
 
 int mbox_call(unsigned char ch, int mmu_enable);
+int bcm283x_mbox_hardware_get_model(void);
+int bcm283x_mbox_hardware_get_revison(void);
+int bcm283x_mbox_hardware_get_mac_address(uint8_t * mac);
+int bcm283x_mbox_hardware_get_serial(rt_uint64_t* sn);
+int bcm283x_mbox_hardware_get_arm_memory(rt_uint32_t * base, rt_uint32_t * size);
+int bcm283x_mbox_hardware_get_vc_memory(rt_uint32_t * base, rt_uint32_t * size);
+int bcm283x_mbox_clock_get_turbo(void);
+int bcm283x_mbox_clock_set_turbo(int level);
+int bcm283x_mbox_clock_get_state(int id);
+int bcm283x_mbox_clock_set_state(int id, int state);
+int bcm283x_mbox_clock_get_rate(int id);
+int bcm283x_mbox_clock_set_rate(int id, int rate);
+int bcm283x_mbox_clock_get_max_rate(int id);
+int bcm283x_mbox_clock_get_min_rate(int id);
+int bcm283x_mbox_power_get_state(int id);
+int bcm283x_mbox_power_set_state(int id, int state);
+int bcm283x_mbox_temp_get(void);
+int bcm283x_mbox_temp_get_max(void);
+
 #endif

From 6251fc93b6e8be24391bd17db9f1540d740491f2 Mon Sep 17 00:00:00 2001
From: bigmagic <zhaofujin@rt-thread.com>
Date: Sun, 26 Apr 2020 09:53:41 +0800
Subject: [PATCH 59/83] [bsp/raspi]fix hdmi driver

---
 bsp/raspberry-pi/raspi3-64/driver/drv_fb.c | 164 ++++++++++++++++++---
 1 file changed, 145 insertions(+), 19 deletions(-)

diff --git a/bsp/raspberry-pi/raspi3-64/driver/drv_fb.c b/bsp/raspberry-pi/raspi3-64/driver/drv_fb.c
index d4abc4fd60..cabaded5fd 100644
--- a/bsp/raspberry-pi/raspi3-64/driver/drv_fb.c
+++ b/bsp/raspberry-pi/raspi3-64/driver/drv_fb.c
@@ -15,9 +15,10 @@
 #include "drv_fb.h"
 #include "mmu.h"
 
-#define LCD_WIDTH     (640)
+#define LCD_WIDTH     (800)
 #define LCD_HEIGHT    (480)
 #define LCD_DEPTH     (32)
+#define LCD_BPP       (32)
 
 #define TAG_ALLOCATE_BUFFER         0x00040001
 #define TAG_SET_PHYS_WIDTH_HEIGHT   0x00048003
@@ -28,6 +29,39 @@
 #define TAG_SET_VIRT_OFFSET         0x00048009
 #define TAG_END                     0x00000000
 
+
+enum {
+    MBOX_TAG_FB_GET_GPIOVIRT        = 0x00040010,
+    MBOX_TAG_FB_ALLOCATE_BUFFER     = 0x00040001,
+    MBOX_TAG_FB_RELEASE_BUFFER      = 0x00048001,
+    MBOX_TAG_FB_BLANK_SCREEN        = 0x00040002,
+    MBOX_TAG_FB_GET_PHYS_WH         = 0x00040003,
+    MBOX_TAG_FB_TEST_PHYS_WH        = 0x00044003,
+    MBOX_TAG_FB_SET_PHYS_WH         = 0x00048003,
+    MBOX_TAG_FB_GET_VIRT_WH         = 0x00040004,
+    MBOX_TAG_FB_TEST_VIRT_WH        = 0x00044004,
+    MBOX_TAG_FB_SET_VIRT_WH         = 0x00048004,
+    MBOX_TAG_FB_GET_DEPTH           = 0x00040005,
+    MBOX_TAG_FB_TEST_DEPTH          = 0x00044005,
+    MBOX_TAG_FB_SET_DEPTH           = 0x00048005,
+    MBOX_TAG_FB_GET_PIXEL_ORDER     = 0x00040006,
+    MBOX_TAG_FB_TEST_PIXEL_ORDER    = 0x00044006,
+    MBOX_TAG_FB_SET_PIXEL_ORDER     = 0x00048006,
+    MBOX_TAG_FB_GET_ALPHA_MODE      = 0x00040007,
+    MBOX_TAG_FB_TEST_ALPHA_MODE     = 0x00044007,
+    MBOX_TAG_FB_SET_ALPHA_MODE      = 0x00048007,
+    MBOX_TAG_FB_GET_PITCH           = 0x00040008,
+    MBOX_TAG_FB_GET_VIRT_OFFSET     = 0x00040009,
+    MBOX_TAG_FB_TEST_VIRT_OFFSET    = 0x00044009,
+    MBOX_TAG_FB_SET_VIRT_OFFSET     = 0x00048009,
+    MBOX_TAG_FB_GET_OVERSCAN        = 0x0004000a,
+    MBOX_TAG_FB_TEST_OVERSCAN       = 0x0004400a,
+    MBOX_TAG_FB_SET_OVERSCAN        = 0x0004800a,
+    MBOX_TAG_FB_GET_PALETTE         = 0x0004000b,
+    MBOX_TAG_FB_TEST_PALETTE        = 0x0004400b,
+    MBOX_TAG_FB_SET_PALETTE         = 0x0004800b,
+};
+
 #define LCD_DEVICE(dev)    (struct rt_hdmi_fb_device*)(dev)
 
 static struct rt_hdmi_fb_device _hdmi;
@@ -75,7 +109,7 @@ rt_err_t hdmi_fb_control(rt_device_t dev, int cmd, void *args)
             info->bits_per_pixel= LCD_DEPTH;
             info->width         = lcd->width;
             info->height        = lcd->height;
-            info->framebuffer   = lcd->fb;//(rt_uint8_t *)lcd->fb;
+            info->framebuffer   = lcd->fb;
         }
         break;
     }
@@ -119,38 +153,122 @@ rt_err_t rt_hdmi_fb_device_init(struct rt_hdmi_fb_device *hdmi_fb, const char *n
     return RT_EOK;
 }
 
-int hdmi_fb_init(void)
+rt_uint32_t bcm283x_mbox_fb_get_gpiovirt(void)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_FB_GET_GPIOVIRT;
+    mbox[3] = 4;                        // buffer size
+    mbox[4] = 0;                        // len
+
+    mbox[5] = 0;                        // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+    return (mbox[5] & 0x3fffffff);
+}
+
+rt_uint32_t bcm283x_mbox_fb_get_pitch(void)
+{
+    mbox[0] = 8*4;                  // length of the message
+    mbox[1] = MBOX_REQUEST;         // this is a request message
+    
+    mbox[2] = MBOX_TAG_FB_GET_PITCH;
+    mbox[3] = 4;                    // buffer size
+    mbox[4] = 0;                    // len
+
+    mbox[5] = 0;                    // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+    return mbox[5];
+}
+
+void bcm283x_mbox_fb_set_porder(int rgb)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_FB_SET_PIXEL_ORDER;
+    mbox[3] = 4;                        // buffer size
+    mbox[4] = 4;                        // len
+
+    mbox[5] = rgb;                      // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+}
+
+void bcm283x_mbox_fb_setoffset(int xoffset, int yoffset)
+{
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_FB_SET_VIRT_OFFSET;
+    mbox[3] = 8;                        // buffer size
+    mbox[4] = 8;                        // len
+
+    mbox[5] = xoffset;                  // id
+    mbox[6] = yoffset;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+}
+
+
+void bcm283x_mbox_fb_setalpha(int alpha)
+{
+
+    mbox[0] = 8*4;                      // length of the message
+    mbox[1] = MBOX_REQUEST;             // this is a request message
+    
+    mbox[2] = MBOX_TAG_FB_SET_ALPHA_MODE;
+    mbox[3] = 4;                        // buffer size
+    mbox[4] = 4;                        // len
+
+    mbox[5] = alpha;                    // id
+    mbox[6] = 0;
+
+    mbox[7] = MBOX_TAG_LAST;
+    mbox_call(8, MMU_DISABLE);
+}
+
+void *bcm283x_mbox_fb_alloc(int width, int height, int bpp, int nrender)
 {
     mbox[0] = 4 * 35;
     mbox[1] = MBOX_REQUEST;
 
     mbox[2] = TAG_ALLOCATE_BUFFER;//get framebuffer, gets alignment on request
-    mbox[3] = 8;
-    mbox[4] = 0;
-    mbox[5] = 4096;   //FrameBufferInfo.pointer
-    mbox[6] = 0;      //FrameBufferInfo.size
+    mbox[3] = 8;                  //size
+    mbox[4] = 4;                  //len
+    mbox[5] = 4096;               //The design of MBOX driver forces us to give the virtual address 0x3C100000
+    mbox[6] = 0;                  //FrameBufferInfo.size
 
     mbox[7] = TAG_SET_PHYS_WIDTH_HEIGHT;
     mbox[8] = 8;
-    mbox[9] = 0;
-    mbox[10] = LCD_WIDTH;
-    mbox[11] = LCD_HEIGHT;
+    mbox[9] = 8;
+    mbox[10] = width;
+    mbox[11] = height;
 
     mbox[12] = TAG_SET_VIRT_WIDTH_HEIGHT;
     mbox[13] = 8;
-    mbox[14] = 0;
-    mbox[15] = LCD_WIDTH;
-    mbox[16] = LCD_HEIGHT;
+    mbox[14] = 8;
+    mbox[15] = width;
+    mbox[16] = height * nrender;
 
     mbox[17] = TAG_SET_DEPTH;
     mbox[18] = 4;
-    mbox[19] = 0;
-    mbox[20] = 16;    //FrameBufferInfo.depth RGB 565
+    mbox[19] = 4;
+    mbox[20] = bpp;
 
     mbox[21] = TAG_SET_PIXEL_ORDER;
     mbox[22] = 4;
     mbox[23] = 0;
-    mbox[24] = 1;     //RGB, not BGR preferably
+    mbox[24] = 0;                    //RGB, not BGR preferably
 
     mbox[25] = TAG_GET_PITCH;
     mbox[26] = 4;
@@ -167,17 +285,25 @@ int hdmi_fb_init(void)
 
     mbox_call(MBOX_CH_PROP, MMU_DISABLE);
 
-    _hdmi.fb = (rt_uint8_t *)(uintptr_t)(mbox[5] & 0x3FFFFFFF);
+    return (void *)((rt_uint64_t)(mbox[5] & 0x3fffffff));
+}
 
+int hdmi_fb_init(void)
+{
+    _hdmi.fb = (rt_uint8_t *)bcm283x_mbox_fb_alloc(LCD_WIDTH, LCD_HEIGHT, LCD_BPP, 1);
+    bcm283x_mbox_fb_setoffset(0, 0);
+    bcm283x_mbox_fb_set_porder(0);
     _hdmi.width = LCD_WIDTH;
     _hdmi.height = LCD_HEIGHT;
     _hdmi.depth = LCD_DEPTH;
     _hdmi.pitch = 0;
     _hdmi.pixel_format = RTGRAPHIC_PIXEL_FORMAT_RGB888;
 
-    armv8_map((unsigned long)_hdmi.fb, (unsigned long)_hdmi.fb, 0x200000, MEM_ATTR_MEMORY);
+    armv8_map((unsigned long)_hdmi.fb, (unsigned long)_hdmi.fb, 0x200000, MEM_ATTR_IO);
 
-    rt_kprintf("_hdmi.fb is %p\n", _hdmi.fb);
+    rt_hw_dcache_invalidate_range((unsigned long)_hdmi.fb,LCD_WIDTH * LCD_HEIGHT * 3);
+
+    //rt_kprintf("_hdmi.fb is %p\n", _hdmi.fb);
     rt_hdmi_fb_device_init(&_hdmi, "lcd");
 
     return 0;

From 609911bee9c1235151f5328e7dcae9880d6861f6 Mon Sep 17 00:00:00 2001
From: Fu Wei <tekkamanninja@gmail.com>
Date: Tue, 14 Apr 2020 14:53:39 +0800
Subject: [PATCH 60/83] [RISC-V:K210]Add UART1~3 support for K210

This patch adds UART1~3 support for K210, and separates the rt_uart_ops of
UARTHS from UART.
This patch add configs in Kconfig for configuring the pins of UARTx,
please check the sysctl_set_power_mode for the pins in the io_config_init
of bsp/k210/driver/drv_io_config.c

Signed-off-by: Fu Wei <wefu@redhat.com>
---
 bsp/k210/driver/Kconfig         |  41 ++++-
 bsp/k210/driver/drv_io_config.c |  22 ++-
 bsp/k210/driver/drv_uart.c      | 302 +++++++++++++++++++++++++++-----
 3 files changed, 318 insertions(+), 47 deletions(-)

diff --git a/bsp/k210/driver/Kconfig b/bsp/k210/driver/Kconfig
index 4d38a7c9b2..8acbf5202c 100644
--- a/bsp/k210/driver/Kconfig
+++ b/bsp/k210/driver/Kconfig
@@ -2,17 +2,44 @@ config BSP_USING_UART_HS
     bool "Enable High Speed UART"
     default y
 
-config BSP_USING_UART1
-    bool "Enable UART1 (GPIO0/1)"
-    default n
+menu "General Purpose UARTs"
 
-config BSP_USING_UART2
-    bool "Enable UART2 (GPIO0/1)"
+menuconfig BSP_USING_UART1
+    bool "Enable UART1"
     default n
+    if BSP_USING_UART1
+        config BSP_UART1_TXD_PIN
+            int "uart1 TXD pin number"
+            default 20
+        config BSP_UART1_RXD_PIN
+            int "uart1 RXD pin number"
+            default 21
+    endif
 
-config BSP_USING_UART3
-    bool "Enable UART3 (GPIO0/1)"
+menuconfig BSP_USING_UART2
+    bool "Enable UART2"
     default n
+    if BSP_USING_UART2
+        config BSP_UART2_TXD_PIN
+            int "uart2 TXD pin number"
+            default 28
+        config BSP_UART2_RXD_PIN
+            int "uart2 RXD pin number"
+            default 27
+    endif
+
+menuconfig BSP_USING_UART3
+    bool "Enable UART3"
+    default n
+    if BSP_USING_UART3
+        config BSP_UART3_TXD_PIN
+            int "uart3 TXD pin number"
+            default 22
+        config BSP_UART3_RXD_PIN
+            int "uart3 RXD pin number"
+            default 23
+    endif
+endmenu
 
 config BSP_USING_I2C1
     bool "Enable I2C1 (GPIO0/1)"
diff --git a/bsp/k210/driver/drv_io_config.c b/bsp/k210/driver/drv_io_config.c
index cd0e8f27f6..3098537eae 100644
--- a/bsp/k210/driver/drv_io_config.c
+++ b/bsp/k210/driver/drv_io_config.c
@@ -63,6 +63,18 @@ static struct io_config
 #endif
 #endif
 
+#ifdef BSP_USING_UART1
+    IOCONFIG(BSP_UART1_TXD_PIN, FUNC_UART1_TX),
+    IOCONFIG(BSP_UART1_RXD_PIN, FUNC_UART1_RX),
+#endif
+#ifdef BSP_USING_UART2
+    IOCONFIG(BSP_UART2_TXD_PIN, FUNC_UART2_TX),
+    IOCONFIG(BSP_UART2_RXD_PIN, FUNC_UART2_RX),
+#endif
+#ifdef BSP_USING_UART3
+    IOCONFIG(BSP_UART3_TXD_PIN, FUNC_UART3_TX),
+    IOCONFIG(BSP_UART3_RXD_PIN, FUNC_UART3_RX),
+#endif
 };
 
 static int print_io_config()
@@ -89,7 +101,15 @@ int io_config_init(void)
     sysctl_set_power_mode(SYSCTL_POWER_BANK0, SYSCTL_POWER_V18);
     sysctl_set_power_mode(SYSCTL_POWER_BANK1, SYSCTL_POWER_V18);
     sysctl_set_power_mode(SYSCTL_POWER_BANK2, SYSCTL_POWER_V18);
-    
+#ifdef BSP_USING_UART2
+    // for IO-27/28
+    sysctl_set_power_mode(SYSCTL_POWER_BANK4, SYSCTL_POWER_V33);
+#endif
+#if  defined(BSP_USING_UART1) || defined(BSP_USING_UART3)
+    // for IO-20~23
+    sysctl_set_power_mode(SYSCTL_POWER_BANK3, SYSCTL_POWER_V33);
+#endif
+
     for(i = 0; i < count; i++)
     {
         fpioa_set_function(io_config[i].io_num, io_config[i].func);
diff --git a/bsp/k210/driver/drv_uart.c b/bsp/k210/driver/drv_uart.c
index 7e22d40c5d..830b14cbbc 100644
--- a/bsp/k210/driver/drv_uart.c
+++ b/bsp/k210/driver/drv_uart.c
@@ -17,10 +17,12 @@
 #include <stdio.h>
 #include <sysctl.h>
 
-// #include "uart.h"
+#include "uart.h"
 #include "uarths.h"
 #include "plic.h"
 
+#define UART_DEFAULT_BAUDRATE               115200
+
 static volatile uarths_t *const _uarths = (volatile uarths_t *)UARTHS_BASE_ADDR;
 
 struct device_uart
@@ -29,22 +31,71 @@ struct device_uart
     rt_uint32_t irqno;
 };
 
-static rt_err_t  uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg);
+static rt_err_t  rt_uarths_configure(struct rt_serial_device *serial, struct serial_configure *cfg);
+static rt_err_t  uarths_control(struct rt_serial_device *serial, int cmd, void *arg);
+static int       drv_uarths_putc(struct rt_serial_device *serial, char c);
+static int       drv_uarths_getc(struct rt_serial_device *serial);
+
+static void     uarths_irq_handler(int irqno, void *param);
+
+static rt_err_t  rt_uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg);
 static rt_err_t  uart_control(struct rt_serial_device *serial, int cmd, void *arg);
 static int       drv_uart_putc(struct rt_serial_device *serial, char c);
 static int       drv_uart_getc(struct rt_serial_device *serial);
 
 static void     uart_irq_handler(int irqno, void *param);
 
+const struct rt_uart_ops _uart_hs_ops =
+{
+    rt_uarths_configure,
+    uarths_control,
+    drv_uarths_putc,
+    drv_uarths_getc,
+    RT_NULL
+};
+
 const struct rt_uart_ops _uart_ops =
 {
-    uart_configure,
+    rt_uart_configure,
     uart_control,
     drv_uart_putc,
     drv_uart_getc,
+    //TODO: add DMA support
     RT_NULL
 };
 
+/* START ported from kendryte standalone sdk uart.c */
+#define __UART_BRATE_CONST  16
+
+volatile uart_t* const  _uart[3] =
+{
+    (volatile uart_t*)UART1_BASE_ADDR,
+    (volatile uart_t*)UART2_BASE_ADDR,
+    (volatile uart_t*)UART3_BASE_ADDR
+};
+
+void uart_init(uart_device_number_t channel)
+{
+    sysctl_clock_enable(SYSCTL_CLOCK_UART1 + channel);
+    sysctl_reset(SYSCTL_RESET_UART1 + channel);
+}
+
+/* END ported from kendryte standalone sdk uart.c */
+static inline uart_device_number_t _get_uart_channel(rt_uint32_t addr)
+{
+    switch (addr)
+    {
+        case UART1_BASE_ADDR:
+            return UART_DEVICE_1;
+        case UART2_BASE_ADDR:
+            return UART_DEVICE_2;
+        case UART3_BASE_ADDR:
+            return UART_DEVICE_3;
+        default:
+            return UART_DEVICE_MAX;
+    }
+}
+
 /*
  * UART Initiation
  */
@@ -62,7 +113,7 @@ int rt_hw_uart_init(void)
         serial  = &serial_hs;
         uart    = &uart_hs;
 
-        serial->ops              = &_uart_ops;
+        serial->ops              = &_uart_hs_ops;
         serial->config           = config;
         serial->config.baud_rate = 115200;
 
@@ -86,36 +137,79 @@ int rt_hw_uart_init(void)
 
         serial->ops              = &_uart_ops;
         serial->config           = config;
-        serial->config.baud_rate = 115200;
+        serial->config.baud_rate = UART_DEFAULT_BAUDRATE;
 
         uart->hw_base   = UART1_BASE_ADDR;
         uart->irqno     = IRQN_UART1_INTERRUPT;
 
+        uart_init(UART_DEVICE_1);
+
         rt_hw_serial_register(serial,
-                              "uarths",
+                              "uart1",
                               RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
                               uart);
     }
 #endif
 
 #ifdef BSP_USING_UART2
+    {
+        static struct rt_serial_device  serial2;
+        static struct device_uart       uart2;
+
+        serial  = &serial2;
+        uart    = &uart2;
+
+        serial->ops              = &_uart_ops;
+        serial->config           = config;
+        serial->config.baud_rate = UART_DEFAULT_BAUDRATE;
+
+        uart->hw_base   = UART2_BASE_ADDR;
+        uart->irqno     = IRQN_UART2_INTERRUPT;
+
+        uart_init(UART_DEVICE_2);
+
+        rt_hw_serial_register(serial,
+                              "uart2",
+                              RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
+                              uart);
+    }
 #endif
 
 #ifdef BSP_USING_UART3
+    {
+        static struct rt_serial_device  serial3;
+        static struct device_uart       uart3;
+
+        serial  = &serial3;
+        uart    = &uart3;
+
+        serial->ops              = &_uart_ops;
+        serial->config           = config;
+        serial->config.baud_rate = UART_DEFAULT_BAUDRATE;
+
+        uart->hw_base   = UART3_BASE_ADDR;
+        uart->irqno     = IRQN_UART3_INTERRUPT;
+
+        uart_init(UART_DEVICE_3);
+
+        rt_hw_serial_register(serial,
+                              "uart3",
+                              RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
+                              uart);
+    }
 #endif
 
     return 0;
 }
 
 /*
- * UART interface
+ * UARTHS interface
  */
-static rt_err_t uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
+static rt_err_t rt_uarths_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
 {
-    rt_uint32_t baud_div;
     struct device_uart *uart;
-    uint32_t freq = sysctl_clock_get_freq(SYSCTL_CLOCK_CPU);
-    uint16_t div = freq / cfg->baud_rate - 1;
+    uint32_t freq_hs = sysctl_clock_get_freq(SYSCTL_CLOCK_CPU);
+    uint16_t div_hs = freq_hs / cfg->baud_rate - 1;
 
     RT_ASSERT(serial != RT_NULL);
     serial->config = *cfg;
@@ -125,7 +219,7 @@ static rt_err_t uart_configure(struct rt_serial_device *serial, struct serial_co
 
     if (uart->hw_base == UARTHS_BASE_ADDR)
     {
-        _uarths->div.div = div;
+        _uarths->div.div = div_hs;
         _uarths->txctrl.txen = 1;
         _uarths->rxctrl.rxen = 1;
         _uarths->txctrl.txcnt = 0;
@@ -137,13 +231,14 @@ static rt_err_t uart_configure(struct rt_serial_device *serial, struct serial_co
     }
     else
     {
+        return (-1);
         /* other uart */
     }
 
     return (RT_EOK);
 }
 
-static rt_err_t uart_control(struct rt_serial_device *serial, int cmd, void *arg)
+static rt_err_t uarths_control(struct rt_serial_device *serial, int cmd, void *arg)
 {
     struct device_uart *uart;
 
@@ -160,7 +255,7 @@ static rt_err_t uart_control(struct rt_serial_device *serial, int cmd, void *arg
 
     case RT_DEVICE_CTRL_SET_INT:
         /* install interrupt */
-        rt_hw_interrupt_install(uart->irqno, uart_irq_handler,
+        rt_hw_interrupt_install(uart->irqno, uarths_irq_handler,
                                 serial, serial->parent.parent.name);
         rt_hw_interrupt_umask(uart->irqno);
         break;
@@ -169,38 +264,168 @@ static rt_err_t uart_control(struct rt_serial_device *serial, int cmd, void *arg
     return (RT_EOK);
 }
 
-static int drv_uart_putc(struct rt_serial_device *serial, char c)
+
+static int drv_uarths_putc(struct rt_serial_device *serial, char c)
+{
+    struct device_uart *uart = serial->parent.user_data;
+    RT_ASSERT(uart->hw_base == UARTHS_BASE_ADDR);
+
+    while (_uarths->txdata.full);
+    _uarths->txdata.data = (uint8_t)c;
+
+    return (1);
+}
+
+static int drv_uarths_getc(struct rt_serial_device *serial)
+{
+    struct device_uart *uart = serial->parent.user_data;
+    RT_ASSERT(uart->hw_base == UARTHS_BASE_ADDR);
+
+    uarths_rxdata_t recv = _uarths->rxdata;
+    if (recv.empty)
+        return EOF;
+    else
+        return (recv.data & 0xff);
+    /* Receive Data Available */
+
+    return (-1);
+}
+
+/* UARTHS ISR */
+static void uarths_irq_handler(int irqno, void *param)
+{
+    struct rt_serial_device *serial = (struct rt_serial_device *)param;
+    struct device_uart *uart = serial->parent.user_data;
+    RT_ASSERT(uart->hw_base == UARTHS_BASE_ADDR);
+
+    /* read interrupt status and clear it */
+    if (_uarths->ip.rxwm)
+        rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
+}
+
+/*
+ * UART interface
+ */
+static rt_err_t rt_uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
+{
+    struct device_uart *uart;
+    uart_bitwidth_t data_width = (uart_bitwidth_t)cfg->data_bits ;
+    uart_stopbit_t stopbit = (uart_stopbit_t)cfg->stop_bits;
+    uart_parity_t parity = (uart_parity_t)cfg->parity;
+
+    uint32_t freq = sysctl_clock_get_freq(SYSCTL_CLOCK_APB0);
+    uint32_t divisor = freq / (uint32_t)cfg->baud_rate;
+    uint8_t dlh = divisor >> 12;
+    uint8_t dll = (divisor - (dlh << 12)) / __UART_BRATE_CONST;
+    uint8_t dlf = divisor - (dlh << 12) - dll * __UART_BRATE_CONST;
+
+    RT_ASSERT(serial != RT_NULL);
+    serial->config = *cfg;
+
+    uart = serial->parent.user_data;
+    RT_ASSERT(uart != RT_NULL);
+
+    uart_device_number_t channel = _get_uart_channel(uart->hw_base);
+    RT_ASSERT(channel != UART_DEVICE_MAX);
+
+    RT_ASSERT(data_width >= 5 && data_width <= 8);
+    if (data_width == 5)
+    {
+        RT_ASSERT(stopbit != UART_STOP_2);
+    }
+    else
+    {
+        RT_ASSERT(stopbit != UART_STOP_1_5);
+    }
+
+    uint32_t stopbit_val = stopbit == UART_STOP_1 ? 0 : 1;
+    uint32_t parity_val;
+    switch (parity)
+    {
+        case UART_PARITY_NONE:
+            parity_val = 0;
+            break;
+        case UART_PARITY_ODD:
+            parity_val = 1;
+            break;
+        case UART_PARITY_EVEN:
+            parity_val = 3;
+            break;
+        default:
+            RT_ASSERT(!"Invalid parity");
+            break;
+    }
+
+    _uart[channel]->LCR |= 1u << 7;
+    _uart[channel]->DLH = dlh;
+    _uart[channel]->DLL = dll;
+    _uart[channel]->DLF = dlf;
+    _uart[channel]->LCR = 0;
+    _uart[channel]->LCR = (data_width - 5) |
+                          (stopbit_val << 2) |
+                          (parity_val << 3);
+    _uart[channel]->LCR &= ~(1u << 7);
+    _uart[channel]->IER |= 0x80; /* THRE */
+    _uart[channel]->FCR = UART_RECEIVE_FIFO_1 << 6 |
+                          UART_SEND_FIFO_8 << 4 |
+                          0x1 << 3 |
+                          0x1;
+
+    return (RT_EOK);
+}
+
+static rt_err_t uart_control(struct rt_serial_device *serial, int cmd, void *arg)
 {
     struct device_uart *uart;
 
     uart = serial->parent.user_data;
-    if (uart->hw_base == UARTHS_BASE_ADDR)
+    uart_device_number_t channel = _get_uart_channel(uart->hw_base);
+
+    RT_ASSERT(uart != RT_NULL);
+    RT_ASSERT(channel != UART_DEVICE_MAX);
+
+    switch (cmd)
     {
-        while (_uarths->txdata.full);
-        _uarths->txdata.data = (uint8_t)c;
-    }
-    else
-    {
-        /* other uart */
+    case RT_DEVICE_CTRL_CLR_INT:
+        /* Disable the UART Interrupt */
+        rt_hw_interrupt_mask(uart->irqno);
+        _uart[channel]->IER &= ~0x1;
+        break;
+
+    case RT_DEVICE_CTRL_SET_INT:
+        /* install interrupt */
+        rt_hw_interrupt_install(uart->irqno, uart_irq_handler,
+                                serial, serial->parent.parent.name);
+        rt_hw_interrupt_umask(uart->irqno);
+        _uart[channel]->IER |= 0x1;
+        break;
     }
 
+    return (RT_EOK);
+}
+
+static int drv_uart_putc(struct rt_serial_device *serial, char c)
+{
+    struct device_uart *uart = serial->parent.user_data;
+    uart_device_number_t channel = _get_uart_channel(uart->hw_base);
+    RT_ASSERT(channel != UART_DEVICE_MAX);
+
+    while (_uart[channel]->LSR & (1u << 5));
+    _uart[channel]->THR = c;
+
     return (1);
 }
 
 static int drv_uart_getc(struct rt_serial_device *serial)
 {
-    int ret = -1;
     struct device_uart *uart = serial->parent.user_data;
+    uart_device_number_t channel = _get_uart_channel(uart->hw_base);
+    RT_ASSERT(channel != UART_DEVICE_MAX);
 
-    if (uart->hw_base == UARTHS_BASE_ADDR)
-    {
-        uarths_rxdata_t recv = _uarths->rxdata;
-        if (recv.empty)
-            return EOF;
-        else
-            return (recv.data & 0xff);
-    }
-
+    if (_uart[channel]->LSR & 1)
+        return (char)(_uart[channel]->RBR & 0xff);
+    else
+        return EOF;
     /* Receive Data Available */
 
     return (-1);
@@ -209,21 +434,20 @@ static int drv_uart_getc(struct rt_serial_device *serial)
 /* UART ISR */
 static void uart_irq_handler(int irqno, void *param)
 {
-    rt_ubase_t isr;
     struct rt_serial_device *serial = (struct rt_serial_device *)param;
     struct device_uart *uart = serial->parent.user_data;
+    uart_device_number_t channel = _get_uart_channel(uart->hw_base);
+    RT_ASSERT(channel != UART_DEVICE_MAX);
 
     /* read interrupt status and clear it */
-    if (uart->hw_base == UARTHS_BASE_ADDR)
-    {
-        if (_uarths->ip.rxwm) 
-            rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
-    }
+    if (_uart[channel]->LSR)
+        rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
 }
 
 /* WEAK for SDK 0.5.6 */
 
-RT_WEAK void uart_debug_init(int uart_channel)
+RT_WEAK void uart_debug_init(uart_device_number_t uart_channel)
 {
 
 }
+

From 9d374f873cc9d3f0ee1af5f463fcaeee75d5f6e8 Mon Sep 17 00:00:00 2001
From: hphuang <hphuang@nuvoton.com>
Date: Tue, 28 Apr 2020 19:07:08 +0800
Subject: [PATCH 61/83] mstorage.c: fix the issue that _read_capacity() returns
 the wrong last valid address of storage medium

---
 components/drivers/usb/usbdevice/class/mstorage.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/drivers/usb/usbdevice/class/mstorage.c b/components/drivers/usb/usbdevice/class/mstorage.c
index 43fb25afe4..a681b8212f 100644
--- a/components/drivers/usb/usbdevice/class/mstorage.c
+++ b/components/drivers/usb/usbdevice/class/mstorage.c
@@ -426,7 +426,7 @@ static rt_size_t _read_capacity(ufunction_t func, ustorage_cbw_t cbw)
 
     data = (struct mstorage*)func->user_data;   
     buf = data->ep_in->buffer;    
-    sector_count = data->geometry.sector_count;
+    sector_count = data->geometry.sector_count - 1; /* Last Logical Block Address */
     sector_size = data->geometry.bytes_per_sector;
 
     buf[0] = sector_count >> 24;

From 79b44d29ad2c03b0634635797fb60b810b29eba3 Mon Sep 17 00:00:00 2001
From: Maofeng <xckhmf@163.com>
Date: Tue, 28 Apr 2020 03:23:09 +0800
Subject: [PATCH 62/83] [bsp\nrf5x]Support BSP UART0

---
 bsp/nrf5x/libraries/drivers/drv_uart.c | 129 ++++++++++++++-----------
 bsp/nrf5x/nrf52840/board/Kconfig       |  17 +++-
 bsp/nrf5x/nrf52840/rtconfig.h          |   3 +
 3 files changed, 89 insertions(+), 60 deletions(-)

diff --git a/bsp/nrf5x/libraries/drivers/drv_uart.c b/bsp/nrf5x/libraries/drivers/drv_uart.c
index b310fa57a4..08c7148353 100644
--- a/bsp/nrf5x/libraries/drivers/drv_uart.c
+++ b/bsp/nrf5x/libraries/drivers/drv_uart.c
@@ -1,59 +1,83 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-28     xckhmf       Modify for <nrfx>
+ *
+ */
 #include <rtdevice.h>
 #include <nrfx_uart.h>
 #include "drv_uart.h"
 
-static struct rt_serial_device _serial0_0;
-static void uart_event_hander(nrfx_uart_event_t const *p_event,void *p_context);
+#ifdef BSP_USING_UART
 
 typedef struct
 {
     struct rt_serial_device *serial;
     nrfx_uart_t uart;
+    uint8_t rx_byte;
+    uint16_t rx_length;
     uint32_t rx_pin;
     uint32_t tx_pin;
     nrfx_uart_event_handler_t event_handler;
-} UART_CFG_T;
+} drv_uart_cfg_t;
 
-
-UART_CFG_T uart0 = {
+#ifdef BSP_USING_UART0
+static struct rt_serial_device _serial_0;
+static void uart0_event_hander(nrfx_uart_event_t const *p_event,void *p_context);
+drv_uart_cfg_t m_uart0_cfg = {
     .uart = NRFX_UART_INSTANCE(0),
-#ifdef RT_USING_CONSOLE
-    .rx_pin = 8,
-    .tx_pin = 6,
-    .event_handler = uart_event_hander,
-#else
-    .rx_pin = 19,
-    .tx_pin = 20
-#endif
+    .rx_byte = 0,
+    .rx_length = 0,
+    .rx_pin = BSP_UART0_RX_PIN,
+    .tx_pin = BSP_UART0_TX_PIN,
+    .event_handler = uart0_event_hander
 };
-UART_CFG_T *working_cfg = RT_NULL;
+#endif  /* BSP_USING_UART0 */
 
-static void uart_event_hander(nrfx_uart_event_t const *p_event,void *p_context)
-{
-    
+#ifdef BSP_USING_UART1
+    #error <nrfx_uart> not support UART1. Use UART0 instead.
+#endif  /* BSP_USING_UART1 */
+
+#ifdef BSP_USING_UART0
+static void uart0_event_hander(nrfx_uart_event_t const *p_event,void *p_context)
+{   
     if (p_event->type == NRFX_UART_EVT_RX_DONE)
     {
-        rt_hw_serial_isr(working_cfg->serial, RT_SERIAL_EVENT_RX_IND);
+        if(p_event->data.rxtx.bytes == 1)
+        {
+            m_uart0_cfg.rx_length = p_event->data.rxtx.bytes;
+            
+            /* rx_byte equal p_data  */
+            //m_uart0_cfg.rx_byte = *(p_event->data.rxtx.p_data); 
+            
+            rt_hw_serial_isr(m_uart0_cfg.serial, RT_SERIAL_EVENT_RX_IND);
+        }
+        nrfx_uart_rx(&(m_uart0_cfg.uart),&m_uart0_cfg.rx_byte,1);
     }
     if (p_event->type == NRFX_UART_EVT_TX_DONE)
     {
-        
+        /* @TODO:[RT_DEVICE_FLAG_INT_TX]*/
     }
 }
+#endif  /* BSP_USING_UART0 */
 
 static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configure *cfg)
 {
-    nrfx_uart_config_t config = NRFX_UART_DEFAULT_CONFIG(uart0.tx_pin,uart0.rx_pin);
-    UART_CFG_T *instance = &uart0;
+    nrfx_uart_config_t config = NRFX_UART_DEFAULT_CONFIG(BSP_UART0_TX_PIN,BSP_UART0_RX_PIN);
+    drv_uart_cfg_t *instance = RT_NULL;
 
     RT_ASSERT(serial != RT_NULL);
     RT_ASSERT(cfg != RT_NULL);
-
-    if (serial->parent.user_data != RT_NULL)
+  
+    if (serial->parent.user_data == RT_NULL)
     {
-        instance = (UART_CFG_T*)serial->parent.user_data;
+        return -RT_ERROR;
     }
-
+    instance = (drv_uart_cfg_t*)serial->parent.user_data;
     nrfx_uart_uninit(&(instance->uart));
 
     switch (cfg->baud_rate)
@@ -83,28 +107,23 @@ static rt_err_t _uart_cfg(struct rt_serial_device *serial, struct serial_configu
     config.hal_cfg.hwfc = NRF_UART_HWFC_DISABLED;
     config.pselrxd = instance->rx_pin;
     config.pseltxd = instance->tx_pin;
-
+    
     nrfx_uart_init(&(instance->uart), &config, instance->event_handler);
-    
-    nrf_uart_int_enable(instance->uart.p_reg, NRF_UART_INT_MASK_RXDRDY | NRF_UART_INT_MASK_RXTO | NRF_UART_INT_MASK_ERROR);
+    nrfx_uart_rx(&(instance->uart),&(instance->rx_byte),1);
     nrf_uart_int_disable(instance->uart.p_reg, NRF_UART_INT_MASK_TXDRDY);
-    
-    nrfx_uart_rx_enable(&(instance->uart));
-    
-    working_cfg = instance;
     return RT_EOK;
 }
 
 static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
 {
-    UART_CFG_T *instance = working_cfg;
-
+    drv_uart_cfg_t *instance = NULL;
     RT_ASSERT(serial != RT_NULL);
 
-    if (serial->parent.user_data != RT_NULL)
+    if (serial->parent.user_data == RT_NULL)
     {
-        instance = (UART_CFG_T*)serial->parent.user_data;
+        return -RT_ERROR;
     }
+    instance = (drv_uart_cfg_t*)serial->parent.user_data;
 
     switch (cmd)
     {
@@ -129,10 +148,7 @@ static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
         break;
 
     case RT_DEVICE_CTRL_PIN:
-        if (working_cfg != instance)
-        {
-            _uart_cfg(instance->serial, &(instance->serial->config));
-        }
+        _uart_cfg(instance->serial, &(instance->serial->config));
         break;
 
     case RT_DEVICE_POWERSAVE:
@@ -152,13 +168,13 @@ static rt_err_t _uart_ctrl(struct rt_serial_device *serial, int cmd, void *arg)
 
 static int _uart_putc(struct rt_serial_device *serial, char c)
 {
-    UART_CFG_T *instance = working_cfg;
+    drv_uart_cfg_t *instance = NULL;
     int rtn = 1;
     RT_ASSERT(serial != RT_NULL);
 
     if (serial->parent.user_data != RT_NULL)
     {
-        instance = (UART_CFG_T*)serial->parent.user_data;
+        instance = (drv_uart_cfg_t*)serial->parent.user_data;
     }
 
     nrf_uart_event_clear(instance->uart.p_reg, NRF_UART_EVENT_TXDRDY);
@@ -171,23 +187,21 @@ static int _uart_putc(struct rt_serial_device *serial, char c)
     return rtn;
 }
 
-/* 
-    @note: this function is invaild ,the cause of the problem is [nrfx_uart.c - line 340] 
-*/
 static int _uart_getc(struct rt_serial_device *serial)
 {
     int ch = -1;
-    UART_CFG_T *instance = working_cfg;
-
+    drv_uart_cfg_t *instance = NULL;
     RT_ASSERT(serial != RT_NULL);
 
     if (serial->parent.user_data != RT_NULL)
     {
-        instance = (UART_CFG_T*)serial->parent.user_data;
+        instance = (drv_uart_cfg_t*)serial->parent.user_data;
+    }  
+    if(instance->rx_length)
+    {
+        ch = instance->rx_byte;
+        instance->rx_length--;
     }
-    
-    ch = (int)(nrf_uart_rxd_get(instance->uart.p_reg));
-    
     return ch;
 }
 
@@ -202,11 +216,14 @@ void rt_hw_uart_init(void)
 {
     struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
 
-    config.bufsz = RT_SERIAL_RB_BUFSZ;
-    _serial0_0.config = config;
-    _serial0_0.ops = &_uart_ops;
-    uart0.serial = &_serial0_0;
+#ifdef BSP_USING_UART0
+    _serial_0.config = config;
+    _serial_0.ops = &_uart_ops;
+    m_uart0_cfg.serial = &_serial_0;
+    rt_hw_serial_register(&_serial_0, "uart0", \
+                            RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,  &m_uart0_cfg);
+#endif  /* BSP_USING_UART0 */
 
-    rt_hw_serial_register(&_serial0_0, "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,  &uart0);
 }
 
+#endif /* BSP_USING_UART */
diff --git a/bsp/nrf5x/nrf52840/board/Kconfig b/bsp/nrf5x/nrf52840/board/Kconfig
index b7edace9e8..e05787c775 100644
--- a/bsp/nrf5x/nrf52840/board/Kconfig
+++ b/bsp/nrf5x/nrf52840/board/Kconfig
@@ -2,14 +2,14 @@ menu "Hardware Drivers Config"
 
 config SOC_NRF52840
     bool
-	config SOC_NRF52840
+    config SOC_NRF52840
     select RT_USING_COMPONENTS_INIT
     select RT_USING_USER_MAIN
     default y
 
 menu "Onboard Peripheral Drivers"
     config BSP_USING_JLINK_TO_USART
-        bool "Enable JLINK TO USART (uart0)"
+        bool "Enable JLINK TO USART (uart0|RX_PIN:8|TX_PIN:6)"
         select BSP_USING_UART
         select BSP_USING_UART0
         default y
@@ -30,11 +30,20 @@ menu "On-chip Peripheral Drivers"
             config BSP_USING_UART0
                 bool "Enable UART0"
                 default y 
-
+                if BSP_USING_UART0
+                    config BSP_UART0_RX_PIN
+                        int "uart0 rx pin number"
+                        range 0 31
+                        default 8
+                    config BSP_UART0_TX_PIN
+                        int "uart0 tx pin number"
+                        range 0 31
+                        default 6
+                endif
             config BSP_USING_UART1
                 bool "Enable UART1"
                 default n
-		endif
+        endif
 endmenu
 
 endmenu
diff --git a/bsp/nrf5x/nrf52840/rtconfig.h b/bsp/nrf5x/nrf52840/rtconfig.h
index 1741c7dd7b..c63c401e68 100644
--- a/bsp/nrf5x/nrf52840/rtconfig.h
+++ b/bsp/nrf5x/nrf52840/rtconfig.h
@@ -155,10 +155,13 @@
 
 /* Onboard Peripheral Drivers */
 
+#define BSP_USING_JLINK_TO_USART
 
 /* On-chip Peripheral Drivers */
 
 #define BSP_USING_UART
 #define BSP_USING_UART0
+#define BSP_UART0_RX_PIN 8
+#define BSP_UART0_TX_PIN 6
 
 #endif

From 786eb5ae9c77970f25f662d57a83276d09c9a72d Mon Sep 17 00:00:00 2001
From: Bernard Xiong <bernard.xiong@gmail.com>
Date: Thu, 30 Apr 2020 21:08:04 +0800
Subject: [PATCH 63/83] [C++] rename the Thread/Mutex to cxx_Thread/Mutex to
 avoid same name issue

---
 bsp/lpc54608-LPCXpresso/project.ewp           |    8 +-
 bsp/lpc54608-LPCXpresso/project.ewt           |    8 +-
 bsp/lpc54608-LPCXpresso/project.uvprojx       | 1743 ++++++++---------
 components/cplusplus/crt_init.c               |    0
 .../cplusplus/{Mutex.cpp => cxx_Mutex.cpp}    |    0
 .../{Semaphore.cpp => cxx_Semaphore.cpp}      |    0
 .../cplusplus/{Thread.cpp => cxx_Thread.cpp}  |    0
 components/cplusplus/{crt.cpp => cxx_crt.cpp} |    0
 8 files changed, 876 insertions(+), 883 deletions(-)
 mode change 100755 => 100644 components/cplusplus/crt_init.c
 rename components/cplusplus/{Mutex.cpp => cxx_Mutex.cpp} (100%)
 rename components/cplusplus/{Semaphore.cpp => cxx_Semaphore.cpp} (100%)
 rename components/cplusplus/{Thread.cpp => cxx_Thread.cpp} (100%)
 rename components/cplusplus/{crt.cpp => cxx_crt.cpp} (100%)

diff --git a/bsp/lpc54608-LPCXpresso/project.ewp b/bsp/lpc54608-LPCXpresso/project.ewp
index 22154af07d..d16ead5d2c 100644
--- a/bsp/lpc54608-LPCXpresso/project.ewp
+++ b/bsp/lpc54608-LPCXpresso/project.ewp
@@ -2148,16 +2148,16 @@
   <group>
     <name>CPlusPlus</name>
     <file>
-      <name>$PROJ_DIR$\../../components/cplusplus/Mutex.cpp</name>
+      <name>$PROJ_DIR$\../../components/cplusplus/cxx_Mutex.cpp</name>
     </file>
     <file>
-      <name>$PROJ_DIR$\../../components/cplusplus/Semaphore.cpp</name>
+      <name>$PROJ_DIR$\../../components/cplusplus/cxx_Semaphore.cpp</name>
     </file>
     <file>
-      <name>$PROJ_DIR$\../../components/cplusplus/Thread.cpp</name>
+      <name>$PROJ_DIR$\../../components/cplusplus/cxx_Thread.cpp</name>
     </file>
     <file>
-      <name>$PROJ_DIR$\../../components/cplusplus/crt.cpp</name>
+      <name>$PROJ_DIR$\../../components/cplusplus/cxx_crt.cpp</name>
     </file>
     <file>
       <name>$PROJ_DIR$\../../components/cplusplus/crt_init.c</name>
diff --git a/bsp/lpc54608-LPCXpresso/project.ewt b/bsp/lpc54608-LPCXpresso/project.ewt
index de78292e60..a1d63d5e4b 100644
--- a/bsp/lpc54608-LPCXpresso/project.ewt
+++ b/bsp/lpc54608-LPCXpresso/project.ewt
@@ -2355,19 +2355,19 @@
     <group>
         <name>CPlusPlus</name>
         <file>
-            <name>$PROJ_DIR$\..\..\components\cplusplus\crt.cpp</name>
+            <name>$PROJ_DIR$\..\..\components\cplusplus\cxx_crt.cpp</name>
         </file>
         <file>
             <name>$PROJ_DIR$\..\..\components\cplusplus\crt_init.c</name>
         </file>
         <file>
-            <name>$PROJ_DIR$\..\..\components\cplusplus\Mutex.cpp</name>
+            <name>$PROJ_DIR$\..\..\components\cplusplus\cxx_Mutex.cpp</name>
         </file>
         <file>
-            <name>$PROJ_DIR$\..\..\components\cplusplus\Semaphore.cpp</name>
+            <name>$PROJ_DIR$\..\..\components\cplusplus\cxx_Semaphore.cpp</name>
         </file>
         <file>
-            <name>$PROJ_DIR$\..\..\components\cplusplus\Thread.cpp</name>
+            <name>$PROJ_DIR$\..\..\components\cplusplus\cxx_Thread.cpp</name>
         </file>
     </group>
     <group>
diff --git a/bsp/lpc54608-LPCXpresso/project.uvprojx b/bsp/lpc54608-LPCXpresso/project.uvprojx
index ad2e225b2e..e7978224d2 100644
--- a/bsp/lpc54608-LPCXpresso/project.uvprojx
+++ b/bsp/lpc54608-LPCXpresso/project.uvprojx
@@ -330,9 +330,9 @@
             <v6Rtti>0</v6Rtti>
             <VariousControls>
               <MiscControls>--library_interface=armcc --library_type=standardlib --diag_suppress=66,1296,186</MiscControls>
-              <Define>CPU_LPC54608J512ET180=1, CPU_LPC54608, CORE_M4, SDK_DEBUGCONSOLE=0, RT_USING_ARM_LIBC</Define>
+              <Define>SDK_DEBUGCONSOLE=0, CPU_LPC54608, CORE_M4, CPU_LPC54608J512ET180=1, RT_USING_ARM_LIBC</Define>
               <Undefine />
-              <IncludePath>.;..\..\include;applications;.;drivers;SDK_2.2_LPCXpresso54608\CMSIS\Include;SDK_2.2_LPCXpresso54608\devices\LPC54608;SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers;SDK_2.2_LPCXpresso54608\devices\LPC54608\utilities;SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\inc;SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\src;..\..\libcpu\arm\common;..\..\libcpu\arm\cortex-m4;..\..\components\cplusplus;..\..\components\dfs\include;..\..\components\dfs\filesystems\devfs;..\..\components\dfs\filesystems\elmfat;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\drivers\spi;..\..\components\drivers\include;..\..\components\drivers\include;..\..\components\finsh;..\..\components\libc\compilers\armlibc;..\..\components\libc\compilers\common;..\..\components\libc\pthreads;..\..\components\libc\time;..\..\components\net\lwip-2.0.2\src;..\..\components\net\lwip-2.0.2\src\include;..\..\components\net\lwip-2.0.2\src\include\ipv4;..\..\components\net\lwip-2.0.2\src\arch\include;..\..\components\net\lwip-2.0.2\src\include\netif;..\..\components\net\netdev\include;..\..\components\net\sal_socket\include;..\..\components\net\sal_socket\include\socket;..\..\components\net\sal_socket\impl;..\..\components\net\sal_socket\include\dfs_net;..\..\components\net\sal_socket\include\dfs_net\sys_select;..\..\components\net\sal_socket\include\socket\sys_socket</IncludePath>
+              <IncludePath>.;../../include;applications;.;drivers;SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/inc;SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/src;SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers;SDK_2.2_LPCXpresso54608/devices/LPC54608/utilities;SDK_2.2_LPCXpresso54608/CMSIS/Include;SDK_2.2_LPCXpresso54608/devices/LPC54608;../../libcpu/arm/common;../../libcpu/arm/cortex-m4;../../components/finsh;../../components/dfs/include;../../components/dfs/filesystems/elmfat;../../components/dfs/filesystems/devfs;../../components/net/lwip-2.0.2/src;../../components/net/lwip-2.0.2/src/include;../../components/net/lwip-2.0.2/src/include/ipv4;../../components/net/lwip-2.0.2/src/arch/include;../../components/net/lwip-2.0.2/src/include/netif;../../components/net/netdev/include;../../components/net/sal_socket/include;../../components/net/sal_socket/include/socket;../../components/net/sal_socket/impl;../../components/net/sal_socket/include/dfs_net;../../components/net/sal_socket/include/dfs_net/sys_select;../../components/net/sal_socket/include/socket/sys_socket;../../components/drivers/include;../../components/drivers/include;../../components/drivers/spi;../../components/drivers/include;../../components/drivers/include;../../components/drivers/include;../../components/drivers/include;../../components/drivers/include;../../components/drivers/include;../../components/cplusplus;../../components/libc/compilers/armlibc;../../components/libc/compilers/common;../../components/libc/pthreads;../../components/libc/time</IncludePath>
             </VariousControls>
           </Cads>
           <Aads>
@@ -379,112 +379,105 @@
             <File>
               <FileName>clock.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\clock.c</FilePath>
+              <FilePath>../../src/clock.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>components.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\components.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>cpu.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\src\cpu.c</FilePath>
+              <FilePath>../../src/components.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>device.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\device.c</FilePath>
+              <FilePath>../../src/device.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>idle.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\idle.c</FilePath>
+              <FilePath>../../src/idle.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>ipc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\ipc.c</FilePath>
+              <FilePath>../../src/ipc.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>irq.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\irq.c</FilePath>
+              <FilePath>../../src/irq.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>kservice.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\kservice.c</FilePath>
+              <FilePath>../../src/kservice.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mem.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\mem.c</FilePath>
+              <FilePath>../../src/mem.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>memheap.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\memheap.c</FilePath>
+              <FilePath>../../src/memheap.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mempool.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\mempool.c</FilePath>
+              <FilePath>../../src/mempool.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>object.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\object.c</FilePath>
+              <FilePath>../../src/object.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>scheduler.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\scheduler.c</FilePath>
+              <FilePath>../../src/scheduler.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>signal.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\signal.c</FilePath>
+              <FilePath>../../src/signal.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>thread.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\thread.c</FilePath>
+              <FilePath>../../src/thread.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>timer.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\src\timer.c</FilePath>
+              <FilePath>../../src/timer.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -494,21 +487,21 @@
             <File>
               <FileName>application.c</FileName>
               <FileType>1</FileType>
-              <FilePath>applications\application.c</FilePath>
+              <FilePath>applications/application.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mnt.c</FileName>
               <FileType>1</FileType>
-              <FilePath>applications\mnt.c</FilePath>
+              <FilePath>applications/mnt.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>startup.c</FileName>
               <FileType>1</FileType>
-              <FilePath>applications\startup.c</FilePath>
+              <FilePath>applications/startup.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -518,84 +511,395 @@
             <File>
               <FileName>board.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\board.c</FilePath>
+              <FilePath>drivers/board.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>clock_config.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\clock_config.c</FilePath>
+              <FilePath>drivers/clock_config.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drt_mpu.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drt_mpu.c</FilePath>
+              <FilePath>drivers/drt_mpu.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_emac.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_emac.c</FilePath>
+              <FilePath>drivers/drv_emac.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_ft5406.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_ft5406.c</FilePath>
+              <FilePath>drivers/drv_ft5406.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_i2c.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_i2c.c</FilePath>
+              <FilePath>drivers/drv_i2c.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_lcd.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_lcd.c</FilePath>
+              <FilePath>drivers/drv_lcd.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_sd.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_sd.c</FilePath>
+              <FilePath>drivers/drv_sd.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_sdram.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_sdram.c</FilePath>
+              <FilePath>drivers/drv_sdram.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_sram.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_sram.c</FilePath>
+              <FilePath>drivers/drv_sram.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>drv_uart.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\drv_uart.c</FilePath>
+              <FilePath>drivers/drv_uart.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>fsl_phy.c</FileName>
               <FileType>1</FileType>
-              <FilePath>drivers\fsl_phy.c</FilePath>
+              <FilePath>drivers/fsl_phy.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>Libraries</GroupName>
+          <Files>
+            <File>
+              <FileName>fsl_sd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/src/fsl_sd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_sdmmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/src/fsl_sdmmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_host.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/src/fsl_host.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_sd_event.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/sdmmc_2.1.2/src/fsl_sd_event.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_adc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_adc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_clock.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_clock.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_common.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_common.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_crc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_crc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_ctimer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_ctimer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_dmic.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_dmic.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_dmic_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_dmic_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_eeprom.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_eeprom.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_emc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_emc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_enet.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_enet.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_flashiap.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_flashiap.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_flexcomm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_flexcomm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_fmc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_fmc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_fmeas.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_fmeas.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_gint.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_gint.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_gpio.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_gpio.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_i2c.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_i2c.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_i2c_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_i2c_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_i2s.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_i2s.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_i2s_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_i2s_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_inputmux.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_inputmux.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_lcdc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_lcdc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_mcan.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_mcan.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_mrt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_mrt.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_pint.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_pint.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_power.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_power.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_reset.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_reset.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_rit.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_rit.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_rtc.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_rtc.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_sctimer.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_sctimer.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_sdif.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_sdif.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_spi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_spi.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_spi_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_spi_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_spifi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_spifi.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_spifi_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_spifi_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_usart.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_usart.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_usart_dma.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_usart_dma.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_utick.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_utick.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>fsl_wwdt.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/drivers/fsl_wwdt.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -605,332 +909,21 @@
             <File>
               <FileName>startup_LPC54608.s</FileName>
               <FileType>2</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\arm\startup_LPC54608.s</FilePath>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/arm/startup_LPC54608.s</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>system_LPC54608.c</FileName>
               <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\system_LPC54608.c</FilePath>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/system_LPC54608.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>keil_lib_power.lib</FileName>
               <FileType>4</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\arm\keil_lib_power.lib</FilePath>
-            </File>
-          </Files>
-        </Group>
-        <Group>
-          <GroupName>Libraries</GroupName>
-          <Files>
-            <File>
-              <FileName>fsl_adc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_adc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_clock.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_clock.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_common.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_common.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_crc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_crc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_ctimer.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_ctimer.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_dmic.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_dmic.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_dmic_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_dmic_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_eeprom.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_eeprom.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_emc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_emc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_enet.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_enet.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_flashiap.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_flashiap.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_flexcomm.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_flexcomm.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_fmc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_fmc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_fmeas.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_fmeas.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_gint.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_gint.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_gpio.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_gpio.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_i2c.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_i2c.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_i2c_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_i2c_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_i2s.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_i2s.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_i2s_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_i2s_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_inputmux.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_inputmux.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_lcdc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_lcdc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_mcan.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_mcan.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_mrt.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_mrt.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_pint.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_pint.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_power.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_power.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_reset.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_reset.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_rit.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_rit.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_rtc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_rtc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_sctimer.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_sctimer.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_sdif.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_sdif.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_spi.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_spi.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_spi_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_spi_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_spifi.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_spifi.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_spifi_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_spifi_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_usart.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_usart.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_usart_dma.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_usart_dma.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_utick.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_utick.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_wwdt.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\devices\LPC54608\drivers\fsl_wwdt.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_sd.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\src\fsl_sd.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_sdmmc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\src\fsl_sdmmc.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_host.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\src\fsl_host.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>fsl_sd_event.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>SDK_2.2_LPCXpresso54608\sdmmc_2.1.2\src\fsl_sd_event.c</FilePath>
+              <FilePath>SDK_2.2_LPCXpresso54608/devices/LPC54608/arm/keil_lib_power.lib</FilePath>
             </File>
           </Files>
         </Group>
@@ -940,73 +933,136 @@
             <File>
               <FileName>backtrace.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\libcpu\arm\common\backtrace.c</FilePath>
+              <FilePath>../../libcpu/arm/common/backtrace.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>div0.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\libcpu\arm\common\div0.c</FilePath>
+              <FilePath>../../libcpu/arm/common/div0.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>showmem.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\libcpu\arm\common\showmem.c</FilePath>
+              <FilePath>../../libcpu/arm/common/showmem.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>cpuport.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\libcpu\arm\cortex-m4\cpuport.c</FilePath>
+              <FilePath>../../libcpu/arm/cortex-m4/cpuport.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>context_rvds.S</FileName>
               <FileType>2</FileType>
-              <FilePath>..\..\libcpu\arm\cortex-m4\context_rvds.S</FilePath>
+              <FilePath>../../libcpu/arm/cortex-m4/context_rvds.S</FilePath>
             </File>
           </Files>
         </Group>
         <Group>
-          <GroupName>CPlusPlus</GroupName>
+          <GroupName>finsh</GroupName>
           <Files>
             <File>
-              <FileName>Mutex.cpp</FileName>
-              <FileType>8</FileType>
-              <FilePath>..\..\components\cplusplus\Mutex.cpp</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>Semaphore.cpp</FileName>
-              <FileType>8</FileType>
-              <FilePath>..\..\components\cplusplus\Semaphore.cpp</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>Thread.cpp</FileName>
-              <FileType>8</FileType>
-              <FilePath>..\..\components\cplusplus\Thread.cpp</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>crt.cpp</FileName>
-              <FileType>8</FileType>
-              <FilePath>..\..\components\cplusplus\crt.cpp</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>crt_init.c</FileName>
+              <FileName>shell.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\cplusplus\crt_init.c</FilePath>
+              <FilePath>../../components/finsh/shell.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>cmd.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/cmd.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/msh.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>msh_file.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/msh_file.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_compiler.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_compiler.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_error.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_error.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_heap.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_heap.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_init.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_init.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_node.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_node.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_ops.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_ops.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_parser.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_parser.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_var.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_var.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_vm.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_vm.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>finsh_token.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/finsh/finsh_token.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -1016,213 +1072,530 @@
             <File>
               <FileName>dfs.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\dfs.c</FilePath>
+              <FilePath>../../components/dfs/src/dfs.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>dfs_file.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\dfs_file.c</FilePath>
+              <FilePath>../../components/dfs/src/dfs_file.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>dfs_fs.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\dfs_fs.c</FilePath>
+              <FilePath>../../components/dfs/src/dfs_fs.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>dfs_posix.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\dfs_posix.c</FilePath>
+              <FilePath>../../components/dfs/src/dfs_posix.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>poll.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\poll.c</FilePath>
+              <FilePath>../../components/dfs/src/poll.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>select.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\src\select.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>devfs.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\filesystems\devfs\devfs.c</FilePath>
+              <FilePath>../../components/dfs/src/select.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>dfs_elm.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\filesystems\elmfat\dfs_elm.c</FilePath>
+              <FilePath>../../components/dfs/filesystems/elmfat/dfs_elm.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>ff.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\dfs\filesystems\elmfat\ff.c</FilePath>
+              <FilePath>../../components/dfs/filesystems/elmfat/ff.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>devfs.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/dfs/filesystems/devfs/devfs.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>lwIP</GroupName>
+          <Files>
+            <File>
+              <FileName>sys_arch.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/arch/sys_arch.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>api_lib.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/api_lib.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>api_msg.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/api_msg.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>err.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/err.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>netbuf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/netbuf.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>netdb.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/netdb.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>netifapi.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/netifapi.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sockets.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/sockets.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>tcpip.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/api/tcpip.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>def.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/def.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dns.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/dns.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>inet_chksum.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/inet_chksum.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>init.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/init.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ip.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ip.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>memp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/memp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>netif.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/netif.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pbuf.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/pbuf.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>raw.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/raw.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>stats.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/stats.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>sys.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/sys.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>tcp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/tcp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>tcp_in.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/tcp_in.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>tcp_out.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/tcp_out.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>timeouts.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/timeouts.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>udp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/udp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ethernet.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/netif/ethernet.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ethernetif.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/netif/ethernetif.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>lowpan6.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/netif/lowpan6.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>autoip.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/autoip.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dhcp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/dhcp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>etharp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/etharp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>icmp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/icmp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>igmp.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/igmp.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ip4.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/ip4.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ip4_addr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/ip4_addr.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ip4_frag.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/core/ipv4/ip4_frag.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>ping.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/lwip-2.0.2/src/apps/ping/ping.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>netdev</GroupName>
+          <Files>
+            <File>
+              <FileName>netdev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/netdev/src/netdev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>netdev_ipaddr.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/netdev/src/netdev_ipaddr.c</FilePath>
+            </File>
+          </Files>
+        </Group>
+        <Group>
+          <GroupName>SAL</GroupName>
+          <Files>
+            <File>
+              <FileName>sal_socket.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/sal_socket/src/sal_socket.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>net_netdb.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/sal_socket/socket/net_netdb.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>af_inet_lwip.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/sal_socket/impl/af_inet_lwip.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>net_sockets.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/sal_socket/socket/net_sockets.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>dfs_net.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/net/sal_socket/dfs_net/dfs_net.c</FilePath>
             </File>
           </Files>
         </Group>
         <Group>
           <GroupName>DeviceDrivers</GroupName>
-          <Files>
-            <File>
-              <FileName>i2c_core.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\i2c\i2c_core.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>i2c_dev.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\i2c\i2c_dev.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>i2c-bit-ops.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\i2c\i2c-bit-ops.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>pin.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\misc\pin.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>mtd_nand.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\mtd\mtd_nand.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>rtc.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\rtc\rtc.c</FilePath>
-            </File>
-          </Files>
           <Files>
             <File>
               <FileName>block_dev.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\sdio\block_dev.c</FilePath>
+              <FilePath>../../components/drivers/sdio/block_dev.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mmcsd_core.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\sdio\mmcsd_core.c</FilePath>
+              <FilePath>../../components/drivers/sdio/mmcsd_core.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>sd.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\sdio\sd.c</FilePath>
+              <FilePath>../../components/drivers/sdio/sd.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>sdio.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\sdio\sdio.c</FilePath>
+              <FilePath>../../components/drivers/sdio/sdio.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mmc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\sdio\mmc.c</FilePath>
+              <FilePath>../../components/drivers/sdio/mmc.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
-              <FileName>serial.c</FileName>
+              <FileName>rtc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\serial\serial.c</FilePath>
+              <FilePath>../../components/drivers/rtc/rtc.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>spi_core.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\spi\spi_core.c</FilePath>
+              <FilePath>../../components/drivers/spi/spi_core.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>spi_dev.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\spi\spi_dev.c</FilePath>
+              <FilePath>../../components/drivers/spi/spi_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_core.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/i2c/i2c_core.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c_dev.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/i2c/i2c_dev.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>i2c-bit-ops.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/i2c/i2c-bit-ops.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>serial.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/serial/serial.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>completion.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\completion.c</FilePath>
+              <FilePath>../../components/drivers/src/completion.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>dataqueue.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\dataqueue.c</FilePath>
+              <FilePath>../../components/drivers/src/dataqueue.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pipe.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\pipe.c</FilePath>
+              <FilePath>../../components/drivers/src/pipe.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>ringblk_buf.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\ringblk_buf.c</FilePath>
+              <FilePath>../../components/drivers/src/ringblk_buf.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>ringbuffer.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\ringbuffer.c</FilePath>
+              <FilePath>../../components/drivers/src/ringbuffer.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>waitqueue.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\waitqueue.c</FilePath>
+              <FilePath>../../components/drivers/src/waitqueue.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>workqueue.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\drivers\src\workqueue.c</FilePath>
+              <FilePath>../../components/drivers/src/workqueue.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>mtd_nand.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/mtd/mtd_nand.c</FilePath>
+            </File>
+          </Files>
+          <Files>
+            <File>
+              <FileName>pin.c</FileName>
+              <FileType>1</FileType>
+              <FilePath>../../components/drivers/misc/pin.c</FilePath>
             </File>
           </Files>
           <GroupOption>
@@ -1239,103 +1612,40 @@
           </GroupOption>
         </Group>
         <Group>
-          <GroupName>finsh</GroupName>
+          <GroupName>CPlusPlus</GroupName>
           <Files>
             <File>
-              <FileName>shell.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\shell.c</FilePath>
+              <FileName>cxx_Mutex.cpp</FileName>
+              <FileType>8</FileType>
+              <FilePath>../../components/cplusplus/cxx_Mutex.cpp</FilePath>
             </File>
           </Files>
           <Files>
             <File>
-              <FileName>cmd.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\cmd.c</FilePath>
+              <FileName>cxx_Semaphore.cpp</FileName>
+              <FileType>8</FileType>
+              <FilePath>../../components/cplusplus/cxx_Semaphore.cpp</FilePath>
             </File>
           </Files>
           <Files>
             <File>
-              <FileName>msh.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\msh.c</FilePath>
+              <FileName>cxx_Thread.cpp</FileName>
+              <FileType>8</FileType>
+              <FilePath>../../components/cplusplus/cxx_Thread.cpp</FilePath>
             </File>
           </Files>
           <Files>
             <File>
-              <FileName>msh_file.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\msh_file.c</FilePath>
+              <FileName>cxx_crt.cpp</FileName>
+              <FileType>8</FileType>
+              <FilePath>../../components/cplusplus/cxx_crt.cpp</FilePath>
             </File>
           </Files>
           <Files>
             <File>
-              <FileName>finsh_compiler.c</FileName>
+              <FileName>crt_init.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_compiler.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_error.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_error.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_heap.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_heap.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_init.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_init.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_node.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_node.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_ops.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_ops.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_parser.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_parser.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_var.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_var.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_vm.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_vm.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>finsh_token.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\finsh\finsh_token.c</FilePath>
+              <FilePath>../../components/cplusplus/crt_init.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -1345,35 +1655,35 @@
             <File>
               <FileName>libc.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\compilers\armlibc\libc.c</FilePath>
+              <FilePath>../../components/libc/compilers/armlibc/libc.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>mem_std.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\compilers\armlibc\mem_std.c</FilePath>
+              <FilePath>../../components/libc/compilers/armlibc/mem_std.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>stdio.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\compilers\armlibc\stdio.c</FilePath>
+              <FilePath>../../components/libc/compilers/armlibc/stdio.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>stubs.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\compilers\armlibc\stubs.c</FilePath>
+              <FilePath>../../components/libc/compilers/armlibc/stubs.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>time.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\compilers\common\time.c</FilePath>
+              <FilePath>../../components/libc/compilers/common/time.c</FilePath>
             </File>
           </Files>
         </Group>
@@ -1383,408 +1693,91 @@
             <File>
               <FileName>mqueue.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\mqueue.c</FilePath>
+              <FilePath>../../components/libc/pthreads/mqueue.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_attr.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_attr.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_attr.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_barrier.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_barrier.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_barrier.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_cond.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_cond.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_cond.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_mutex.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_mutex.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_mutex.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_rwlock.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_rwlock.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_rwlock.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_spin.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_spin.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_spin.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>pthread_tls.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\pthread_tls.c</FilePath>
+              <FilePath>../../components/libc/pthreads/pthread_tls.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>sched.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\sched.c</FilePath>
+              <FilePath>../../components/libc/pthreads/sched.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>semaphore.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\pthreads\semaphore.c</FilePath>
+              <FilePath>../../components/libc/pthreads/semaphore.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>clock_time.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\time\clock_time.c</FilePath>
+              <FilePath>../../components/libc/time/clock_time.c</FilePath>
             </File>
           </Files>
           <Files>
             <File>
               <FileName>posix_sleep.c</FileName>
               <FileType>1</FileType>
-              <FilePath>..\..\components\libc\time\posix_sleep.c</FilePath>
-            </File>
-          </Files>
-        </Group>
-        <Group>
-          <GroupName>lwIP</GroupName>
-          <Files>
-            <File>
-              <FileName>sys_arch.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\arch\sys_arch.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>api_lib.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\api_lib.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>api_msg.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\api_msg.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>err.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\err.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>netbuf.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\netbuf.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>netdb.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\netdb.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>netifapi.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\netifapi.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>sockets.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\sockets.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>tcpip.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\api\tcpip.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>def.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\def.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>dns.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\dns.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>inet_chksum.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\inet_chksum.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>init.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\init.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ip.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ip.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>memp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\memp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>netif.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\netif.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>pbuf.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\pbuf.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>raw.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\raw.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>stats.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\stats.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>sys.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\sys.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>tcp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\tcp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>tcp_in.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\tcp_in.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>tcp_out.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\tcp_out.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>timeouts.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\timeouts.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>udp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\udp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ethernet.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\netif\ethernet.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ethernetif.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\netif\ethernetif.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>lowpan6.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\netif\lowpan6.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>autoip.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\autoip.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>dhcp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\dhcp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>etharp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\etharp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>icmp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\icmp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>igmp.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\igmp.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ip4.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ip4_addr.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4_addr.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ip4_frag.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4_frag.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>ping.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\lwip-2.0.2\src\apps\ping\ping.c</FilePath>
-            </File>
-          </Files>
-        </Group>
-        <Group>
-          <GroupName>netdev</GroupName>
-          <Files>
-            <File>
-              <FileName>netdev.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\netdev\src\netdev.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>netdev_ipaddr.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\netdev\src\netdev_ipaddr.c</FilePath>
-            </File>
-          </Files>
-        </Group>
-        <Group>
-          <GroupName>SAL</GroupName>
-          <Files>
-            <File>
-              <FileName>sal_socket.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\sal_socket\src\sal_socket.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>net_netdb.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\sal_socket\socket\net_netdb.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>af_inet_lwip.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\sal_socket\impl\af_inet_lwip.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>net_sockets.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\sal_socket\socket\net_sockets.c</FilePath>
-            </File>
-          </Files>
-          <Files>
-            <File>
-              <FileName>dfs_net.c</FileName>
-              <FileType>1</FileType>
-              <FilePath>..\..\components\net\sal_socket\dfs_net\dfs_net.c</FilePath>
+              <FilePath>../../components/libc/time/posix_sleep.c</FilePath>
             </File>
           </Files>
         </Group>
diff --git a/components/cplusplus/crt_init.c b/components/cplusplus/crt_init.c
old mode 100755
new mode 100644
diff --git a/components/cplusplus/Mutex.cpp b/components/cplusplus/cxx_Mutex.cpp
similarity index 100%
rename from components/cplusplus/Mutex.cpp
rename to components/cplusplus/cxx_Mutex.cpp
diff --git a/components/cplusplus/Semaphore.cpp b/components/cplusplus/cxx_Semaphore.cpp
similarity index 100%
rename from components/cplusplus/Semaphore.cpp
rename to components/cplusplus/cxx_Semaphore.cpp
diff --git a/components/cplusplus/Thread.cpp b/components/cplusplus/cxx_Thread.cpp
similarity index 100%
rename from components/cplusplus/Thread.cpp
rename to components/cplusplus/cxx_Thread.cpp
diff --git a/components/cplusplus/crt.cpp b/components/cplusplus/cxx_crt.cpp
similarity index 100%
rename from components/cplusplus/crt.cpp
rename to components/cplusplus/cxx_crt.cpp

From 040816dee8c1933c75060a696638e368230a7dc2 Mon Sep 17 00:00:00 2001
From: Prry <445395670@qq.com>
Date: Sat, 2 May 2020 00:39:48 +0800
Subject: [PATCH 64/83] add vendor information of sensor

---
 components/drivers/sensors/sensor.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/drivers/sensors/sensor.h b/components/drivers/sensors/sensor.h
index a0eaaae9ea..3821ec36ca 100755
--- a/components/drivers/sensors/sensor.h
+++ b/components/drivers/sensors/sensor.h
@@ -61,6 +61,8 @@ extern "C" {
 #define RT_SENSOR_VENDOR_ASAIR         (8)  /* Aosong */
 #define RT_SENSOR_VENDOR_SHARP         (9)  /* Sharp */
 #define RT_SENSOR_VENDOR_SENSIRION     (10) /* Sensirion */
+#define RT_SENSOR_VENDOR_TI            (11) /* Texas Instruments*/
+
 
 /* Sensor unit types */
 

From 1ea7a3f519a4171d2435f4bbf4c0bcdd4201f28c Mon Sep 17 00:00:00 2001
From: supperthomas <78900636@qq.com>
Date: Sun, 26 Apr 2020 22:44:09 +0800
Subject: [PATCH 65/83] [nrfx] Add the on-chip flash

---
 bsp/nrf5x/libraries/drivers/SConscript        |   5 +-
 bsp/nrf5x/libraries/drivers/drv_flash.c       | 184 ++++++++++++++++++
 bsp/nrf5x/libraries/drivers/drv_flash.h       |  29 +++
 bsp/nrf5x/nrf52840/.config                    |  20 +-
 bsp/nrf5x/nrf52840/board/Kconfig              |  41 +++-
 bsp/nrf5x/nrf52840/board/board.h              |   5 +
 .../nrf52840/board/linker_scripts/link.sct    |   6 +-
 bsp/nrf5x/nrf52840/board/sdk_config.h         |   6 +-
 bsp/nrf5x/nrf52840/project.uvoptx             |  14 +-
 bsp/nrf5x/nrf52840/project.uvprojx            |   8 +-
 bsp/nrf5x/nrf52840/template.uvoptx            |   8 +-
 bsp/nrf5x/nrf52840/template.uvprojx           |   8 +-
 12 files changed, 300 insertions(+), 34 deletions(-)
 create mode 100644 bsp/nrf5x/libraries/drivers/drv_flash.c
 create mode 100644 bsp/nrf5x/libraries/drivers/drv_flash.h

diff --git a/bsp/nrf5x/libraries/drivers/SConscript b/bsp/nrf5x/libraries/drivers/SConscript
index 1bd5bdb0a9..1fcca26f99 100644
--- a/bsp/nrf5x/libraries/drivers/SConscript
+++ b/bsp/nrf5x/libraries/drivers/SConscript
@@ -10,8 +10,9 @@ src = Split("""
 
 if GetDepend(['BSP_USING_UART']):
     src += ['drv_uart.c']
-
-# src += ['drv_common.c']
+    
+if GetDepend(['BSP_USING_ON_CHIP_FLASH']):
+    src += ['drv_flash.c']
 
 path =  [cwd]
 
diff --git a/bsp/nrf5x/libraries/drivers/drv_flash.c b/bsp/nrf5x/libraries/drivers/drv_flash.c
new file mode 100644
index 0000000000..412dc1f82a
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/drv_flash.c
@@ -0,0 +1,184 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-29     supperthomas first version
+ */
+
+#include "board.h"
+#include <nrfx.h>
+#include "nrfx_nvmc.h"
+
+#ifdef BSP_USING_ON_CHIP_FLASH
+//#include "drv_config.h"
+#include "drv_flash.h"
+
+#if defined(PKG_USING_FAL)
+#include "fal.h"
+#endif
+
+#include <rtdbg.h>
+#define LOG_TAG                "drv.flash"
+
+
+
+/**
+  * @brief  Gets the page of a given address
+  * @param  Addr: Address of the FLASH Memory
+  * @retval The page of a given address
+  */
+static uint32_t GetPage(uint32_t Addr)
+{
+    uint32_t page = 0;
+    if (Addr < (MCU_FLASH_START_ADDRESS + MCU_FLASH_SIZE))
+    {
+        page = (Addr - MCU_FLASH_START_ADDRESS) / MCU_FLASH_PAGE_SIZE;
+    }
+    else
+    {
+        return 0xffffffff;
+    }
+    return page;
+}
+
+
+/**
+ * Read data from flash.
+ * @note This operation's units is word.
+ *
+ * @param addr flash address
+ * @param buf buffer to store read data
+ * @param size read bytes size
+ *
+ * @return result
+ */
+int mcu_flash_read(rt_uint32_t addr, rt_uint8_t *buf, size_t size)
+{
+
+    size_t i;
+
+    if ((addr + size) > MCU_FLASH_END_ADDRESS)
+    {
+        LOG_E("read outrange flash size! addr is (0x%p)", (void *)(addr + size));
+        return -RT_EINVAL;
+    }
+
+    for (i = 0; i < size; i++, buf++, addr++)
+    {
+        *buf = *(rt_uint8_t *) addr;
+    }
+
+    return size;
+}
+
+/**
+ * Write data to flash.
+ * @note This operation's units is word.
+ * @note This operation must after erase. @see flash_erase.
+ *
+ * @param addr flash address
+ * @param buf the write data buffer
+ * @param size write bytes size
+ *
+ * @return result
+ */
+int mcu_flash_write(rt_uint32_t addr, const uint8_t *buf, size_t size)
+{
+    if ((addr + size) > MCU_FLASH_END_ADDRESS)
+    {
+        LOG_E("ERROR: write outrange flash size! addr is (0x%p)\n", (void *)(addr + size));
+        return -RT_EINVAL;
+    }
+
+
+    if (addr % 4 != 0)
+    {
+        LOG_E("write addr should be 4-byte alignment");
+        //4byte write
+        //else byts
+        return -RT_EINVAL;
+    }
+
+    if (size < 1)
+    {
+        return -RT_ERROR;
+    }
+    if (size % 4 != 0)
+    {
+        nrfx_nvmc_bytes_write(addr, buf, size);
+        return size;
+    }
+    else
+    {
+        nrfx_nvmc_words_write(addr, buf, size / 4);
+        return size;
+    }
+
+}
+
+/**
+ * Erase data on flash.
+ * @note This operation is irreversible.
+ * @note This operation's units is different which on many chips.
+ *
+ * @param addr flash address
+ * @param size erase bytes size
+ *
+ * @return result
+ */
+int mcu_flash_erase(rt_uint32_t addr, size_t size)
+{
+    nrfx_err_t result = RT_EOK;
+
+    uint32_t FirstPage = 0, NbOfPages = 0;
+
+    if ((addr + size) > MCU_FLASH_END_ADDRESS)
+    {
+        LOG_E("ERROR: erase outrange flash size! addr is (0x%p)\n", (void *)(addr + size));
+        return -RT_EINVAL;
+    }
+
+    FirstPage = GetPage(addr);
+    NbOfPages = GetPage(addr + size - 1) - FirstPage + 1;
+
+    for (int i = 0; i < NbOfPages ; i++)
+    {
+        result = nrfx_nvmc_page_erase((FirstPage + i) * MCU_FLASH_PAGE_SIZE);
+        if (NRFX_SUCCESS != result)
+        {
+            LOG_E("ERROR: erase flash page %d ! error code  is (%x)\n", FirstPage + i, result);
+            return -RT_EINVAL;
+        }
+    }
+    LOG_D("erase done: addr (0x%p), size %d", (void *)addr, NbOfPages * MCU_FLASH_PAGE_SIZE);
+    return size;
+}
+
+#if defined(PKG_USING_FAL)
+
+static int fal_flash_read(long offset, rt_uint8_t *buf, size_t size);
+static int fal_flash_write(long offset, const rt_uint8_t *buf, size_t size);
+static int fal_flash_erase(long offset, size_t size);
+
+const struct fal_flash_dev mcu_onchip_flash = {"mcu_onchip", MCU_FLASH_START_ADDRESS, MCU_FLASH_SIZE, MCU_FLASH_PAGE_SIZE, {NULL, fal_flash_read, fal_flash_write, fal_flash_erase} };
+
+static int fal_flash_read(long offset, rt_uint8_t *buf, size_t size)
+{
+    return mcu_flash_read(mcu_onchip_flash.addr + offset, buf, size);
+}
+
+static int fal_flash_write(long offset, const rt_uint8_t *buf, size_t size)
+{
+    return mcu_flash_write(mcu_onchip_flash.addr + offset, buf, size);
+}
+
+static int fal_flash_erase(long offset, size_t size)
+{
+    return mcu_flash_erase(mcu_onchip_flash.addr + offset, size);
+}
+
+#endif
+#endif /* BSP_USING_ON_CHIP_FLASH */
diff --git a/bsp/nrf5x/libraries/drivers/drv_flash.h b/bsp/nrf5x/libraries/drivers/drv_flash.h
new file mode 100644
index 0000000000..97a524beff
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/drv_flash.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (c) 2006-2018, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author          Notes
+ * 2020-04-29     supperthomas    first version
+ */
+
+#ifndef __DRV_FLASH_H__
+#define __DRV_FLASH_H__
+
+#include <rtdevice.h>
+#include <rthw.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+int nrfx_flash_read(rt_uint32_t addr, rt_uint8_t *buf, size_t size);
+int nrfx_flash_write(rt_uint32_t addr, const rt_uint8_t *buf, size_t size);
+int nrfx_flash_erase(rt_uint32_t addr, size_t size);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif  /* __DRV_FLASH_H__ */
diff --git a/bsp/nrf5x/nrf52840/.config b/bsp/nrf5x/nrf52840/.config
index 36e39de794..7565108653 100644
--- a/bsp/nrf5x/nrf52840/.config
+++ b/bsp/nrf5x/nrf52840/.config
@@ -200,6 +200,7 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_MONGOOSE is not set
 # CONFIG_PKG_USING_MYMQTT is not set
 # CONFIG_PKG_USING_KAWAII_MQTT is not set
+# CONFIG_PKG_USING_BC28_MQTT is not set
 # CONFIG_PKG_USING_WEBTERMINAL is not set
 # CONFIG_PKG_USING_CJSON is not set
 # CONFIG_PKG_USING_JSMN is not set
@@ -226,6 +227,7 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_COAP is not set
 # CONFIG_PKG_USING_NOPOLL is not set
 # CONFIG_PKG_USING_NETUTILS is not set
+# CONFIG_PKG_USING_CMUX is not set
 # CONFIG_PKG_USING_PPP_DEVICE is not set
 # CONFIG_PKG_USING_AT_DEVICE is not set
 # CONFIG_PKG_USING_ATSRV_SOCKET is not set
@@ -302,6 +304,7 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_CHINESE_FONT_LIBRARY is not set
 # CONFIG_PKG_USING_LUNAR_CALENDAR is not set
 # CONFIG_PKG_USING_BS8116A is not set
+# CONFIG_PKG_USING_URLENCODE is not set
 
 #
 # system packages
@@ -312,6 +315,12 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_LWEXT4 is not set
 # CONFIG_PKG_USING_PARTITION is not set
 # CONFIG_PKG_USING_FAL is not set
+# CONFIG_PKG_USING_FAL_V00500 is not set
+# CONFIG_PKG_USING_FAL_V00400 is not set
+# CONFIG_PKG_USING_FAL_V00300 is not set
+# CONFIG_PKG_USING_FAL_V00200 is not set
+# CONFIG_PKG_USING_FAL_V00100 is not set
+# CONFIG_PKG_USING_FAL_LATEST_VERSION is not set
 # CONFIG_PKG_USING_SQLITE is not set
 # CONFIG_PKG_USING_RTI is not set
 # CONFIG_PKG_USING_LITTLEVGL2RTT is not set
@@ -343,6 +352,11 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_LITTLED is not set
 # CONFIG_PKG_USING_LKDGUI is not set
 # CONFIG_PKG_USING_NRF5X_SDK is not set
+CONFIG_PKG_USING_NRFX=y
+CONFIG_PKG_NRFX_PATH="/packages/peripherals/nrfx"
+CONFIG_PKG_USING_NRFX_V210=y
+# CONFIG_PKG_USING_NRFX_LATEST_VERSION is not set
+CONFIG_PKG_NRFX_VER="v2.1.0"
 # CONFIG_PKG_USING_WM_LIBRARIES is not set
 # CONFIG_PKG_USING_KENDRYTE_SDK is not set
 # CONFIG_PKG_USING_INFRARED is not set
@@ -367,11 +381,6 @@ CONFIG_RT_USING_LIBC=y
 # CONFIG_PKG_USING_BEEP is not set
 # CONFIG_PKG_USING_EASYBLINK is not set
 # CONFIG_PKG_USING_PMS_SERIES is not set
-CONFIG_PKG_USING_NRFX=y
-CONFIG_PKG_NRFX_PATH="/packages/peripherals/nrfx"
-CONFIG_PKG_USING_NRFX_V210=y
-# CONFIG_PKG_USING_NRFX_LATEST_VERSION is not set
-CONFIG_PKG_NRFX_VER="v2.1.0"
 
 #
 # miscellaneous packages
@@ -423,6 +432,7 @@ CONFIG_SOC_NRF52840=y
 # On-chip Peripheral Drivers
 #
 # CONFIG_BSP_USING_GPIO is not set
+# CONFIG_BSP_USING_ON_CHIP_FLASH is not set
 CONFIG_BSP_USING_UART=y
 CONFIG_BSP_USING_UART0=y
 # CONFIG_BSP_USING_UART1 is not set
diff --git a/bsp/nrf5x/nrf52840/board/Kconfig b/bsp/nrf5x/nrf52840/board/Kconfig
index b7edace9e8..9e48009cf6 100644
--- a/bsp/nrf5x/nrf52840/board/Kconfig
+++ b/bsp/nrf5x/nrf52840/board/Kconfig
@@ -2,14 +2,14 @@ menu "Hardware Drivers Config"
 
 config SOC_NRF52840
     bool
-	config SOC_NRF52840
+    config SOC_NRF52840
     select RT_USING_COMPONENTS_INIT
     select RT_USING_USER_MAIN
     default y
 
 menu "Onboard Peripheral Drivers"
     config BSP_USING_JLINK_TO_USART
-        bool "Enable JLINK TO USART (uart0)"
+        bool "Enable JLINK TO USART (uart0|RX_PIN:8|TX_PIN:6)"
         select BSP_USING_UART
         select BSP_USING_UART0
         default y
@@ -30,11 +30,44 @@ menu "On-chip Peripheral Drivers"
             config BSP_USING_UART0
                 bool "Enable UART0"
                 default y 
-
+                if BSP_USING_UART0
+                    config BSP_UART0_RX_PIN
+                        int "uart0 rx pin number"
+                        range 0 31
+                        default 8
+                    config BSP_UART0_TX_PIN
+                        int "uart0 tx pin number"
+                        range 0 31
+                        default 6
+                endif
             config BSP_USING_UART1
                 bool "Enable UART1"
                 default n
-		endif
+        endif
+	menu "On-chip flash config"
+		config MCU_FLASH_START_ADDRESS  
+			hex "MCU FLASH START ADDRESS"
+			default 0x00000000
+			
+		config MCU_FLASH_SIZE_KB  
+			int "MCU FLASH SIZE, MAX size 1024 KB"
+			range 1 1024
+			default 1024		
+			
+		config MCU_SRAM_START_ADDRESS 
+			hex "MCU RAM START ADDRESS"
+			default 0x20000000
+			
+		config MCU_SRAM_SIZE_KB 
+			int "MCU RAM SIZE, MAX size 256 KB"
+			range 1 256
+			default 256
+			
+		config MCU_FLASH_PAGE_SIZE 
+			hex "MCU FLASH PAGE SIZE, please not change,nrfx default is 0x1000"
+			range 0x1000 0x1000
+			default 0x1000
+	endmenu
 endmenu
 
 endmenu
diff --git a/bsp/nrf5x/nrf52840/board/board.h b/bsp/nrf5x/nrf52840/board/board.h
index 021abe9f95..669f903e55 100644
--- a/bsp/nrf5x/nrf52840/board/board.h
+++ b/bsp/nrf5x/nrf52840/board/board.h
@@ -5,6 +5,11 @@
 
 #include "nrf.h"
 
+#define MCU_FLASH_SIZE MCU_FLASH_SIZE_KB*1024
+#define MCU_FLASH_END_ADDRESS        ((uint32_t)(MCU_FLASH_START_ADDRESS + MCU_FLASH_SIZE))
+#define MCU_SRAM_SIZE MCU_SRAM_SIZE_KB*1024
+#define MCU_SRAM_END_ADDRESS        (MCU_SRAM_START_ADDRESS + MCU_SRAM_SIZE)
+
 #if defined(__CC_ARM) || defined(__CLANG_ARM)
 extern int Image$$RW_IRAM1$$ZI$$Limit;
 #define HEAP_BEGIN      ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
diff --git a/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct b/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
index 0200e96087..a2f8ebd922 100644
--- a/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
+++ b/bsp/nrf5x/nrf52840/board/linker_scripts/link.sct
@@ -2,13 +2,13 @@
 ; *** Scatter-Loading Description File generated by uVision ***
 ; *************************************************************
 
-LR_IROM1 0x0001F000 0x00061000  {    ; load region size_region
-  ER_IROM1 0x0001F000 0x00061000  {  ; load address = execution address
+LR_IROM1 0x00000000 0x100000  {    ; load region size_region
+  ER_IROM1 0x00000000 0x100000  {  ; load address = execution address
    *.o (RESET, +First)
    *(InRoot$$Sections)
    .ANY (+RO)
   }
-  RW_IRAM1 0x200025F8 0x0000DA08  {  ; RW data
+  RW_IRAM1 0x20000000 0x40000  {  ; RW data
    .ANY (+RW +ZI)
   }
 }
diff --git a/bsp/nrf5x/nrf52840/board/sdk_config.h b/bsp/nrf5x/nrf52840/board/sdk_config.h
index aeffd2905c..68fb22ca70 100644
--- a/bsp/nrf5x/nrf52840/board/sdk_config.h
+++ b/bsp/nrf5x/nrf52840/board/sdk_config.h
@@ -11687,7 +11687,11 @@
 // </h> 
 //==========================================================
 
-
+// <e> NRFX_NVMC_ENABLED - nrfx_nvmc - NVMC peripheral driver
+//==========================================================
+#ifndef NRFX_NVMC_ENABLED
+#define NRFX_NVMC_ENABLED 1
+#endif
 // </e>
 
 // </h> 
diff --git a/bsp/nrf5x/nrf52840/project.uvoptx b/bsp/nrf5x/nrf52840/project.uvoptx
index 7d8a5a4f97..ff162faafb 100644
--- a/bsp/nrf5x/nrf52840/project.uvoptx
+++ b/bsp/nrf5x/nrf52840/project.uvoptx
@@ -119,13 +119,13 @@
       <TargetDriverDllRegistry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>UL2CM3</Key>
-          <Name>UL2CM3(-S0 -C0 -P0 ) -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+          <Key>JL2CM3</Key>
+          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
         </SetRegEntry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>JL2CM3</Key>
-          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
         </SetRegEntry>
       </TargetDriverDllRegistry>
       <Breakpoint/>
@@ -359,7 +359,7 @@
 
   <Group>
     <GroupName>Applications</GroupName>
-    <tvExp>1</tvExp>
+    <tvExp>0</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
@@ -379,7 +379,7 @@
 
   <Group>
     <GroupName>Drivers</GroupName>
-    <tvExp>1</tvExp>
+    <tvExp>0</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
@@ -411,7 +411,7 @@
 
   <Group>
     <GroupName>nrfx</GroupName>
-    <tvExp>1</tvExp>
+    <tvExp>0</tvExp>
     <tvExpOptDlg>0</tvExpOptDlg>
     <cbSel>0</cbSel>
     <RteFlg>0</RteFlg>
diff --git a/bsp/nrf5x/nrf52840/project.uvprojx b/bsp/nrf5x/nrf52840/project.uvprojx
index babb19e132..b1bf5b73cf 100644
--- a/bsp/nrf5x/nrf52840/project.uvprojx
+++ b/bsp/nrf5x/nrf52840/project.uvprojx
@@ -18,7 +18,7 @@
           <Vendor>Nordic Semiconductor</Vendor>
           <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.32.1</PackID>
           <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
-          <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
+          <Cpu>IRAM(0x20000000,0x40000) IROM(0x00000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
           <StartupFile></StartupFile>
           <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
@@ -275,7 +275,7 @@
               <OCR_RVCT4>
                 <Type>1</Type>
                 <StartAddress>0x0</StartAddress>
-                <Size>0xde000</Size>
+                <Size>0x100000</Size>
               </OCR_RVCT4>
               <OCR_RVCT5>
                 <Type>1</Type>
@@ -299,8 +299,8 @@
               </OCR_RVCT8>
               <OCR_RVCT9>
                 <Type>0</Type>
-                <StartAddress>0x200026c0</StartAddress>
-                <Size>0x3d940</Size>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x40000</Size>
               </OCR_RVCT9>
               <OCR_RVCT10>
                 <Type>0</Type>
diff --git a/bsp/nrf5x/nrf52840/template.uvoptx b/bsp/nrf5x/nrf52840/template.uvoptx
index 2e5f9fc2ac..f567bf47e8 100644
--- a/bsp/nrf5x/nrf52840/template.uvoptx
+++ b/bsp/nrf5x/nrf52840/template.uvoptx
@@ -119,13 +119,13 @@
       <TargetDriverDllRegistry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>UL2CM3</Key>
-          <Name>UL2CM3(-S0 -C0 -P0 ) -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+          <Key>JL2CM3</Key>
+          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
         </SetRegEntry>
         <SetRegEntry>
           <Number>0</Number>
-          <Key>JL2CM3</Key>
-          <Name>-U683349164 -O78 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(2BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000 -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
+          <Key>UL2CM3</Key>
+          <Name>UL2CM3(-S0 -C0 -P0 )  -FN2 -FC4000 -FD20000000 -FF0nrf52xxx -FF1nrf52xxx_uicr -FL0200000 -FL11000 -FS00 -FS110001000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
         </SetRegEntry>
       </TargetDriverDllRegistry>
       <Breakpoint/>
diff --git a/bsp/nrf5x/nrf52840/template.uvprojx b/bsp/nrf5x/nrf52840/template.uvprojx
index 9a8aa49622..62c5997a13 100644
--- a/bsp/nrf5x/nrf52840/template.uvprojx
+++ b/bsp/nrf5x/nrf52840/template.uvprojx
@@ -18,7 +18,7 @@
           <Vendor>Nordic Semiconductor</Vendor>
           <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.32.1</PackID>
           <PackURL>http://developer.nordicsemi.com/nRF5_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>
-          <Cpu>IRAM(0x20000000,0x00040000) IROM(0x00000000,0x00100000) CPUTYPE("Cortex-M4") FPU2 DSP CLOCK(12000000) ELITTLE</Cpu>
+          <Cpu>IRAM(0x20000000,0x40000) IROM(0x00000000,0x100000) CPUTYPE("Cortex-M4") FPU2 CLOCK(12000000) ELITTLE</Cpu>
           <FlashUtilSpec></FlashUtilSpec>
           <StartupFile></StartupFile>
           <FlashDriverDll>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC4000 -FN2 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP0($$Device:nRF52840_xxAA$Flash\nrf52xxx.flm) -FP1($$Device:nRF52840_xxAA$Flash\nrf52xxx_uicr.flm))</FlashDriverDll>
@@ -275,7 +275,7 @@
               <OCR_RVCT4>
                 <Type>1</Type>
                 <StartAddress>0x0</StartAddress>
-                <Size>0xde000</Size>
+                <Size>0x100000</Size>
               </OCR_RVCT4>
               <OCR_RVCT5>
                 <Type>1</Type>
@@ -299,8 +299,8 @@
               </OCR_RVCT8>
               <OCR_RVCT9>
                 <Type>0</Type>
-                <StartAddress>0x200026c0</StartAddress>
-                <Size>0x3d940</Size>
+                <StartAddress>0x20000000</StartAddress>
+                <Size>0x40000</Size>
               </OCR_RVCT9>
               <OCR_RVCT10>
                 <Type>0</Type>

From 92ddb8b0f3897184e1a96679856d997f46161d5b Mon Sep 17 00:00:00 2001
From: whj4674672 <whj4674672@163.com>
Date: Sat, 2 May 2020 15:09:06 +0800
Subject: [PATCH 66/83] [bsp/stm32/stm32h743-atk-apollo]support stm32h7 uart
 dma

---
 .../HAL_Drivers/config/h7/dma_config.h        | 91 +++----------------
 .../HAL_Drivers/config/h7/uart_config.h       | 64 +++++++------
 bsp/stm32/libraries/HAL_Drivers/drv_dma.h     |  3 +-
 bsp/stm32/libraries/HAL_Drivers/drv_usart.c   |  8 +-
 bsp/stm32/stm32h743-atk-apollo/README.md      |  2 +-
 bsp/stm32/stm32h743-atk-apollo/board/Kconfig  | 10 ++
 .../stm32h743-atk-apollo/board/drv_mpu.c      |  4 +
 7 files changed, 73 insertions(+), 109 deletions(-)

diff --git a/bsp/stm32/libraries/HAL_Drivers/config/h7/dma_config.h b/bsp/stm32/libraries/HAL_Drivers/config/h7/dma_config.h
index f716e23765..23b3a231c3 100644
--- a/bsp/stm32/libraries/HAL_Drivers/config/h7/dma_config.h
+++ b/bsp/stm32/libraries/HAL_Drivers/config/h7/dma_config.h
@@ -7,6 +7,7 @@
  * Date           Author       Notes
  * 2019-01-02     zylx         first version
  * 2019-01-08     SummerGift   clean up the code
+ * 2020-05-02     whj4674672   support stm32h7 dma1 and dma2
  */
 
 #ifndef __DMA_CONFIG_H__
@@ -19,27 +20,21 @@ extern "C" {
 #endif
 
 /* DMA1 stream0 */
-#if defined(BSP_SPI3_RX_USING_DMA) && !defined(SPI3_RX_DMA_INSTANCE)
-#define SPI3_DMA_RX_IRQHandler           DMA1_Stream0_IRQHandler
-#define SPI3_RX_DMA_RCC                  RCC_AHB1ENR_DMA1EN
-#define SPI3_RX_DMA_INSTANCE             DMA1_Stream0
-#define SPI3_RX_DMA_CHANNEL              DMA_CHANNEL_0
-#define SPI3_RX_DMA_IRQ                  DMA1_Stream0_IRQn
-#elif defined(BSP_UART5_RX_USING_DMA) && !defined(UART5_RX_DMA_INSTANCE)
-#define UART5_DMA_RX_IRQHandler          DMA1_Stream0_IRQHandler
-#define UART5_RX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
-#define UART5_RX_DMA_INSTANCE            DMA1_Stream0
-#define UART5_RX_DMA_CHANNEL             DMA_CHANNEL_4
-#define UART5_RX_DMA_IRQ                 DMA1_Stream0_IRQn
+#if defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_INSTANCE)
+#define UART2_DMA_RX_IRQHandler          DMA1_Stream0_IRQHandler
+#define UART2_RX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
+#define UART2_RX_DMA_INSTANCE            DMA1_Stream0
+#define UART2_RX_DMA_REQUEST             DMA_REQUEST_USART2_RX
+#define UART2_RX_DMA_IRQ                 DMA1_Stream0_IRQn
 #endif
 
 /* DMA1 stream1 */
-#if defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_INSTANCE)
-#define UART3_DMA_RX_IRQHandler          DMA1_Stream1_IRQHandler
-#define UART3_RX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
-#define UART3_RX_DMA_INSTANCE            DMA1_Stream1
-#define UART3_RX_DMA_CHANNEL             DMA_CHANNEL_4
-#define UART3_RX_DMA_IRQ                 DMA1_Stream1_IRQn
+#if defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_INSTANCE)
+#define UART2_DMA_TX_IRQHandler          DMA1_Stream1_IRQHandler
+#define UART2_TX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
+#define UART2_TX_DMA_INSTANCE            DMA1_Stream1
+#define UART2_TX_DMA_REQUEST             DMA_REQUEST_USART2_TX
+#define UART2_TX_DMA_IRQ                 DMA1_Stream1_IRQn
 #endif
 
 /* DMA1 stream2 */
@@ -49,12 +44,6 @@ extern "C" {
 #define SPI3_RX_DMA_INSTANCE             DMA1_Stream2
 #define SPI3_RX_DMA_CHANNEL              DMA_CHANNEL_0
 #define SPI3_RX_DMA_IRQ                  DMA1_Stream2_IRQn
-#elif defined(BSP_UART4_RX_USING_DMA) && !defined(UART4_RX_DMA_INSTANCE)
-#define UART4_DMA_RX_IRQHandler          DMA1_Stream2_IRQHandler
-#define UART4_RX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
-#define UART4_RX_DMA_INSTANCE            DMA1_Stream2
-#define UART4_RX_DMA_CHANNEL             DMA_CHANNEL_4
-#define UART4_RX_DMA_IRQ                 DMA1_Stream2_IRQn
 #endif
 
 /* DMA1 stream3 */
@@ -83,12 +72,6 @@ extern "C" {
 #define SPI3_TX_DMA_INSTANCE             DMA1_Stream5
 #define SPI3_TX_DMA_CHANNEL              DMA_CHANNEL_0
 #define SPI3_TX_DMA_IRQ                  DMA1_Stream5_IRQn
-#elif defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_INSTANCE)
-#define UART2_DMA_RX_IRQHandler          DMA1_Stream5_IRQHandler
-#define UART2_RX_DMA_RCC                 RCC_AHB1ENR_DMA1EN
-#define UART2_RX_DMA_INSTANCE            DMA1_Stream5
-#define UART2_RX_DMA_CHANNEL             DMA_CHANNEL_4
-#define UART2_RX_DMA_IRQ                 DMA1_Stream5_IRQn
 #endif
 
 /* DMA1 stream6 */
@@ -109,12 +92,6 @@ extern "C" {
 #define SPI1_RX_DMA_INSTANCE             DMA2_Stream0
 #define SPI1_RX_DMA_CHANNEL              DMA_CHANNEL_3
 #define SPI1_RX_DMA_IRQ                  DMA2_Stream0_IRQn
-#elif defined(BSP_SPI4_RX_USING_DMA) && !defined(SPI4_RX_DMA_INSTANCE)
-#define SPI4_DMA_RX_IRQHandler           DMA2_Stream0_IRQHandler
-#define SPI4_RX_DMA_RCC                  RCC_AHB1ENR_DMA2EN
-#define SPI4_RX_DMA_INSTANCE             DMA2_Stream0
-#define SPI4_RX_DMA_CHANNEL              DMA_CHANNEL_4
-#define SPI4_RX_DMA_IRQ                  DMA2_Stream0_IRQn
 #endif
 
 /* DMA2 stream1 */
@@ -133,18 +110,6 @@ extern "C" {
 #define SPI1_RX_DMA_INSTANCE             DMA2_Stream2
 #define SPI1_RX_DMA_CHANNEL              DMA_CHANNEL_3
 #define SPI1_RX_DMA_IRQ                  DMA2_Stream2_IRQn
-#elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_INSTANCE)
-#define UART1_DMA_RX_IRQHandler         DMA2_Stream2_IRQHandler
-#define UART1_RX_DMA_RCC                RCC_AHB1ENR_DMA2EN
-#define UART1_RX_DMA_INSTANCE           DMA2_Stream2
-#define UART1_RX_DMA_CHANNEL            DMA_CHANNEL_4
-#define UART1_RX_DMA_IRQ                DMA2_Stream2_IRQn
-#elif defined(BSP_QSPI_USING_DMA) && !defined(QSPI_DMA_INSTANCE)
-#define QSPI_DMA_IRQHandler              DMA2_Stream2_IRQHandler
-#define QSPI_DMA_RCC                     RCC_AHB1ENR_DMA2EN
-#define QSPI_DMA_INSTANCE                DMA2_Stream2
-#define QSPI_DMA_CHANNEL                 DMA_CHANNEL_11
-#define QSPI_DMA_IRQ                     DMA2_Stream2_IRQn
 #endif
 
 /* DMA2 stream3 */
@@ -154,18 +119,6 @@ extern "C" {
 #define SPI5_RX_DMA_INSTANCE             DMA2_Stream3
 #define SPI5_RX_DMA_CHANNEL              DMA_CHANNEL_2
 #define SPI5_RX_DMA_IRQ                  DMA2_Stream3_IRQn
-#elif defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_INSTANCE)
-#define SPI1_DMA_TX_IRQHandler           DMA2_Stream3_IRQHandler
-#define SPI1_TX_DMA_RCC                  RCC_AHB1ENR_DMA2EN
-#define SPI1_TX_DMA_INSTANCE             DMA2_Stream3
-#define SPI1_TX_DMA_CHANNEL              DMA_CHANNEL_3
-#define SPI1_TX_DMA_IRQ                  DMA2_Stream3_IRQn
-#elif defined(BSP_SPI4_RX_USING_DMA) && !defined(SPI4_RX_DMA_INSTANCE)
-#define SPI4_DMA_RX_IRQHandler           DMA2_Stream3_IRQHandler
-#define SPI4_RX_DMA_RCC                  RCC_AHB1ENR_DMA2EN
-#define SPI4_RX_DMA_INSTANCE             DMA2_Stream3
-#define SPI4_RX_DMA_CHANNEL              DMA_CHANNEL_5
-#define SPI4_RX_DMA_IRQ                  DMA2_Stream3_IRQn
 #endif
 
 /* DMA2 stream4 */
@@ -175,12 +128,6 @@ extern "C" {
 #define SPI5_TX_DMA_INSTANCE             DMA2_Stream4
 #define SPI5_TX_DMA_CHANNEL              DMA_CHANNEL_2
 #define SPI5_TX_DMA_IRQ                  DMA2_Stream4_IRQn
-#elif defined(BSP_SPI4_TX_USING_DMA) && !defined(SPI4_TX_DMA_INSTANCE)
-#define SPI4_DMA_TX_IRQHandler           DMA2_Stream4_IRQHandler
-#define SPI4_TX_DMA_RCC                  RCC_AHB1ENR_DMA2EN
-#define SPI4_TX_DMA_INSTANCE             DMA2_Stream4
-#define SPI4_TX_DMA_CHANNEL              DMA_CHANNEL_5
-#define SPI4_TX_DMA_IRQ                  DMA2_Stream4_IRQn
 #endif
 
 /* DMA2 stream5 */
@@ -190,18 +137,6 @@ extern "C" {
 #define SPI1_TX_DMA_INSTANCE             DMA2_Stream5
 #define SPI1_TX_DMA_CHANNEL              DMA_CHANNEL_3
 #define SPI1_TX_DMA_IRQ                  DMA2_Stream5_IRQn
-#elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_INSTANCE)
-#define UART1_DMA_RX_IRQHandler         DMA2_Stream5_IRQHandler
-#define UART1_RX_DMA_RCC                RCC_AHB1ENR_DMA2EN
-#define UART1_RX_DMA_INSTANCE           DMA2_Stream5
-#define UART1_RX_DMA_CHANNEL            DMA_CHANNEL_4
-#define UART1_RX_DMA_IRQ                DMA2_Stream5_IRQn
-#elif defined(BSP_SPI5_RX_USING_DMA) && !defined(SPI5_RX_DMA_INSTANCE)
-#define SPI5_DMA_RX_IRQHandler           DMA2_Stream5_IRQHandler
-#define SPI5_RX_DMA_RCC                  RCC_AHB1ENR_DMA2EN
-#define SPI5_RX_DMA_INSTANCE             DMA2_Stream5
-#define SPI5_RX_DMA_CHANNEL              DMA_CHANNEL_7
-#define SPI5_RX_DMA_IRQ                  DMA2_Stream5_IRQn
 #endif
 
 /* DMA2 stream6 */
diff --git a/bsp/stm32/libraries/HAL_Drivers/config/h7/uart_config.h b/bsp/stm32/libraries/HAL_Drivers/config/h7/uart_config.h
index 2fefa1344c..6ae67d4a2f 100644
--- a/bsp/stm32/libraries/HAL_Drivers/config/h7/uart_config.h
+++ b/bsp/stm32/libraries/HAL_Drivers/config/h7/uart_config.h
@@ -7,6 +7,7 @@
  * Date           Author       Notes
  * 2018-10-30     SummerGift   first version
  * 2019-01-05     zylx         modify dma support
+ * 2020-05-02     whj4674672   support stm32h7 uart dma
  */
  
 #ifndef __UART_CONFIG_H__
@@ -31,12 +32,12 @@ extern "C" {
 
 #if defined(BSP_UART1_RX_USING_DMA)
 #ifndef UART1_DMA_RX_CONFIG
-#define UART1_DMA_RX_CONFIG                                            \
+#define UART1_DMA_RX_CONFIG                                         \
     {                                                               \
-        .Instance = UART1_RX_DMA_INSTANCE,                         \
-        .channel = UART1_RX_DMA_CHANNEL,                           \
-        .dma_rcc = UART1_RX_DMA_RCC,                               \
-        .dma_irq = UART1_RX_DMA_IRQ,                               \
+        .Instance = UART1_RX_DMA_INSTANCE,                          \
+        .request = UART1_RX_DMA_REQUEST,                            \
+        .dma_rcc = UART1_RX_DMA_RCC,                                \
+        .dma_irq = UART1_RX_DMA_IRQ,                                \
     }
 #endif /* UART1_DMA_RX_CONFIG */
 #endif /* BSP_UART1_RX_USING_DMA */
@@ -54,16 +55,27 @@ extern "C" {
 
 #if defined(BSP_UART2_RX_USING_DMA)
 #ifndef UART2_DMA_RX_CONFIG
-#define UART2_DMA_RX_CONFIG                                            \
+#define UART2_DMA_RX_CONFIG                                         \
     {                                                               \
-        .Instance = UART2_RX_DMA_INSTANCE,                         \
-        .channel = UART2_RX_DMA_CHANNEL,                           \
-        .dma_rcc = UART2_RX_DMA_RCC,                               \
-        .dma_irq = UART2_RX_DMA_IRQ,                               \
+        .Instance = UART2_RX_DMA_INSTANCE,                          \
+        .request = UART2_RX_DMA_REQUEST,                            \
+        .dma_rcc = UART2_RX_DMA_RCC,                                \
+        .dma_irq = UART2_RX_DMA_IRQ,                                \
     }
 #endif /* UART2_DMA_RX_CONFIG */
 #endif /* BSP_UART2_RX_USING_DMA */
-
+#if defined(BSP_UART2_TX_USING_DMA)
+#ifndef UART2_DMA_TX_CONFIG
+#define UART2_DMA_TX_CONFIG                                         \
+    {                                                               \
+        .Instance = UART2_TX_DMA_INSTANCE,                          \
+        .request = UART2_TX_DMA_REQUEST,                            \
+        .dma_rcc = UART2_TX_DMA_RCC,                                \
+        .dma_irq = UART2_TX_DMA_IRQ,                                \
+    }
+#endif /* UART2_DMA_TX_CONFIG */
+#endif /* BSP_UART2_TX_USING_DMA */
+    
 #if defined(BSP_USING_UART3)
 #ifndef UART3_CONFIG
 #define UART3_CONFIG                                                \
@@ -77,12 +89,12 @@ extern "C" {
 
 #if defined(BSP_UART3_RX_USING_DMA)
 #ifndef UART3_DMA_RX_CONFIG
-#define UART3_DMA_RX_CONFIG                                            \
+#define UART3_DMA_RX_CONFIG                                         \
     {                                                               \
-        .Instance = UART3_RX_DMA_INSTANCE,                         \
-        .channel = UART3_RX_DMA_CHANNEL,                           \
-        .dma_rcc = UART3_RX_DMA_RCC,                               \
-        .dma_irq = UART3_RX_DMA_IRQ,                               \
+        .Instance = UART3_RX_DMA_INSTANCE,                          \
+        .request = UART3_RX_DMA_REQUEST,                            \
+        .dma_rcc = UART3_RX_DMA_RCC,                                \
+        .dma_irq = UART3_RX_DMA_IRQ,                                \
     }
 #endif /* UART3_DMA_RX_CONFIG */
 #endif /* BSP_UART3_RX_USING_DMA */
@@ -100,12 +112,12 @@ extern "C" {
 
 #if defined(BSP_UART4_RX_USING_DMA)
 #ifndef UART4_DMA_RX_CONFIG
-#define UART4_DMA_RX_CONFIG                                            \
+#define UART4_DMA_RX_CONFIG                                         \
     {                                                               \
-        .Instance = UART4_RX_DMA_INSTANCE,                         \
-        .channel = UART4_RX_DMA_CHANNEL,                           \
-        .dma_rcc = UART4_RX_DMA_RCC,                               \
-        .dma_irq = UART4_RX_DMA_IRQ,                               \
+        .Instance = UART4_RX_DMA_INSTANCE,                          \
+        .request = UART4_RX_DMA_REQUEST,                            \
+        .dma_rcc = UART4_RX_DMA_RCC,                                \
+        .dma_irq = UART4_RX_DMA_IRQ,                                \
     }
 #endif /* UART4_DMA_RX_CONFIG */
 #endif /* BSP_UART4_RX_USING_DMA */
@@ -123,12 +135,12 @@ extern "C" {
 
 #if defined(BSP_UART5_RX_USING_DMA)
 #ifndef UART5_DMA_RX_CONFIG
-#define UART5_DMA_RX_CONFIG                                            \
+#define UART5_DMA_RX_CONFIG                                         \
     {                                                               \
-        .Instance = UART5_RX_DMA_INSTANCE,                         \
-        .channel = UART5_RX_DMA_CHANNEL,                           \
-        .dma_rcc = UART5_RX_DMA_RCC,                               \
-        .dma_irq = UART5_RX_DMA_IRQ,                               \
+        .Instance = UART5_RX_DMA_INSTANCE,                          \
+        .request = UART5_RX_DMA_REQUEST,                            \
+        .dma_rcc = UART5_RX_DMA_RCC,                                \
+        .dma_irq = UART5_RX_DMA_IRQ,                                \
     }
 #endif /* UART5_DMA_RX_CONFIG */
 #endif /* BSP_UART5_RX_USING_DMA */
diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_dma.h b/bsp/stm32/libraries/HAL_Drivers/drv_dma.h
index 934579349a..256068d5e1 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_dma.h
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_dma.h
@@ -35,7 +35,8 @@ struct dma_config {
     rt_uint32_t channel;
 #endif
 
-#if defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4)
+#if defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4)\
+    || defined(SOC_SERIES_STM32H7)
     rt_uint32_t request;
 #endif
 };
diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_usart.c b/bsp/stm32/libraries/HAL_Drivers/drv_usart.c
index faf010c138..428efbe539 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_usart.c
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_usart.c
@@ -8,6 +8,7 @@
  * 2018-10-30     SummerGift   first version
  * 2020-03-16     SummerGift   add device close feature
  * 2020-03-20     SummerGift   fix bug caused by ORE
+ * 2020-05-02     whj4674672   support stm32h7 uart dma
  */
 
 #include "board.h"
@@ -864,7 +865,7 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
         SET_BIT(RCC->AHBENR, dma_config->dma_rcc);
         tmpreg = READ_BIT(RCC->AHBENR, dma_config->dma_rcc);
 #elif defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32L4) \
-    || defined(SOC_SERIES_STM32G4)
+    || defined(SOC_SERIES_STM32G4)|| defined(SOC_SERIES_STM32H7)
         /* enable DMA clock && Delay after an RCC peripheral clock enabling*/
         SET_BIT(RCC->AHB1ENR, dma_config->dma_rcc);
         tmpreg = READ_BIT(RCC->AHB1ENR, dma_config->dma_rcc);
@@ -892,7 +893,8 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
 #elif defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
     DMA_Handle->Instance                 = dma_config->Instance;
     DMA_Handle->Init.Channel             = dma_config->channel;
-#elif defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4)
+#elif defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4)\
+    || defined(SOC_SERIES_STM32H7)
     DMA_Handle->Instance                 = dma_config->Instance;
     DMA_Handle->Init.Request             = dma_config->request;
 #endif
@@ -913,7 +915,7 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
     }
 
     DMA_Handle->Init.Priority            = DMA_PRIORITY_MEDIUM;
-#if defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
+#if defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32H7)
     DMA_Handle->Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 #endif
     if (HAL_DMA_DeInit(DMA_Handle) != HAL_OK)
diff --git a/bsp/stm32/stm32h743-atk-apollo/README.md b/bsp/stm32/stm32h743-atk-apollo/README.md
index 55d34341ec..b2606a7774 100644
--- a/bsp/stm32/stm32h743-atk-apollo/README.md
+++ b/bsp/stm32/stm32h743-atk-apollo/README.md
@@ -117,7 +117,7 @@ msh >
 
 ## 注意事项
 
-暂无
+1. 使用UART2 DMA模式时，HEAP的CACHE策略设置了WT模式，所以在使用rt_device_read读取数据之前必须调用用SCB_InvalidateDCache_by_Addr或者SCB_InvalidateDCache，已确保读取到数据的正确性。
 
 ## 联系人信息
 
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/Kconfig b/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
index 1e0e391ee6..8fc1fb5789 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
+++ b/bsp/stm32/stm32h743-atk-apollo/board/Kconfig
@@ -56,6 +56,16 @@ menu "On-chip Peripheral Drivers"
             config BSP_USING_UART2
                 bool "Enable UART2"
                 default n
+
+            config BSP_UART2_RX_USING_DMA
+                bool "Enable UART2 RX DMA"
+                depends on BSP_USING_UART2 && RT_SERIAL_USING_DMA
+                default n
+
+            config BSP_UART2_TX_USING_DMA
+                bool "Enable UART2 TX DMA"
+                depends on BSP_USING_UART2 && RT_SERIAL_USING_DMA
+                default n
         endif
 
     config BSP_USING_FMC
diff --git a/bsp/stm32/stm32h743-atk-apollo/board/drv_mpu.c b/bsp/stm32/stm32h743-atk-apollo/board/drv_mpu.c
index 088d7a0bb7..5f4d8b1b80 100644
--- a/bsp/stm32/stm32h743-atk-apollo/board/drv_mpu.c
+++ b/bsp/stm32/stm32h743-atk-apollo/board/drv_mpu.c
@@ -52,6 +52,10 @@ int mpu_init(void)
     /* Enable the MPU */
     HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 
+    /* Enable CACHE */
+    SCB_EnableICache();
+    SCB_EnableDCache();
+    
     return 0;
 
 }

From c0ed7f6e897b2ef3651605e0e33ceea6d43beaed Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Mon, 4 May 2020 23:00:41 +0800
Subject: [PATCH 67/83] [BSP] correct stm32l412-st-nucleo capacity info

---
 bsp/stm32/stm32l412-st-nucleo/board/Kconfig          |  4 ++--
 .../board/linker_scripts/link.lds                    | 12 ++++++------
 2 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/board/Kconfig b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
index 339e77bea4..10d3a3ad30 100644
--- a/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
+++ b/bsp/stm32/stm32l412-st-nucleo/board/Kconfig
@@ -8,7 +8,7 @@ config SOC_STM32L412RB
     default y
 
 menu "Onboard Peripheral Drivers"
-	config BSP_USING_STLINK_TO_USART
+    config BSP_USING_STLINK_TO_USART
         bool "Enable STLINK TO USART (uart2)"
         select BSP_USING_UART
         select BSP_USING_UART2
@@ -22,7 +22,7 @@ menu "On-chip Peripheral Drivers"
         select RT_USING_PIN
         default y
 
-	menuconfig BSP_USING_UART
+    menuconfig BSP_USING_UART
         bool "Enable UART"
         default y
         select RT_USING_SERIAL
diff --git a/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
index a20112b7ef..77624514bf 100644
--- a/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
+++ b/bsp/stm32/stm32l412-st-nucleo/board/linker_scripts/link.lds
@@ -5,9 +5,9 @@
 /* Program Entry, set to mark it as "used" and avoid gc */
 MEMORY
 {
-    ROM  (rx) : ORIGIN = 0x08000000, LENGTH = 256k /* 256KB flash */
-    RAM1 (rw) : ORIGIN = 0x20000000, LENGTH =  48k /* 48K sram */
-    RAM2 (rw) : ORIGIN = 0x10000000, LENGTH =  16k /* 16K sram */
+    ROM  (rx) : ORIGIN = 0x08000000, LENGTH = 128k /* 128KB flash */
+    RAM1 (rw) : ORIGIN = 0x20000000, LENGTH =  32k /* 32K sram */
+    RAM2 (rw) : ORIGIN = 0x10000000, LENGTH =   8k /* 8K sram */
 }
 ENTRY(Reset_Handler)
 _system_stack_size = 0x200;
@@ -90,7 +90,7 @@ SECTIONS
         . = ALIGN(4);
         /* This is used by the startup in order to initialize the .data secion */
         _edata = . ;
-    } >RAM2
+    } >RAM1
 
     .stack : 
     {
@@ -99,7 +99,7 @@ SECTIONS
         . = . + _system_stack_size;
         . = ALIGN(4);
         _estack = .;
-    } >RAM2
+    } >RAM1
 
     __bss_start = .;
     .bss :
@@ -117,7 +117,7 @@ SECTIONS
         _ebss = . ;
         
         *(.bss.init)
-    } > RAM2
+    } > RAM1
     __bss_end = .;
 
     _end = .;

From 979cec4af67010a1ebd31ce71b5f9f92840e7c0c Mon Sep 17 00:00:00 2001
From: supperthomas <78900636@qq.com>
Date: Tue, 5 May 2020 13:18:01 +0800
Subject: [PATCH 68/83] [nrfx] add the qspi_flash of nordic pdk

---
 bsp/nrf5x/libraries/drivers/SConscript       |   3 +
 bsp/nrf5x/libraries/drivers/drv_flash.c      |  14 +-
 bsp/nrf5x/libraries/drivers/drv_flash.h      |  29 ----
 bsp/nrf5x/libraries/drivers/drv_qspi_flash.c | 153 +++++++++++++++++++
 bsp/nrf5x/nrf52840/board/Kconfig             |  89 ++++++++---
 bsp/nrf5x/nrf52840/board/fal_cfg.h           |  82 ++++++++++
 bsp/nrf5x/nrf52840/board/sdk_config.h        |   8 +-
 7 files changed, 317 insertions(+), 61 deletions(-)
 delete mode 100644 bsp/nrf5x/libraries/drivers/drv_flash.h
 create mode 100644 bsp/nrf5x/libraries/drivers/drv_qspi_flash.c
 create mode 100644 bsp/nrf5x/nrf52840/board/fal_cfg.h

diff --git a/bsp/nrf5x/libraries/drivers/SConscript b/bsp/nrf5x/libraries/drivers/SConscript
index 1fcca26f99..8e04139a8c 100644
--- a/bsp/nrf5x/libraries/drivers/SConscript
+++ b/bsp/nrf5x/libraries/drivers/SConscript
@@ -14,6 +14,9 @@ if GetDepend(['BSP_USING_UART']):
 if GetDepend(['BSP_USING_ON_CHIP_FLASH']):
     src += ['drv_flash.c']
 
+if GetDepend(['BSP_USING_QSPI_FLASH']):
+    src += ['drv_qspi_flash.c']
+
 path =  [cwd]
 
 group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path)
diff --git a/bsp/nrf5x/libraries/drivers/drv_flash.c b/bsp/nrf5x/libraries/drivers/drv_flash.c
index 412dc1f82a..727bbeda78 100644
--- a/bsp/nrf5x/libraries/drivers/drv_flash.c
+++ b/bsp/nrf5x/libraries/drivers/drv_flash.c
@@ -13,8 +13,6 @@
 #include "nrfx_nvmc.h"
 
 #ifdef BSP_USING_ON_CHIP_FLASH
-//#include "drv_config.h"
-#include "drv_flash.h"
 
 #if defined(PKG_USING_FAL)
 #include "fal.h"
@@ -163,8 +161,6 @@ static int fal_flash_read(long offset, rt_uint8_t *buf, size_t size);
 static int fal_flash_write(long offset, const rt_uint8_t *buf, size_t size);
 static int fal_flash_erase(long offset, size_t size);
 
-const struct fal_flash_dev mcu_onchip_flash = {"mcu_onchip", MCU_FLASH_START_ADDRESS, MCU_FLASH_SIZE, MCU_FLASH_PAGE_SIZE, {NULL, fal_flash_read, fal_flash_write, fal_flash_erase} };
-
 static int fal_flash_read(long offset, rt_uint8_t *buf, size_t size)
 {
     return mcu_flash_read(mcu_onchip_flash.addr + offset, buf, size);
@@ -179,6 +175,14 @@ static int fal_flash_erase(long offset, size_t size)
 {
     return mcu_flash_erase(mcu_onchip_flash.addr + offset, size);
 }
-
+const struct fal_flash_dev mcu_onchip_flash =
+{
+    .name       = ON_CHIP_FLASH_DEV_NAME,
+    .addr       = MCU_FLASH_START_ADDRESS,
+    .len        = MCU_FLASH_SIZE,
+    .blk_size   = MCU_FLASH_PAGE_SIZE,
+    .ops        = {NULL, fal_flash_read, fal_flash_write, fal_flash_erase},
+    .write_gran = 8
+};
 #endif
 #endif /* BSP_USING_ON_CHIP_FLASH */
diff --git a/bsp/nrf5x/libraries/drivers/drv_flash.h b/bsp/nrf5x/libraries/drivers/drv_flash.h
deleted file mode 100644
index 97a524beff..0000000000
--- a/bsp/nrf5x/libraries/drivers/drv_flash.h
+++ /dev/null
@@ -1,29 +0,0 @@
-/*
- * Copyright (c) 2006-2018, RT-Thread Development Team
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Change Logs:
- * Date           Author          Notes
- * 2020-04-29     supperthomas    first version
- */
-
-#ifndef __DRV_FLASH_H__
-#define __DRV_FLASH_H__
-
-#include <rtdevice.h>
-#include <rthw.h>
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-int nrfx_flash_read(rt_uint32_t addr, rt_uint8_t *buf, size_t size);
-int nrfx_flash_write(rt_uint32_t addr, const rt_uint8_t *buf, size_t size);
-int nrfx_flash_erase(rt_uint32_t addr, size_t size);
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif  /* __DRV_FLASH_H__ */
diff --git a/bsp/nrf5x/libraries/drivers/drv_qspi_flash.c b/bsp/nrf5x/libraries/drivers/drv_qspi_flash.c
new file mode 100644
index 0000000000..18e6671a96
--- /dev/null
+++ b/bsp/nrf5x/libraries/drivers/drv_qspi_flash.c
@@ -0,0 +1,153 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-04-29     supperthomas first version
+ *
+ */
+#include <stdint.h>
+#include "board.h"
+#include "nrfx_qspi.h"
+#if defined(PKG_USING_FAL)
+#include <fal.h>
+
+//log
+#include <rtdbg.h>
+#define LOG_TAG                "drv.qspiflash"
+
+#define WAIT_FOR_PERIPH() do { \
+        while (!m_finished) {} \
+        m_finished = false;    \
+    } while (0)
+
+static volatile bool m_finished = false;
+static void qspi_handler(nrfx_qspi_evt_t event, void *p_context)
+{
+    m_finished = true;
+}
+
+static void configure_memory()
+{
+#define QSPI_STD_CMD_WRSR   0x01
+#define QSPI_STD_CMD_RSTEN  0x66
+#define QSPI_STD_CMD_RST    0x99
+
+    uint8_t temporary = 0x40;
+    uint32_t err_code;
+    nrf_qspi_cinstr_conf_t cinstr_cfg =
+    {
+        .opcode    = QSPI_STD_CMD_RSTEN,
+        .length    = NRF_QSPI_CINSTR_LEN_1B,
+        .io2_level = true,
+        .io3_level = true,
+        .wipwait   = true,
+        .wren      = true
+    };
+
+    // Send reset enable
+    err_code = nrfx_qspi_cinstr_xfer(&cinstr_cfg, NULL, NULL);
+    if (NRFX_SUCCESS != err_code)
+    {
+        LOG_E("\r\n ERROR: QSPI_STD_CMD_RSTEN:0x%x\n", err_code);
+        return ;
+    }
+    // Send reset command
+    cinstr_cfg.opcode = QSPI_STD_CMD_RST;
+    err_code = nrfx_qspi_cinstr_xfer(&cinstr_cfg, NULL, NULL);
+    if (NRFX_SUCCESS != err_code)
+    {
+        LOG_E("\r\n ERROR: QSPI_STD_CMD_RST:0x%x\n", err_code);
+        return ;
+    }
+
+    // Switch to qspi mode
+    cinstr_cfg.opcode = QSPI_STD_CMD_WRSR;
+    cinstr_cfg.length = NRF_QSPI_CINSTR_LEN_2B;
+    err_code = nrfx_qspi_cinstr_xfer(&cinstr_cfg, &temporary, NULL);
+    if (NRFX_SUCCESS != err_code)
+    {
+        LOG_E("\r\n ERROR: QSPI_STD_CMD_WRSR:0x%x\n", err_code);
+        return;
+    }
+}
+static int init(void)
+{
+    uint32_t err_code;
+    nrfx_qspi_config_t config = NRFX_QSPI_DEFAULT_CONFIG(BSP_QSPI_SCK_PIN, BSP_QSPI_CSN_PIN,
+                                                         BSP_QSPI_IO0_PIN, BSP_QSPI_IO1_PIN, BSP_QSPI_IO2_PIN, BSP_QSPI_IO3_PIN);
+
+    err_code = nrfx_qspi_init(&config, qspi_handler, NULL);
+    if (NRFX_SUCCESS != err_code)
+    {
+        LOG_E("\r\n ERROR: QSPI_init:0x%x\n", err_code);
+        return -1;
+    }
+    configure_memory();
+    return 0;
+}
+
+static int read(long offset, uint8_t *buf, size_t size)
+{
+    uint32_t err_code;
+    m_finished = false;
+    err_code = nrfx_qspi_read(buf, size, offset);
+    WAIT_FOR_PERIPH();
+    if (NRFX_SUCCESS == err_code)
+    {
+        return size;
+    }
+    else
+    {
+        LOG_E("\r\n ERROR: read:0x%x\n", err_code);
+        return -1;
+    }
+}
+
+static int write(long offset, const uint8_t *buf, size_t size)
+{
+    uint32_t err_code;
+    m_finished = false;
+    err_code = nrfx_qspi_write(buf, size, offset);
+    WAIT_FOR_PERIPH();
+    if (NRFX_SUCCESS == err_code)
+    {
+        return size;
+    }
+    else
+    {
+        LOG_E("\r\n ERROR: write:0x%x\n", err_code);
+        return -1;
+    }
+}
+
+static int erase(long offset, size_t size)
+{
+    uint32_t err_code;
+    m_finished = false;
+    err_code = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, offset);
+    WAIT_FOR_PERIPH();
+    if (NRFX_SUCCESS == err_code)
+    {
+        return size;
+    }
+    else
+    {
+        LOG_E("\r\n ERROR: erase:0x%x\n", err_code);
+        return -1;
+    }
+}
+
+struct fal_flash_dev nor_flash0 =
+{
+    .name       = NOR_FLASH_DEV_NAME,
+    .addr       = 0,
+    .len        = QSPI_FLASH_SIZE_KB * 1024,
+    .blk_size   = 4096,
+    .ops        = {init, read, write, erase},
+    .write_gran = 1
+};
+
+#endif
diff --git a/bsp/nrf5x/nrf52840/board/Kconfig b/bsp/nrf5x/nrf52840/board/Kconfig
index 9e48009cf6..8e6f6043f8 100644
--- a/bsp/nrf5x/nrf52840/board/Kconfig
+++ b/bsp/nrf5x/nrf52840/board/Kconfig
@@ -13,6 +13,41 @@ menu "Onboard Peripheral Drivers"
         select BSP_USING_UART
         select BSP_USING_UART0
         default y
+
+    menuconfig BSP_USING_QSPI_FLASH
+        select PKG_USING_FAL
+        bool "Enable QSPI FLASH(MX25R64 8MB)"
+        default n
+
+        if BSP_USING_QSPI_FLASH
+            config BSP_QSPI_SCK_PIN
+                int "QSPI SCK pin number"
+                range 0 31
+                default 19
+            config BSP_QSPI_CSN_PIN
+                int "QSPI CSN pin number"
+                range 0 31
+                default 17
+            config BSP_QSPI_IO0_PIN
+                int "QSPI IO0 pin number"
+                range 0 31
+                default 20
+            config BSP_QSPI_IO1_PIN
+                int "QSPI IO1 pin number"
+                range 0 31
+                default 21
+            config BSP_QSPI_IO2_PIN
+                int "QSPI IO2 pin number"
+                range 0 31
+                default 22
+            config BSP_QSPI_IO3_PIN
+                int "QSPI IO3 pin number"
+                range 0 31
+                default 23
+            config QSPI_FLASH_SIZE_KB 
+                int "QSPI FLASH SIZE, DEFAULT size 8192 KB"
+                default 8192
+        endif
 endmenu
 
 menu "On-chip Peripheral Drivers"
@@ -44,29 +79,37 @@ menu "On-chip Peripheral Drivers"
                 bool "Enable UART1"
                 default n
         endif
-	menu "On-chip flash config"
-		config MCU_FLASH_START_ADDRESS  
-			hex "MCU FLASH START ADDRESS"
-			default 0x00000000
-			
-		config MCU_FLASH_SIZE_KB  
-			int "MCU FLASH SIZE, MAX size 1024 KB"
-			range 1 1024
-			default 1024		
-			
-		config MCU_SRAM_START_ADDRESS 
-			hex "MCU RAM START ADDRESS"
-			default 0x20000000
-			
-		config MCU_SRAM_SIZE_KB 
-			int "MCU RAM SIZE, MAX size 256 KB"
-			range 1 256
-			default 256
-			
-		config MCU_FLASH_PAGE_SIZE 
-			hex "MCU FLASH PAGE SIZE, please not change,nrfx default is 0x1000"
-			range 0x1000 0x1000
-			default 0x1000
+
+    config BSP_USING_ON_CHIP_FLASH
+        select PKG_USING_FAL
+        bool "Enable on-chip FLASH"
+        default n
+
+    menu "On-chip flash config"
+
+        
+        config MCU_FLASH_START_ADDRESS  
+            hex "MCU FLASH START ADDRESS"
+            default 0x00000000
+
+        config MCU_FLASH_SIZE_KB  
+            int "MCU FLASH SIZE, MAX size 1024 KB"
+            range 1 1024
+            default 1024		
+
+        config MCU_SRAM_START_ADDRESS 
+            hex "MCU RAM START ADDRESS"
+            default 0x20000000
+
+        config MCU_SRAM_SIZE_KB 
+            int "MCU RAM SIZE, MAX size 256 KB"
+            range 1 256
+            default 256
+
+        config MCU_FLASH_PAGE_SIZE 
+            hex "MCU FLASH PAGE SIZE, please not change,nrfx default is 0x1000"
+            range 0x1000 0x1000
+            default 0x1000
 	endmenu
 endmenu
 
diff --git a/bsp/nrf5x/nrf52840/board/fal_cfg.h b/bsp/nrf5x/nrf52840/board/fal_cfg.h
new file mode 100644
index 0000000000..42611e0c13
--- /dev/null
+++ b/bsp/nrf5x/nrf52840/board/fal_cfg.h
@@ -0,0 +1,82 @@
+/*
+ * Copyright (c) 2006-2020, RT-Thread Development Team
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Change Logs:
+ * Date           Author       Notes
+ * 2020-05-05     supperthomas this is sample you can change by yourself
+ *
+ */
+
+#ifndef _FAL_CFG_H_
+#define _FAL_CFG_H_
+
+#include <rtconfig.h>
+#include <board.h>
+
+#if (defined(BSP_USING_QSPI_FLASH)&&defined(BSP_USING_ON_CHIP_FLASH))
+
+#define ON_CHIP_FLASH_DEV_NAME             "mcu_onchip"
+#define NOR_FLASH_DEV_NAME             "norflash0"
+
+extern const struct fal_flash_dev mcu_onchip_flash;
+extern struct fal_flash_dev nor_flash0;
+
+/* flash device table */
+#define FAL_FLASH_DEV_TABLE                                          \
+    {                                                                    \
+        &mcu_onchip_flash,                                           \
+        &nor_flash0,                                                     \
+    }
+/* ====================== Partition Configuration ========================== */
+#ifdef FAL_PART_HAS_TABLE_CFG
+/* partition table */
+#define FAL_PART_TABLE                                                               \
+    {                                                                                    \
+        {FAL_PART_MAGIC_WORD, "bl",            ON_CHIP_FLASH_DEV_NAME,         0,   64*1024, 0}, \
+        {FAL_PART_MAGIC_WORD, "app_flash",     ON_CHIP_FLASH_DEV_NAME,   64*1024,  960*1024, 0}, \
+        {FAL_PART_MAGIC_WORD, "nor_flash_part_0", NOR_FLASH_DEV_NAME,         0, 1024*1024, 0}, \
+        {FAL_PART_MAGIC_WORD, "nor_flash_part_1", NOR_FLASH_DEV_NAME, 1024*1024, 7*1024*1024, 0}, \
+    }
+#endif /* FAL_PART_HAS_TABLE_CFG */
+
+#elif defined(BSP_USING_QSPI_FLASH)
+
+#define NOR_FLASH_DEV_NAME             "norflash0"
+extern struct fal_flash_dev nor_flash0;
+
+/* flash device table */
+#define FAL_FLASH_DEV_TABLE                                          \
+    {                                                                    \
+        &nor_flash0,                                                     \
+    }
+/* ====================== Partition Configuration ========================== */
+#ifdef FAL_PART_HAS_TABLE_CFG
+/* partition table */
+#define FAL_PART_TABLE                                                               \
+    {                                                                                    \
+        {FAL_PART_MAGIC_WORD, "nor_flash_part_0", NOR_FLASH_DEV_NAME,         0, 1024*1024, 0}, \
+        {FAL_PART_MAGIC_WORD,  "nor_flash_part_1", NOR_FLASH_DEV_NAME, 1024*1024, 7*1024*1024, 0}, \
+    }
+#endif
+#elif defined(BSP_USING_ON_CHIP_FLASH)
+extern const struct fal_flash_dev mcu_onchip_flash;
+#define ON_CHIP_FLASH_DEV_NAME             "mcu_onchip"
+/* flash device table */
+#define FAL_FLASH_DEV_TABLE                                          \
+    {                                                                    \
+        &mcu_onchip_flash,                                               \
+    }
+/* ====================== Partition Configuration ========================== */
+#ifdef FAL_PART_HAS_TABLE_CFG
+/* partition table */
+#define FAL_PART_TABLE                                                               \
+    {                                                                                    \
+        {FAL_PART_MAGIC_WORD,        "bl",           ON_CHIP_FLASH_DEV_NAME,         0,   64*1024, 0}, \
+        {FAL_PART_MAGIC_WORD,       "app_flash",     ON_CHIP_FLASH_DEV_NAME,   64*1024,  960*1024, 0}, \
+    }
+#endif
+#endif
+
+#endif /* _FAL_CFG_H_ */
diff --git a/bsp/nrf5x/nrf52840/board/sdk_config.h b/bsp/nrf5x/nrf52840/board/sdk_config.h
index 68fb22ca70..75efba927a 100644
--- a/bsp/nrf5x/nrf52840/board/sdk_config.h
+++ b/bsp/nrf5x/nrf52840/board/sdk_config.h
@@ -2902,7 +2902,7 @@
 // <e> NRFX_QSPI_ENABLED - nrfx_qspi - QSPI peripheral driver
 //==========================================================
 #ifndef NRFX_QSPI_ENABLED
-#define NRFX_QSPI_ENABLED 0
+#define NRFX_QSPI_ENABLED 1
 #endif
 // <o> NRFX_QSPI_CONFIG_SCK_DELAY - tSHSL, tWHSL and tSHWL in number of 16 MHz periods (62.5 ns).  <0-255> 
 
@@ -3010,7 +3010,7 @@
 #define NRFX_QSPI_PIN_IO3 NRF_QSPI_PIN_NOT_CONNECTED
 #endif
 
-// <o> NRFX_QSPI_CONFIG_IRQ_PRIORITY  - Interrupt priority
+// <o> NRFX_QSPI_DEFAULT_CONFIG_IRQ_PRIORITY  - Interrupt priority
  
 // <0=> 0 (highest) 
 // <1=> 1 
@@ -3021,8 +3021,8 @@
 // <6=> 6 
 // <7=> 7 
 
-#ifndef NRFX_QSPI_CONFIG_IRQ_PRIORITY
-#define NRFX_QSPI_CONFIG_IRQ_PRIORITY 6
+#ifndef NRFX_QSPI_DEFAULT_CONFIG_IRQ_PRIORITY
+#define NRFX_QSPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
 #endif
 
 // </e>

From dff597e68c0c57f553c080d020ac40e6f53eea51 Mon Sep 17 00:00:00 2001
From: ousugo <dkzyxh@gmail.com>
Date: Tue, 5 May 2020 15:13:11 +0800
Subject: [PATCH 69/83] fix led0 --> led1

---
 bsp/stm32/stm32f103-atk-warshipv3/applications/main.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/bsp/stm32/stm32f103-atk-warshipv3/applications/main.c b/bsp/stm32/stm32f103-atk-warshipv3/applications/main.c
index ab323bcb8c..140fb13c73 100644
--- a/bsp/stm32/stm32f103-atk-warshipv3/applications/main.c
+++ b/bsp/stm32/stm32f103-atk-warshipv3/applications/main.c
@@ -14,7 +14,7 @@
 
 /* defined the LED0 pin: PB5 */
 #define LED0_PIN    GET_PIN(B, 5)
-/* defined the LED0 pin: PE5 */
+/* defined the LED1 pin: PE5 */
 #define LED1_PIN    GET_PIN(E, 5)
 
 int main(void)

From cc16f69d8ece3395f2bbac917d94e2778b68c28a Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Wed, 6 May 2020 11:23:15 +0800
Subject: [PATCH 70/83] add bsp stm32/stm32l412-st-nucleo

---
 .travis.yml | 1 +
 1 file changed, 1 insertion(+)

diff --git a/.travis.yml b/.travis.yml
index 8b4f03006a..cd1f6f8886 100644
--- a/.travis.yml
+++ b/.travis.yml
@@ -109,6 +109,7 @@ env:
   - RTT_BSP='stm32/stm32l4r9-st-eval' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l010-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm' 
   - RTT_BSP='stm32/stm32l053-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
+  - RTT_BSP='stm32/stm32l412-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l432-st-nucleo' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l475-atk-pandora' RTT_TOOL_CHAIN='sourcery-arm'
   - RTT_BSP='stm32/stm32l475-st-discovery' RTT_TOOL_CHAIN='sourcery-arm'

From 783cf540873297ba6b78161dee4a6dc545abcd54 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 14:53:15 +0800
Subject: [PATCH 71/83] [del] stm32 dist handle in mkdist.py

---
 tools/mkdist.py | 9 ---------
 1 file changed, 9 deletions(-)

diff --git a/tools/mkdist.py b/tools/mkdist.py
index d83020f755..e190123e6c 100644
--- a/tools/mkdist.py
+++ b/tools/mkdist.py
@@ -336,15 +336,6 @@ def MkDist(program, BSP_ROOT, RTT_ROOT, Env, rttide = None):
     print('=> %s' % os.path.basename(BSP_ROOT))
     bsp_copy_files(BSP_ROOT, dist_dir)
 
-    # copy stm32 bsp libiary files
-    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'stm32':
-        print("=> copy stm32 bsp library")
-        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'libraries')
-        library_dir  = os.path.join(dist_dir, 'libraries')
-        bsp_copy_files(os.path.join(library_path, 'HAL_Drivers'), os.path.join(library_dir, 'HAL_Drivers'))
-        bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
-        shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
-
     # copy nuclei bsp libiary files
     if os.path.basename(os.path.dirname(BSP_ROOT)) == 'nuclei':
         print("=> copy nuclei bsp library")

From daf43f7443a7d51994ccfd83ac378f53d0bde923 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 14:54:57 +0800
Subject: [PATCH 72/83] [add] stm32 sdk_dist.py

---
 bsp/stm32/tools/sdk_dist.py | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)
 create mode 100644 bsp/stm32/tools/sdk_dist.py

diff --git a/bsp/stm32/tools/sdk_dist.py b/bsp/stm32/tools/sdk_dist.py
new file mode 100644
index 0000000000..cd04eb6900
--- /dev/null
+++ b/bsp/stm32/tools/sdk_dist.py
@@ -0,0 +1,20 @@
+import os
+import sys
+import shutil
+cwd_path = os.getcwd()
+sys.path.append(os.path.join(os.path.dirname(cwd_path), 'rt-thread', 'tools'))
+
+# BSP dist function
+def dist_do_building(BSP_ROOT):
+    from mkdist import bsp_copy_files
+    import rtconfig
+
+    dist_dir  = os.path.join(BSP_ROOT, 'dist', os.path.basename(BSP_ROOT))
+    library_dir  = os.path.join(dist_dir, 'libraries')
+
+    print("=> copy stm32 bsp library")
+    library_path = os.path.join(os.path.dirname(BSP_ROOT), 'libraries')
+    bsp_copy_files(os.path.join(library_path, rtconfig.BSP_LIBRARY_TYPE), os.path.join(library_dir, rtconfig.BSP_LIBRARY_TYPE))
+    print("=> copy bsp drivers")
+    bsp_copy_files(os.path.join(library_path, 'HAL_Drivers'), os.path.join(library_dir, 'HAL_Drivers'))
+    shutil.copyfile(os.path.join(library_path, 'Kconfig'), os.path.join(library_dir, 'Kconfig'))
\ No newline at end of file

From b74ec1ec8c752b08a0e856cb9b123ab3fcbef294 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 15:04:11 +0800
Subject: [PATCH 73/83] [add] stm32 bsp dist handle in rtconfig.py

---
 bsp/stm32/libraries/templates/stm32f0xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32f10x/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32f2xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32f4xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32f7xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32h7xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32l1xx/rtconfig.py | 7 +++++++
 bsp/stm32/libraries/templates/stm32l4xx/rtconfig.py | 7 +++++++
 bsp/stm32/stm32f072-st-nucleo/rtconfig.py           | 8 ++++++++
 bsp/stm32/stm32f091-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f103-atk-nano/rtconfig.py            | 7 +++++++
 bsp/stm32/stm32f103-atk-warshipv3/rtconfig.py       | 7 +++++++
 bsp/stm32/stm32f103-dofly-M3S/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f103-dofly-lyc8/rtconfig.py          | 7 +++++++
 bsp/stm32/stm32f103-fire-arbitrary/rtconfig.py      | 7 +++++++
 bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.py    | 7 +++++++
 bsp/stm32/stm32f103-hw100k-ibox/rtconfig.py         | 7 +++++++
 bsp/stm32/stm32f103-mini-system/rtconfig.py         | 7 +++++++
 bsp/stm32/stm32f103-yf-ufun/rtconfig.py             | 7 +++++++
 bsp/stm32/stm32f107-uc-eval/rtconfig.py             | 7 +++++++
 bsp/stm32/stm32f401-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f405-smdz-breadfruit/rtconfig.py     | 7 +++++++
 bsp/stm32/stm32f407-atk-explorer/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32f407-st-discovery/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32f410-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f411-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f411-weact-MiniF4/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32f412-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f427-robomaster-a/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32f429-armfly-v6/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f429-atk-apollo/rtconfig.py          | 7 +++++++
 bsp/stm32/stm32f429-fire-challenger/rtconfig.py     | 7 +++++++
 bsp/stm32/stm32f429-st-disco/rtconfig.py            | 7 +++++++
 bsp/stm32/stm32f446-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32f469-st-disco/rtconfig.py            | 7 +++++++
 bsp/stm32/stm32f767-atk-apollo/rtconfig.py          | 9 ++++++++-
 bsp/stm32/stm32f767-fire-challenger/rtconfig.py     | 9 ++++++++-
 bsp/stm32/stm32f769-st-disco/rtconfig.py            | 7 +++++++
 bsp/stm32/stm32g071-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32g431-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32h743-atk-apollo/rtconfig.py          | 7 +++++++
 bsp/stm32/stm32h743-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32h747-st-discovery/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32h750-armfly-h7-tool/rtconfig.py      | 7 +++++++
 bsp/stm32/stm32l010-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l053-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l432-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l452-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l475-atk-pandora/rtconfig.py         | 7 +++++++
 bsp/stm32/stm32l475-st-discovery/rtconfig.py        | 7 +++++++
 bsp/stm32/stm32l476-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l496-ali-developer/rtconfig.py       | 7 +++++++
 bsp/stm32/stm32l496-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l4r5-st-nucleo/rtconfig.py           | 7 +++++++
 bsp/stm32/stm32l4r9-st-eval/rtconfig.py             | 7 +++++++
 55 files changed, 388 insertions(+), 2 deletions(-)

diff --git a/bsp/stm32/libraries/templates/stm32f0xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32f0xx/rtconfig.py
index bbc6a35774..395d83ca99 100644
--- a/bsp/stm32/libraries/templates/stm32f0xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32f0xx/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32f10x/rtconfig.py b/bsp/stm32/libraries/templates/stm32f10x/rtconfig.py
index fa46b74340..46b00c62cd 100644
--- a/bsp/stm32/libraries/templates/stm32f10x/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32f10x/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32f2xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32f2xx/rtconfig.py
index 72f931202c..5b3a3f31f0 100644
--- a/bsp/stm32/libraries/templates/stm32f2xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32f2xx/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32f4xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32f4xx/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/libraries/templates/stm32f4xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32f4xx/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32f7xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32f7xx/rtconfig.py
index 21d8e13bb3..cf4cf47fe0 100644
--- a/bsp/stm32/libraries/templates/stm32f7xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32f7xx/rtconfig.py
@@ -140,3 +140,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32h7xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32h7xx/rtconfig.py
index ef6708f653..780275b28c 100644
--- a/bsp/stm32/libraries/templates/stm32h7xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32h7xx/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32l1xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32l1xx/rtconfig.py
index 8b60665034..0450b21fcd 100644
--- a/bsp/stm32/libraries/templates/stm32l1xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32l1xx/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/libraries/templates/stm32l4xx/rtconfig.py b/bsp/stm32/libraries/templates/stm32l4xx/rtconfig.py
index 2e022a964b..deb2083359 100644
--- a/bsp/stm32/libraries/templates/stm32l4xx/rtconfig.py
+++ b/bsp/stm32/libraries/templates/stm32l4xx/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f072-st-nucleo/rtconfig.py b/bsp/stm32/stm32f072-st-nucleo/rtconfig.py
index bbc6a35774..8d8cd61658 100644
--- a/bsp/stm32/stm32f072-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f072-st-nucleo/rtconfig.py
@@ -141,3 +141,11 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
+
diff --git a/bsp/stm32/stm32f091-st-nucleo/rtconfig.py b/bsp/stm32/stm32f091-st-nucleo/rtconfig.py
index bbc6a35774..395d83ca99 100644
--- a/bsp/stm32/stm32f091-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f091-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-atk-nano/rtconfig.py b/bsp/stm32/stm32f103-atk-nano/rtconfig.py
index 9ace3b0a3c..b8509ee7a0 100644
--- a/bsp/stm32/stm32f103-atk-nano/rtconfig.py
+++ b/bsp/stm32/stm32f103-atk-nano/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-atk-warshipv3/rtconfig.py b/bsp/stm32/stm32f103-atk-warshipv3/rtconfig.py
index fa46b74340..46b00c62cd 100644
--- a/bsp/stm32/stm32f103-atk-warshipv3/rtconfig.py
+++ b/bsp/stm32/stm32f103-atk-warshipv3/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-dofly-M3S/rtconfig.py b/bsp/stm32/stm32f103-dofly-M3S/rtconfig.py
index 233b0e6440..8c30e41437 100644
--- a/bsp/stm32/stm32f103-dofly-M3S/rtconfig.py
+++ b/bsp/stm32/stm32f103-dofly-M3S/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-dofly-lyc8/rtconfig.py b/bsp/stm32/stm32f103-dofly-lyc8/rtconfig.py
index 9ace3b0a3c..b8509ee7a0 100644
--- a/bsp/stm32/stm32f103-dofly-lyc8/rtconfig.py
+++ b/bsp/stm32/stm32f103-dofly-lyc8/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-fire-arbitrary/rtconfig.py b/bsp/stm32/stm32f103-fire-arbitrary/rtconfig.py
index 9ace3b0a3c..b8509ee7a0 100644
--- a/bsp/stm32/stm32f103-fire-arbitrary/rtconfig.py
+++ b/bsp/stm32/stm32f103-fire-arbitrary/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.py b/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.py
index fa46b74340..46b00c62cd 100644
--- a/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.py
+++ b/bsp/stm32/stm32f103-gizwits-gokitv21/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-hw100k-ibox/rtconfig.py b/bsp/stm32/stm32f103-hw100k-ibox/rtconfig.py
index fa46b74340..46b00c62cd 100644
--- a/bsp/stm32/stm32f103-hw100k-ibox/rtconfig.py
+++ b/bsp/stm32/stm32f103-hw100k-ibox/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-mini-system/rtconfig.py b/bsp/stm32/stm32f103-mini-system/rtconfig.py
index c16c2fdda7..7912203103 100644
--- a/bsp/stm32/stm32f103-mini-system/rtconfig.py
+++ b/bsp/stm32/stm32f103-mini-system/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f103-yf-ufun/rtconfig.py b/bsp/stm32/stm32f103-yf-ufun/rtconfig.py
index fa46b74340..46b00c62cd 100644
--- a/bsp/stm32/stm32f103-yf-ufun/rtconfig.py
+++ b/bsp/stm32/stm32f103-yf-ufun/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f107-uc-eval/rtconfig.py b/bsp/stm32/stm32f107-uc-eval/rtconfig.py
index 9ace3b0a3c..b8509ee7a0 100644
--- a/bsp/stm32/stm32f107-uc-eval/rtconfig.py
+++ b/bsp/stm32/stm32f107-uc-eval/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f401-st-nucleo/rtconfig.py b/bsp/stm32/stm32f401-st-nucleo/rtconfig.py
index 3b4b3a5208..90240ee5f8 100644
--- a/bsp/stm32/stm32f401-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f401-st-nucleo/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f405-smdz-breadfruit/rtconfig.py b/bsp/stm32/stm32f405-smdz-breadfruit/rtconfig.py
index 81e39f9513..e54b11c079 100644
--- a/bsp/stm32/stm32f405-smdz-breadfruit/rtconfig.py
+++ b/bsp/stm32/stm32f405-smdz-breadfruit/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f407-atk-explorer/rtconfig.py b/bsp/stm32/stm32f407-atk-explorer/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32f407-atk-explorer/rtconfig.py
+++ b/bsp/stm32/stm32f407-atk-explorer/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f407-st-discovery/rtconfig.py b/bsp/stm32/stm32f407-st-discovery/rtconfig.py
index 32024fa83a..50393c3125 100644
--- a/bsp/stm32/stm32f407-st-discovery/rtconfig.py
+++ b/bsp/stm32/stm32f407-st-discovery/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f410-st-nucleo/rtconfig.py b/bsp/stm32/stm32f410-st-nucleo/rtconfig.py
index 8c0a3e1281..2ac9f2b706 100644
--- a/bsp/stm32/stm32f410-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f410-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f411-st-nucleo/rtconfig.py b/bsp/stm32/stm32f411-st-nucleo/rtconfig.py
index 8c0a3e1281..2ac9f2b706 100644
--- a/bsp/stm32/stm32f411-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f411-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f411-weact-MiniF4/rtconfig.py b/bsp/stm32/stm32f411-weact-MiniF4/rtconfig.py
index 8c0a3e1281..2ac9f2b706 100644
--- a/bsp/stm32/stm32f411-weact-MiniF4/rtconfig.py
+++ b/bsp/stm32/stm32f411-weact-MiniF4/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f412-st-nucleo/rtconfig.py b/bsp/stm32/stm32f412-st-nucleo/rtconfig.py
index 40b84ad846..dddfc31180 100644
--- a/bsp/stm32/stm32f412-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f412-st-nucleo/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f427-robomaster-a/rtconfig.py b/bsp/stm32/stm32f427-robomaster-a/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32f427-robomaster-a/rtconfig.py
+++ b/bsp/stm32/stm32f427-robomaster-a/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f429-armfly-v6/rtconfig.py b/bsp/stm32/stm32f429-armfly-v6/rtconfig.py
index 79419c6c06..ed19e36763 100644
--- a/bsp/stm32/stm32f429-armfly-v6/rtconfig.py
+++ b/bsp/stm32/stm32f429-armfly-v6/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f429-atk-apollo/rtconfig.py b/bsp/stm32/stm32f429-atk-apollo/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32f429-atk-apollo/rtconfig.py
+++ b/bsp/stm32/stm32f429-atk-apollo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f429-fire-challenger/rtconfig.py b/bsp/stm32/stm32f429-fire-challenger/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32f429-fire-challenger/rtconfig.py
+++ b/bsp/stm32/stm32f429-fire-challenger/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f429-st-disco/rtconfig.py b/bsp/stm32/stm32f429-st-disco/rtconfig.py
index 32024fa83a..50393c3125 100644
--- a/bsp/stm32/stm32f429-st-disco/rtconfig.py
+++ b/bsp/stm32/stm32f429-st-disco/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f446-st-nucleo/rtconfig.py b/bsp/stm32/stm32f446-st-nucleo/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32f446-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32f446-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f469-st-disco/rtconfig.py b/bsp/stm32/stm32f469-st-disco/rtconfig.py
index 32024fa83a..50393c3125 100644
--- a/bsp/stm32/stm32f469-st-disco/rtconfig.py
+++ b/bsp/stm32/stm32f469-st-disco/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f767-atk-apollo/rtconfig.py b/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
index dedc1b9580..b8a5eb5c19 100644
--- a/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
+++ b/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
@@ -140,4 +140,11 @@ elif PLATFORM == 'iar':
     CXXFLAGS = CFLAGS
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
-    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
\ No newline at end of file
+    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
\ No newline at end of file
diff --git a/bsp/stm32/stm32f767-fire-challenger/rtconfig.py b/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
index 7a46cc624d..ecd0d1a055 100644
--- a/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
+++ b/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
@@ -140,4 +140,11 @@ elif PLATFORM == 'iar':
     CXXFLAGS = CFLAGS
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
-    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
\ No newline at end of file
+    POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
\ No newline at end of file
diff --git a/bsp/stm32/stm32f769-st-disco/rtconfig.py b/bsp/stm32/stm32f769-st-disco/rtconfig.py
index 21d8e13bb3..cf4cf47fe0 100644
--- a/bsp/stm32/stm32f769-st-disco/rtconfig.py
+++ b/bsp/stm32/stm32f769-st-disco/rtconfig.py
@@ -140,3 +140,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32g071-st-nucleo/rtconfig.py b/bsp/stm32/stm32g071-st-nucleo/rtconfig.py
index d86774675d..7452398326 100644
--- a/bsp/stm32/stm32g071-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32g071-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32g431-st-nucleo/rtconfig.py b/bsp/stm32/stm32g431-st-nucleo/rtconfig.py
index 638f59502a..0faea85775 100644
--- a/bsp/stm32/stm32g431-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32g431-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32h743-atk-apollo/rtconfig.py b/bsp/stm32/stm32h743-atk-apollo/rtconfig.py
index ef6708f653..780275b28c 100644
--- a/bsp/stm32/stm32h743-atk-apollo/rtconfig.py
+++ b/bsp/stm32/stm32h743-atk-apollo/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32h743-st-nucleo/rtconfig.py b/bsp/stm32/stm32h743-st-nucleo/rtconfig.py
index ef6708f653..780275b28c 100644
--- a/bsp/stm32/stm32h743-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32h743-st-nucleo/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32h747-st-discovery/rtconfig.py b/bsp/stm32/stm32h747-st-discovery/rtconfig.py
index ef6708f653..780275b28c 100644
--- a/bsp/stm32/stm32h747-st-discovery/rtconfig.py
+++ b/bsp/stm32/stm32h747-st-discovery/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32h750-armfly-h7-tool/rtconfig.py b/bsp/stm32/stm32h750-armfly-h7-tool/rtconfig.py
index ef6708f653..780275b28c 100644
--- a/bsp/stm32/stm32h750-armfly-h7-tool/rtconfig.py
+++ b/bsp/stm32/stm32h750-armfly-h7-tool/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l010-st-nucleo/rtconfig.py b/bsp/stm32/stm32l010-st-nucleo/rtconfig.py
index 39d6af6879..dd13683b26 100644
--- a/bsp/stm32/stm32l010-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l010-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l053-st-nucleo/rtconfig.py b/bsp/stm32/stm32l053-st-nucleo/rtconfig.py
index 39d6af6879..dd13683b26 100644
--- a/bsp/stm32/stm32l053-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l053-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l432-st-nucleo/rtconfig.py b/bsp/stm32/stm32l432-st-nucleo/rtconfig.py
index 2e022a964b..deb2083359 100644
--- a/bsp/stm32/stm32l432-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l432-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l452-st-nucleo/rtconfig.py b/bsp/stm32/stm32l452-st-nucleo/rtconfig.py
index 2e022a964b..deb2083359 100644
--- a/bsp/stm32/stm32l452-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l452-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l475-atk-pandora/rtconfig.py b/bsp/stm32/stm32l475-atk-pandora/rtconfig.py
index 40b84ad846..dddfc31180 100644
--- a/bsp/stm32/stm32l475-atk-pandora/rtconfig.py
+++ b/bsp/stm32/stm32l475-atk-pandora/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l475-st-discovery/rtconfig.py b/bsp/stm32/stm32l475-st-discovery/rtconfig.py
index 3e4718a482..c02cbb090a 100644
--- a/bsp/stm32/stm32l475-st-discovery/rtconfig.py
+++ b/bsp/stm32/stm32l475-st-discovery/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l476-st-nucleo/rtconfig.py b/bsp/stm32/stm32l476-st-nucleo/rtconfig.py
index 7fc0f14860..826d5425f5 100644
--- a/bsp/stm32/stm32l476-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l476-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
 
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l496-ali-developer/rtconfig.py b/bsp/stm32/stm32l496-ali-developer/rtconfig.py
index 2e022a964b..deb2083359 100644
--- a/bsp/stm32/stm32l496-ali-developer/rtconfig.py
+++ b/bsp/stm32/stm32l496-ali-developer/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l496-st-nucleo/rtconfig.py b/bsp/stm32/stm32l496-st-nucleo/rtconfig.py
index 40b84ad846..dddfc31180 100644
--- a/bsp/stm32/stm32l496-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l496-st-nucleo/rtconfig.py
@@ -142,3 +142,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l4r5-st-nucleo/rtconfig.py b/bsp/stm32/stm32l4r5-st-nucleo/rtconfig.py
index 33e1a6bc4a..e9a00ad628 100644
--- a/bsp/stm32/stm32l4r5-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l4r5-st-nucleo/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32l4r9-st-eval/rtconfig.py b/bsp/stm32/stm32l4r9-st-eval/rtconfig.py
index 75b5d9925e..f1d97ac603 100644
--- a/bsp/stm32/stm32l4r9-st-eval/rtconfig.py
+++ b/bsp/stm32/stm32l4r9-st-eval/rtconfig.py
@@ -141,3 +141,10 @@ elif PLATFORM == 'iar':
     
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)

From dbfd464a77ff213490d78b67af1146a326d43425 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 15:17:45 +0800
Subject: [PATCH 74/83] [update] lpc55sxx/tools/sdk_dist.py

---
 bsp/lpc55sxx/tools/sdk_dist.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/bsp/lpc55sxx/tools/sdk_dist.py b/bsp/lpc55sxx/tools/sdk_dist.py
index 9254b1b589..a69c8f2db1 100644
--- a/bsp/lpc55sxx/tools/sdk_dist.py
+++ b/bsp/lpc55sxx/tools/sdk_dist.py
@@ -8,7 +8,7 @@ sys.path.append(os.path.join(os.path.dirname(cwd_path), 'rt-thread', 'tools'))
 def dist_do_building(BSP_ROOT):
     from mkdist import bsp_copy_files
     import rtconfig
-    
+
     dist_dir  = os.path.join(BSP_ROOT, 'dist', os.path.basename(BSP_ROOT))
     library_path = os.path.join(os.path.dirname(BSP_ROOT), 'Libraries')
     library_dir  = os.path.join(dist_dir, 'Libraries')

From 36755af0be6b92f095702afa2fae6e0376a27681 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 15:32:53 +0800
Subject: [PATCH 75/83] [update] nuclei dist handle

---
 bsp/nuclei/gd32vf103_rvstar/rtconfig.py | 12 ++++++++++++
 bsp/nuclei/tools/sdk_dist.py            | 18 ++++++++++++++++++
 tools/mkdist.py                         |  7 -------
 3 files changed, 30 insertions(+), 7 deletions(-)
 create mode 100644 bsp/nuclei/tools/sdk_dist.py

diff --git a/bsp/nuclei/gd32vf103_rvstar/rtconfig.py b/bsp/nuclei/gd32vf103_rvstar/rtconfig.py
index 8136b392f8..bf74338e8a 100644
--- a/bsp/nuclei/gd32vf103_rvstar/rtconfig.py
+++ b/bsp/nuclei/gd32vf103_rvstar/rtconfig.py
@@ -5,6 +5,9 @@ ARCH='risc-v'
 CPU='nuclei'
 CROSS_TOOL='gcc'
 
+# bsp lib config
+BSP_LIBRARY_TYPE = None
+
 if os.getenv('RTT_CC'):
     CROSS_TOOL = os.getenv('RTT_CC')
 
@@ -18,7 +21,9 @@ else:
 #     EXEC_PATH = os.getenv('RTT_EXEC_PATH')
 
 BUILD = 'debug'
+
 # Fixed configurations below
+NUCLEI_SDK_OPENOCD_CFG = "type in your config"
 NUCLEI_SDK_SOC = "gd32vf103"
 NUCLEI_SDK_BOARD = "gd32vf103v_rvstar"
 NUCLEI_SDK_DOWNLOAD = "flashxip"
@@ -56,3 +61,10 @@ if PLATFORM == 'gcc':
 
 DUMP_ACTION = OBJDUMP + ' -D -S $TARGET > rtt.asm\n'
 POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/nuclei/tools/sdk_dist.py b/bsp/nuclei/tools/sdk_dist.py
new file mode 100644
index 0000000000..f802e92730
--- /dev/null
+++ b/bsp/nuclei/tools/sdk_dist.py
@@ -0,0 +1,18 @@
+import os
+import sys
+import shutil
+cwd_path = os.getcwd()
+sys.path.append(os.path.join(os.path.dirname(cwd_path), 'rt-thread', 'tools'))
+
+# BSP dist function
+def dist_do_building(BSP_ROOT):
+    from mkdist import bsp_copy_files
+    import rtconfig
+
+    dist_dir  = os.path.join(BSP_ROOT, 'dist', os.path.basename(BSP_ROOT))
+    library_dir  = os.path.join(dist_dir, 'libraries')
+
+    print("=> copy nuclei bsp library")
+    library_path = os.path.join(os.path.dirname(BSP_ROOT), 'libraries')
+    library_dir  = os.path.join(dist_dir, 'libraries')
+    bsp_copy_files(os.path.join(library_path, rtconfig.BSP_LIBRARY_TYPE), os.path.join(library_dir, rtconfig.BSP_LIBRARY_TYPE))
diff --git a/tools/mkdist.py b/tools/mkdist.py
index e190123e6c..a6c744b470 100644
--- a/tools/mkdist.py
+++ b/tools/mkdist.py
@@ -336,13 +336,6 @@ def MkDist(program, BSP_ROOT, RTT_ROOT, Env, rttide = None):
     print('=> %s' % os.path.basename(BSP_ROOT))
     bsp_copy_files(BSP_ROOT, dist_dir)
 
-    # copy nuclei bsp libiary files
-    if os.path.basename(os.path.dirname(BSP_ROOT)) == 'nuclei':
-        print("=> copy nuclei bsp library")
-        library_path = os.path.join(os.path.dirname(BSP_ROOT), 'libraries')
-        library_dir  = os.path.join(dist_dir, 'libraries')
-        bsp_copy_files(os.path.join(library_path, Env['bsp_lib_type']), os.path.join(library_dir, Env['bsp_lib_type']))
-
     # do bsp special dist handle
     if 'dist_handle' in Env:
         print("=> start dist handle")

From 9f6696964a16b4094d8da0fcd8c102d97bf9f8c5 Mon Sep 17 00:00:00 2001
From: SummerGift <summergift2019@gmail.com>
Date: Wed, 6 May 2020 15:43:04 +0800
Subject: [PATCH 76/83] [update] add new line

---
 bsp/stm32/stm32f767-atk-apollo/rtconfig.py      | 2 +-
 bsp/stm32/stm32f767-fire-challenger/rtconfig.py | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/bsp/stm32/stm32f767-atk-apollo/rtconfig.py b/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
index b8a5eb5c19..bc4112597c 100644
--- a/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
+++ b/bsp/stm32/stm32f767-atk-apollo/rtconfig.py
@@ -147,4 +147,4 @@ def dist_handle(BSP_ROOT):
     cwd_path = os.getcwd()
     sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
     from sdk_dist import dist_do_building
-    dist_do_building(BSP_ROOT)
\ No newline at end of file
+    dist_do_building(BSP_ROOT)
diff --git a/bsp/stm32/stm32f767-fire-challenger/rtconfig.py b/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
index ecd0d1a055..c83a51a09d 100644
--- a/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
+++ b/bsp/stm32/stm32f767-fire-challenger/rtconfig.py
@@ -147,4 +147,4 @@ def dist_handle(BSP_ROOT):
     cwd_path = os.getcwd()
     sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
     from sdk_dist import dist_do_building
-    dist_do_building(BSP_ROOT)
\ No newline at end of file
+    dist_do_building(BSP_ROOT)

From 12887d54ceb2781194bc5104e596917ceaf6c946 Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Thu, 7 May 2020 20:45:54 +0800
Subject: [PATCH 77/83] [BSP] optimize dist handle according to #3582

---
 bsp/stm32/stm32l412-st-nucleo/rtconfig.py | 16 +++++++++++-----
 1 file changed, 11 insertions(+), 5 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/rtconfig.py b/bsp/stm32/stm32l412-st-nucleo/rtconfig.py
index ab166e687d..ad5c811ba7 100644
--- a/bsp/stm32/stm32l412-st-nucleo/rtconfig.py
+++ b/bsp/stm32/stm32l412-st-nucleo/rtconfig.py
@@ -17,8 +17,7 @@ if os.getenv('RTT_ROOT'):
 # EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR
 if  CROSS_TOOL == 'gcc':
     PLATFORM    = 'gcc'
-    #EXEC_PATH   = r'C:\Users\XXYYZZ'
-    EXEC_PATH   = r'/home/rudy/opt/gcc-arm-none-eabi-7-2017-q4-major/bin/'
+    EXEC_PATH   = r'C:\Users\XXYYZZ'
 elif CROSS_TOOL == 'keil':
     PLATFORM    = 'armcc'
     EXEC_PATH   = r'C:/Keil_v5'
@@ -58,7 +57,7 @@ if PLATFORM == 'gcc':
     else:
         CFLAGS += ' -O2'
 
-    CXXFLAGS = CFLAGS 
+    CXXFLAGS = CFLAGS
 
     POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n'
 
@@ -89,7 +88,7 @@ elif PLATFORM == 'armcc':
     else:
         CFLAGS += ' -O2'
 
-    CXXFLAGS = CFLAGS 
+    CXXFLAGS = CFLAGS
     CFLAGS += ' -std=c99'
 
     POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET'
@@ -139,6 +138,13 @@ elif PLATFORM == 'iar':
     LFLAGS += ' --entry __iar_program_start'
 
     CXXFLAGS = CFLAGS
-    
+
     EXEC_PATH = EXEC_PATH + '/arm/bin/'
     POST_ACTION = 'ielftool --bin $TARGET rtthread.bin'
+
+def dist_handle(BSP_ROOT):
+    import sys
+    cwd_path = os.getcwd()
+    sys.path.append(os.path.join(os.path.dirname(BSP_ROOT), 'tools'))
+    from sdk_dist import dist_do_building
+    dist_do_building(BSP_ROOT)

From 542edd90665cf63f673c59558c542232ee551773 Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Thu, 7 May 2020 20:48:50 +0800
Subject: [PATCH 78/83] [BSP] update a picture of stm32l412-nucleo

---
 .../stm32l412-st-nucleo/figures/board.jpg     | Bin 91973 -> 383711 bytes
 1 file changed, 0 insertions(+), 0 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg b/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg
index e21bbd934302a4c79c173094eb931c2855e442ce..d4f9c76a31dc157266163f5b2194f30c9404e0b0 100644
GIT binary patch
literal 383711
zcmeFXXHZk&_bwU*L8SK%Dj*%Cw*aEjrT4B<L!`F=fq)1|?;u^Icj+CZcaScjCJ0Cg
zB-GFkzyG;&?%X@~!<~C(&i!)U%=)zVUbCOI->kLX=UI1u?$!ZhYD%g~fCmo&fCu+K
zz}*ty4dB85<ob`3|4A1Q9^Cx`kUxI7h4T;R!E?Yv@&`EN5AON^toQHv=)e00{2%MV
zLmb>kc=(SAo)F&O&_D)w_y7mzAui6NN4U86cL&^G2jG%FqIf2xfJdqG0spxhm2hxE
z-eb1cHQm&@Q)qUPkM5rdp3u<J(KB$o;N;@w5fu}ckd%^s^HxzwSw&S%Pv5}M$k@cx
z+Q!z--T~z3;pye=1M&3>`4Soy{xu>pF)2AEHSJq^#*h4h!lL4m(z4pR`i91)=9bo;
z-oE~U!J*-i>6zKN`Gr4=a0GJW@8;I_znxvo(ecUY**W&&@;|s90C4_C$o@O9{~Ipy
zdt483adB|*|AXtnL!W!YA;*36ObCxcK?nbX8|8E1;Kx+26Y^@h3D`t*(bON^r=HNT
ziy}BM|AF>j$o}5}`~3e2+5Z6cf8v4zh;Sa<e>@y=fIQ&#mg`3(;D6iyj=}%j9*8IN
z(|$OmNCnXOe=^l(zqrA;ZH1>qN&NtRDxFu4sI(tT4O+(y1U=z?fL{m*nGT|f<of>b
z|6&9<Ny?`8do%tg6Xk!dOHbWD_n&9~f3g=!Zp(8rH?Jq(H6|WhB6-1(G>>tSM~ciX
zw=b-Fer$e=r=oaO{S-qwfFf1W{v;|$4hbH<FjN1j#gPOEr!?1K9T{0P|L#oks{6;p
zgqldAmZh<pVJBQs;vDvi$w)L=FVf|rkghs2Ni|@*QO8Pr_(}y-^P>&R+P~|&S_%I2
z#P#v^q)hN6-F02ReHTi$kXER7U5idN4*7DiPgY4nQ}wzAo}YaOm~6cRV4pXoodeIV
zS}mH*P<j^z#hVKmD=@qOMMY?jJjl$>;`g--#((qc(<mybA!Y`TLA_k-U;V~OXE9&6
zk2+Z(JtnW?60B<hiTd%(#c;?le&@{ZctTy5TZ{QSK(`p|f^>H^&5`(~42BiYO*?O&
zEG()1hL2)(H3`4wnWQ6nNR@u_i<K!z9_q`MtMi#u%{p)jp1NL&&g>u0MP7NwQ~C7T
zS(4Tq=Jx%U)5Gg09n-g3@(W<|Gnb1}LDTvL=cD86$&y-;SnMQ1Nx2f*aR(q~E+IO=
zY9W8gHW0JP#~nh>_OSX+S1OJ+aoGA!Zfz3b%c{s?&gQYKYG|}I)q)5-#eU~?Ri?{<
z?;XIDU|{~dbg$_UbOFM6-p43Rt}wq4+Qo{ZF8Mi(H9|^WQm<7wY<|nKKB(#5X_J-R
z#lI==vhlXU>UTc3HH6cFTj^GgLYf~g4j}byY&LuV!5Z9M7amr309=Ek+wI)b!nw5L
znMHZz%pN$PT4Xn{-e{EgO4ac@w2Pqq?RbMp@*bQaW#!LiYcz`=6O;c!=2^;o{P%DK
zO&6~m(gVr=<mJQ5I-%2Fdo!!K{8|^MX7`?Fk8Tg|J@?z6?c4#@NBo@HwvKP><*I*l
zs=2_e`rZP%@WpD~-{4`a!qWic6CS4<)l`BgAtZC=WcN6T3h+vfAC39=nDaYs$iClM
z@vzY?bm2m$?8-YXcm29b&UmpkIb|hfPuKL`J8WS&0IUf83<FJ4+JA!Ko$9JQ0#4FF
zya<?Gjp%i0IdQkySds-%63EXXw|w&j1>7GQ2Lf4sv1J7;A8A>pZ<OY}E{Dei@E89q
zpI=+v34kHKT<Erys`||pH8pgundMsPSUrdJYCux-wy|#l8H4WtY`NjF#%BY|nA5Vl
z+u1<2AlpuI%Xp#YTzW`=KKB5L+VSu|DP-Dzg`){w<_q(gyqrE5y(qnZ-yvU^|JW5x
z66aIvI4jKtbpIUyRc>FX`ggbUQR9rQMUl#3=TnH`wDDZ+n|dG0w@WJY_&BbA?KA8$
zuRzLG8lnuWL6u$+mDl-ve)fH=Pu4`;)U#_x8f(Ws>i#MbjOimQSfAe`h)$6(c#m;T
zH1eWhs4J#IIfIVeD^1M~uBSr!5c!6pESyB;>MGNaNV#cK3pmsD#Hc?%Y3n~(66v$*
zxU{o0%$EXDtH*W@L%QFwldp}~{~j^OJ*JbpI4Lzdi^B8@Y+}_zf(%#(GK3pFVpZZ?
z=(d^t8F~||a+@oC3R8IEFq<k%D=_EWTcYs){MD)k+$K#;FCO1c$;nAAp;P>9!Z1bg
zD%Ui8@4frw<l&Ua2j-*bBC5a9upUrh4KNl-*3!LmeNjAYcy>m8dIu;r;Genbgw1^u
zFuDT>a>Le#<VUnF9WMW75uKi})Z0hrNDiM>C&Zx$Hhx#;hBhK<#ltbN846d+Hm}5U
zq_2)=s9?RXA=ry=SSvemqAI9$apT4x=+D0_EiAKKhE9dAJ9AHVElr&Q^B`WO8ekWs
z(oLh5fp>$^^5tIT(+3JCdsa-NSIXF3fGI4DrsQGbYe?<zk|f=)qo7^i$q(jElc-?i
zl1#pf8+rgP_SQ}~j&e!TI=ZaH_(<!#6`(TUaOTzeVXsTg9T#~A*xZzrINvB*4TQ;s
zugQWQ;7iK#u8ZE(Ucc^h#yUCY%PL1WMF70meXXTV_98(ywNORA_{!?uuP<UDwy81+
zNM4^HJ`IXcko9Yv5!*2pVPi#J8(b;J*k^ZuF>yB7#i`)L{PFShQiNJI3I*ca7Tbj1
zEc^?&1Kd}(a~zB;FM|E1{2C;*MB7^_;rk#csV|}QkEGAyCXKD(Q!;!E*MzZ=Lh<cX
zCvaBiFP8MJ_Ul9#;+eCi+&?^~X!}IJjpvEQU!AJU7G_{>OT|{Xt6|F&^Ob_v#J;fX
zT<iUf-y7AA3RxcWojOq)^8Exeo`Lx2^-mNy*vOBhW3G}xtZl<UA`H9(riD$wg$L9(
zT|(y<P)tr<E=0qkLhpJh*!8k}6UuGM-`iLNx5`9?D4YT;%hb(A#8F`I$}OIIxhA)S
zVUkvT)!9)%fJ{!FqHjemh3CIZV+$d>0SP4%Jm0@(8*I#btlHSYAD{$fF;qERnSZ<^
z%f-vz9?aC_<H6rhSnsa6TkYoM#_nqNs$f)fx<IFVs2l9CUgKUH^CZ#5CS|Fy&84yJ
z)7u(jh;oJ(Xn<$IJyF$i)NsEEe9LskBQhaBxjoYX-A0na)w^@(BQFEoog|dw-h~my
zD4e>GJHS7AzqDu@1c~igEWd56u>k58)+bS^u1Xk3)h1ZNN^Y0d@J^yM<h5tpwbrlH
zi7jlLo}XDUV=ed_o)LcC68C7p#v(q(e@XdaPhRunN{f0<{rQC36Uw|)>#_mOsT81?
z$$*iX1}B|Nr@?qp<AQZqqfZiIo6BenEow{c`?}~wG6%J1)of9Qk)w3sA;`Zzz`wKs
z2|7>Q*`Z3CGSlKH(5q7>YT{-TB_BbU<g2njiAEUzsBtZ(lh3@RzXN;@zXoE?Bdefd
zj-701KZxa?VH1YqbnCO1&8#55INWUKQg_Lm{&~>YjK#RW$CFf*r=KOywb&H@$&<mH
z<%uD@3ctOu*W^`@q<0vWwxWOH=YDwkMQd=g?s5fRQPcf%A(^F^=PUdK&8;SCapD|?
ze7mFw!5*25Q`QJpa>UerL2JhxPz$LldL_vo>ii-Hyqzio1{L!XPUL&m3>?rHD#nm(
z0kBdXKyUM(6P4UL28Fu9(HHuMs)bz5oZ|!*VjzzB!NU8rC*)Rn>Q_@K9XMP}3>r2t
zicZdLVV}$1c#&qIwfYYR?h5sJLIxSNFd@(O&c(AD7zDr1${t#z+c;!#6_&g&x*&9&
zZ%n&OSz=7X9RL~Eh3{?rU?E2V2Y@-P9{O_AdLmB_Vxh!p2=?;h7+^FDK~8zQ(zg*G
zK71%$-t(i$IP`+isU)OS9q@CuwuG(_x4TUg2mU7ge(}5C#}Ne*>s?FVh~#3!y%0}5
zHWv+*bn0e%&xjl3dlBQS{!%Y0%NA13>FjU?H(m1fD?aL&h?ptWI8t@aG?Nu9H}q+k
zYiPLSkDHmfGKKQm$v~aT$(CN1L1c73GFB~zPH1WBTQ77xyD67rjCcz}XY7u4xR*i6
zOKK#C*j3n{0G@91NYPJ<T|^b_8m7_G&>S1{M>%S%d)Ru;^fPHr2^<qI$4*rUKmO`&
z9Hfpb>6~qzFp%)J@z7c{0l4QzF$oeI@Al--B~Gdv_}OU^na^8osWNusy^BuL(%4*F
zG6;Y!X#LU@iN%;%>1Rv{+_y%A%QrNv^>={YMRpdWIIl+!4AQN-r9-O5655{Yv$?S)
zx(a1^SgZx#iv42|?YzPZt{g@Z7DVczHS$*eX)yi>BeH2td<#u1v!=5(A{{9=+Q@0R
zdd<1Nhh!!-or5yvu%lz!3LL#NLMMug;pzoNjcJBSp!uH`TDdRICg4jtIa}iJIx~x<
z+EgJ)R)fG^t9mN=`h_T{)kZccA~kQli{zh=5u8aHeT9F`mh*g;PmFL+y?#nD-#3as
zwB8%<cr1dvpjkgw)sj1glx0RIdaYjLMaNcZLR;PH4r=aPG=^Ssz*%nVe9BT__|u_3
zY9a43zd*~^%Pwh6fw}%j<aSGnsH~)FDBM?n_<h?19^k!5)_g9`5+}3F!Z-^vcBRa5
zl?&4q`T-p}o?ZO8+OwR|$@^f3IPI%u9`W*mE(pm#5w4!NwtrqTMx($tMXg&wciuaA
znSV1bJ(D6iw!jKuvS-x9^CM|K6FU|9wLvYdF_m?(GgCTF|JqLzINU@ppRw|3+CHnM
z8Psw#7rB}BeKz^~AwI}N^~L^Wd2y@v(tJtv(>uVID^uLCnUi%qrFZ8h?EX&Mjc)I(
zzM9t7P#PPP3BQU3ha?P}hbb&X#|3g%(C~MyYX}^yX5T<h{!~{W4$>MzSK)U6i>ZAR
zmiiDWDWLZqK(d;}>T7Gf_p#^|IqL&)b&vLVsg<KgZ1O%#8%@;x*eE1xU#ZJ?IeIGs
zQ_$z<_P28yhRD-R;3n>qpB0Xh^fGa}(z>aXw2Wq?x;`LN65{eD!>rWQxxI@Nh7)$U
zR~~g$b;hLgaOc_d*rjRY1%Kz$Yde#!jqP79Bp$~md%Vx9T?-X(6IN=1C#8OUw)(n8
zKeycPvHpgBOJ01^1Q%AThSTDA+&xrsStW5Bw0AQ9yGbKZ*6<2kG!IWPmub4v;Mesz
zzg*G^4}euVovx`#FAR}lI5&hFH(Sxqbd7jEow{1D+u&q1lDgv;$-dBv$fZf3wrNG%
zB-y0(=M+WM*ZeZ4P@=`*pS{#GHn;Y^%(lG)1eu`fw&xdMKHsvT!VMVFhMhwTr>?f`
z8!N3U$sJUdzwW{?0mcaVHZhZG7Dyq+9&JAASYuUR?rilwxrcH5v2mGi=xdi}3c$G(
zY#he8PknOz4)D_YOT*lggdC6NkRkd>>x7+D^tZp$5b50=F)!lm2Fu%W%gkFnCQTZ%
zk01%}imdF$HFa3h)RI|%h3Zj`D~Ug{)95}zRB9CGa+HP>sA2n(pM*Elj4tDoIy23O
zI`Vzh5tu<<vB5C)K-5R_MT>+~TaxkCSA76gHu?vu^gGIPLane`!-Z=WQ>fYAjk#Q1
zXq%NuK}O>>e02#_ed-T(DKB9s>6nmbz-Ag^PdA*%cpWnagZUCHRg71GshP$4#|96Y
zb6(ay&f#=8?gHcCfFHVU-V{PVP#2hfxoirqtlwd#7Ncjkt@$R!^FyXZfM&T)o-pF^
z$0yZd?d}!xI?)@c$Ys0P_j97Nn;c$ra$waCUDXbwmCP~WO>V_4y0_~sMcD=r4!h;K
zYO16*=N0jm^GbSpoP}b96*a_TV>0@*)bMCV7j0Kp%pNAyRcEOhB#A#NAzr7&pz{5*
zf>gKeEBxGiATtJ!m15$Pz^A`8U60vcsV1&&zG55`b{#Qd<9>?Yd}w0OZSCL@U`=2d
z5>mfm$Riw^HZS2MD4w=#0W_p(4atkhw-hmoE>+JEK1oT0y_i(}5pU0Q-vi4fH;g$`
z=_msJm)e&gsh#Q6_ABIU;u~}m5;#R;@)6A$^*1IVo!Lf<beAub*>$Kph-c&tcQ;dH
z`e-6WO7%!)lRpV>hN_cy%8f-_4p3(UJV^ryu{f%#+(I9umroXAUCpw8FZUNIKguaD
z)m-ET*6!6f#+zucU>UU<YMX=Oawe|5HV4=^J->Ya6!WX@I9FRF8ld$mfHwyXO{o6T
z&d1jC6ulZzqwoBbS@=(ID1JHROzMQDrrU-69pI7wO?iXWBJWus+P-g+bSI{C4-K_J
zL;Zkwm%Gzrs}2K)eM)NvpO<;9K&_v5NQ*2@WqOEw6z5-If&$a{@)h5Z)QAOy(sM}9
z%`z)$rF%%JahIx%FFL}_Eb@m3HS1Cg!t+skN|-|BY~8aMQ(&1hCgyzZV97;~5-EYA
z-4MBY3+^PJm6HX*9$kw$A-fnLmdtv3b?Dg)urb!7*OGp|epDN%PWdNB2|TWgmK{)>
zMW=+ilUdJpGGLE4s{5VT45xt{7|P!B44SBomXj7apcy2vM;=v8u(b1XwPPYU&;0(Z
z-6J0mz*5S#lV+NwdXvG{l<4oe-&cIJxZZ{3(Hb};!?yM3vRHM)2n2y|oGKx?ebtDz
zN=A#heU1Q_%8cmfkm<bBheCCgPoCuvM04mg#8!ChoTQlWV3qm4`TGl1xXIf_!@4bu
z5U|gIR68uZ80MI?sMFlX8c2H28?86-58U$A^WT)h!8CBoyr*o&0i0%yZ8<}#pK5Va
zjW=&Ji>c6I0=||OUwYSnR?)rd4C53USO-Z{)re+5GDebLCRJO^)rN~X#%8rt^Ei&@
zep3!@ZXzIBV2$iY)@T}6^mMZFcW;1|$<2sOr+RhH8ie%GCjl|biG>;(W@;IKZmYZO
z<e9M5gO(&1;>idxGZz}Of0p7H(y(@kjZq6ZVjfbaf6}sx4NaIQ#_&gVuZ|1*zc<&Z
z>>qZH2=eQ{5nh;$$NTk68K+dPnQp-24luu6MGP&y;=~R?dJ(6yWZ+z)hA7r2j@l6C
zi6sOq9H@uLrhVJkI9=iVe)^ySXjI}TA-u{ip)=7WE_@Sa2Fi07i#AodM6N#kPFxX9
zr6R%0<*-aqQBXqEg6m9AkLzbNxLp?Q0W~XBN@38fl+euPa(|OBQ#>l!-IFWWVATOq
zR62%sqS8;VfxDyJ-8^&U24$tH`q_?=g_d5rYT8+|yWG;wCx>H8+UAoPe-pBt_<~{q
z^peAL%(1d{<C+%wC0yTg7J)YFmqF5AvLNeM&-ufiy;KD>K6o$uhaN}rQ7jdcN3^bl
zb}@kT+h3dk<&p`v9Lc|@)l!OJ&#GLdE6%mCQ_C)|rmoYQ=ky!~54>Nf{&g4j+rUNp
zogQ9JB?L?T!k2ue^osplYLbb_BQ}Liol)kc(+B}Rk4}idgI`bmq067O@XBjmwSARQ
zPd)~4y!}Q*)$~e5SGk0xr)vIBCRe2ZYHJl`v4ruqAR4zE_u>~m*Dz}vWo`V0W*nEZ
zYwTzcz(1_C2h_V4KQeav6U{)iA4W$A9N@B!DM*NVcWYWkZwsXHS!($cU6<%+!npNE
z4l@iOEeb5Y11$X7Dw8RZ`zR>Tyo}H8_1A6h_lexe!G6k#Mw@Sa73#=zpJpN5;lzR^
zqJt%_tt-=ik(NdwjF91PJRzCyAdtn+KKe2vRu%9R@k(3u*MuL5f9&;xnGl1qJpCYx
z2m`kkW=a=%9u+<7csz498BWF^qVMzeAf^-|?^1gM#@g=`eE=B}RaQ&vW5bxNobvLv
z`|YwKzH}W?+!li)6fM;YEt7M~|2f2zaKCaj8!i^nZND<^00V+yt(+(vFN{(DEj6|n
zS&rC<kv@|rGjICb&RsBAQGd4jr~{oeN|WS~XZkO`F}$+hHOhy7bkzztwfe~R>I{TO
zpi3n*0c(}Mq>#Kc8alrN)cS<l%(*z}4Z<k+0vQ}T*;$0<<cLhchVfAOt~qBhYRsb%
zU)bWdRfxiDL%U<sEo1#W>V&an)wpm5KJEJ*Rxnh9{q%yBUJX+Eo_Ef3lj)u79wo{_
zQOpRR%SusvHU&ih6$Y_SrcSzFD~XT?mlLrIVf}zpsSJ?x4;?Xf$esJrk(pGK#-Cba
zI<SA?qK-vi*bpaO^?xnpFwFf6y>|enYwerw*YfD7e!U^<T*P+FHHUAR87S~kTbn%r
zUOLi3cwY8Rj|fGnOO=Vm4sLpb43(@^-^w!%tjqc#3pNc&8Yc$(8YqGVp_i1g&(>iC
z*w1$Wm5#W9W5~zVL!G(QkrC~TiiOtDS?Scaa!0p@oa`dw=InVXMxU9$XE)im%#eJ<
zWM6d{3tMgbJd_`!-XF+^N$sHii@B*<Fvr*xd8HqmfWIP@Ytl4k-};!o9ZpBthH(>B
zZMYpV+n;GSz!*V+z~8r`*QV%+%I{dtH)y<Iry_Ig>)qbB=(F$-Ae*Pt8}seFWy98T
zKR#`=%sKNH#;OlDCq#2Ish;U$GsD4##*reaMqi6f^-6gllKxD#JP@EP16g9Y=s$nc
z<jvDeC38&7hP{MKbS@$01w%-_iLz+VY@TM;Gb2Vl`1-E?fKjDo0kfv@LJWfeMX!hC
z2=U^If>b~NqP)_ux2Kc731hI*u>BPUl`k;Ee!dl^Anb5wmR^-L+ycB}vFJaV<atQ@
zq&IlFE1nh0*M!=+(t(QI{Di8a!++({0S(qC!=*K25QLesls!IfJLRq!18I*|uG1vE
z_qJCw*b`NoJPzVQEguDF+?U`lEtu@>0hdL41b=Q^yDD*2SN@A|@lvt9LH5g{Qe=S4
z+uOC-O3}I^Qwz%qACAAqx{DS#Z*$asvR#bal*y4olDfO<C8BQWR<UWf6gOtQIecl|
zu3(8I{^-{J@t7XdH+(|78PR*6oS6;yQGdIVD5yhi?GkW&nXG=D9OdBt!c>S1&Gy^<
z3AHq_U}84a$qT8}Bd7feDb|_M-_T8r<Nadp9Ov^z5?*CL&=QV6`XU7=ZV-CrHnxl0
znaze;NE`d|koWqF34oOHp}Wqzf^A?KWH^cd!`8=JyjPB~?`LR=ux?gL)kB&sW%fSl
zeLl9Jee*+sGxf8W?)pBSRXpxTd4;a^ggZdfLCuv6_MS6H&BMGnIPYI&!ia|;vZZKE
zFa$Fnrcal0sdp{|b4x}`mrZtgK_5#?&6Od6V?!l-LR>X8tl6Ca3@j>;0V;cw-%0-m
z>(UQzO!kT+H-;SR)OW@5llE3TYDf8&?l9=nN=S#s1pUr$xzev@&TgwO9wL1*(W$up
z^;r{|v+n}s1qP=!&xk&rzGvGMuS?ohizjB(Y{UL2(Ww0RLLBa!T#GQu?ZvvtR$DP!
zWeAst_ad2?8NNld8jtW~IVxxCWZ6H~yfhiG0?GWj$&?)~>BT28EH$cBRFnMnyAb6%
zXDgsS<Mn~7v=^+ZD&C;s04tK%-@`Oo#V}Y!6n3EF(Xr(S;=o>o&YHMBah4Y|herD7
zfnek~ui=bW8zI=ttc~!7*Qzd2LS+$;kUf!&E!VOIn}=T0Y!8sp#oPgc>u;0@G6-X2
zv@v$U-~bol8W#Qe8Ak#hxkH3QHye`;vI`$(4g1>3Hr2JBnOi>@E6S|9JKA@N-&;*;
z0W!@HAuN~a;9VCC+IO;#nB+ObEb$C1eJkpF6h#8dxDZ2G9{3&#HfR_gob4LrfLl%p
z)9q4Cn1)3Y+heCyd0W_9;+Y3I#cr|@=RsI23SN6inN;nNtFQaWhB~P_DbU)>ttEiZ
zz)Z8!VOTGElY<4MsUf?ca2-6DBeemQ?fv`5G2Q-bRfL&uYOc?)oani}t8b_|KdXBR
z2d%F5=dHx(j~RaAi?=bV0XFeVD+Tcl9fOHK&3iQZL?SLir;S7M2mV$qQhghG{|2B?
z`7MRsinsYkUHo^-FS=u|o^Csa0a>y|tm4+tifasz%z?GqCvZr<VaEb(ublXNy#|AZ
z8dAM2%7UMT_Zy#~uSwR@l1Ou7bd9mz<8L~VH$i`t9}_&YamPQm*4<a0dcaw_ep=m)
z9SpbcG1tgKZ@zo$raR)6)YJa<`Fc55A=hLgs=s+eK&MT$F$t`9c1woja<eD4xmMI7
z<zx3SXA+V(O1@a(mQoXr%Fx+XbM^K%QvIagMvlULXb`sU78{=QS!4n>sW#yBT5@i-
zl(@~Y#VR?exokT((}lB0MUol;tFP{ZQ9^}(2Qsfgoc&c^U^x3-h_PC_;8Ej)L=8%#
zX`r&NdwfJN+4xzE`0t9HhAEt&S01?&lVPm&O)*e~AJ;ew*Ya0-5VMWkSUL9Gu+a^d
z;8bba-Zd0ILA#N4(dY&}bnW3zYUeX_EtW#P{3>d69EPGvP$(LHgp}=z)Y3HTZb`LI
z9TY7zBUSsd`SlB%&PVgCpBVSjiJjls(mYepx^hW{JAn8$%Y7#CHp&3zRPt#+H6%Zj
z>3inTE2mL%Fa%DBxl!#JCc>z=dfY#^=>!Ds+!O`^L2Gq~-IHI}=)^P_jxB$p4P#zZ
zyA^apQj;tTG}$1?mPC5%MqLiW<=?771?zvUFZeO?*EF!Rx|{DX2Y=X;zzJ#C=j%s^
z70_nQZ%;wGKcLp%1L?LtrH&Z`4b>~Ac8}$TK_0Ga_D%YckLPqLw(-x5&N?v*eTS5R
zLsm^n!I+G_-j|jTX^^Nt7m&TKF}(m1cn46QIi=fAz1&)5R@ZI$Eajt7Vgb(|b)Ejk
zZ-^Va3?o@1g!)!qb7I@_u;;z7#p7kHnNiNclvr}=p>k&}<iM#Q#88WeO}20|>&R@m
zXUDmT{2fO0nQ_0>v;LpuiR*HCVV*gTWpfpndPmJd>15m2NqL$AYC>*$F6l=e77b(5
za&4jIy;6OnFH6cQ8udX_u_PUmN)_PO^(l@?YKQ6Fii%Rrg-(=Cxl>yGR#+Y%)Y6rB
zHsD$tUEHlj{|8drvvv5UbE-<cAHsJykqg7E0lnzi6=CiZc}rfgF>L!>=}%9`hW`B#
zXTkwSEJu8=EXRhUqk3wWAP0<R=<`s|+=!i0$5z>aT<>BlEi#9EMfDqs>G|Ew^+vPI
zdH?jH;EIfcIlBz`?fkRIn?j(*l`f>~H6|^#0{9G3UM|a`AucQbOWJkX6S63{)ha;&
zI`^sLZ$GCPo0OgX_(xcHUzaLr!^OUU(TS)(fUUOM)so&ic9$j*ywo3)|KU-)>%~-G
z;o^a_q<#vss`19fyYR0fpXAJRbHHziBL)@<5EIKSFXsei9d+x%MUzbpOKE9N)!_0)
z6T;9(P%nmWPq0~X452EciNL06jR66D$760&{y`&rni+7$nS3P-7uIccD`s&m8G^hy
z+<&uCsfDOWHA-7UXF_16{*?@}yqbv!FUG<2leYBtjdfSVqZaB?u^h3Bn}VBMZYK--
zp!*sh_4^J0iu)?<65<*6MF{f28ES@bAzFP=x&a2AHbnKC2G2a5JIUtoR7o<ZpE+nG
zRuXG%%2<^$v{jB4iQ76vkfNg2tsdTvU#<oJKx_QQhCvB8?f@i%$f!vgOLBkKNWRli
z2ljjV(GEhZnFwd|%nNO=mKll@CU7qB<(=+YkE3h9DdIl`g98M$W}joid(vhqy_Z)M
zZ7#$6WaT&>SH8Fd)V;PPWOwowV0iiA>J@*+2?R%aOytw)x<>^bO%Y3@KqEu4xvj=X
zl-8n=Ua^3SLxyg{g=byV9E&{j`<IK}ibkwSNQ{1s=*wh`u%k|vg~Ld0{SSnkgQTjZ
z#MI)7<f7FL?mo>sZW~4|rjiZ(1;BQ3@pMD>=TCfB>T-QLL-y~D1(|;t0?~l#gf80v
zbz}kjaB!03+5~eVPbL;e1XXEln6BPGxo;Db3U{PqW2mnglu`-`=l0A@7cVjiM}6IZ
zM|c?~5>kT`x%Kt~@-Z;dTk$<<qpzL3knnY%-ctVh@~%+17c;k%|K!O7>A-=CskwIm
z0`^?$)0Fxyj7u1zVZNHC=Kv{zK8q^`or|aCF1fWY4gM2_Sa$M?^=<0ce3Q^44i9@~
z0H%~&h%prfE7AGsqfdpz%DCoYHW(yyqPM1_P0$9|&R9yWo~=1o$eQifel0>Coy*p2
zf|+U{u<Rp`ekGAC5A-A}dDEa=jeB>$ONT{~FewZgTp#qZK-^g3`!faRKxa~Fj1j7f
ze=e<ig|$zo+Yjy&5-4;{g(?2JRnyqgo-x>SON-4%INA3}=bM=f@{i58Iwyg=0=(H`
z7M<1;M#$QIPh+|U&El5uCVvUvP6zU~qY1D&g;1BI*Y)VQUdYMbWc{^b`|lU%PZD<k
zbmVX;DUnv8$=CcAv)-yQO=nso5!`rx7)oTLiyTX+h_!V?45*Su%1J`G(V9*6XBu*t
z26+-let&CVTIG&gQEB5ew-_OPLA_a6B5l;TAQR>#i8MN0^r-!qGn7e_^koh&38p>y
zrh`r?x@3O4PzU)E?N+v-Sr&5U#YXRb%xfWMZW*91Gvv{l@)A4NnL|qTlf>hU+FrMv
z_d^TMv@!JUhP3%9NXoK+>HFXO-`B0!oigYP>;}dI$=dJG$z|%$MGTd3LhEUux9|B}
zVn;bHtX?VPSS52%BF&UF(#iDq&Sg<3acr?eYs^?xV=8Tv_}2yPl}9)m{*#OlWn=7O
zk+1vhL>G}~rF?gw%yeAb=^?IT#zOZ!10R0YpOtTn)=VhXps(w4`18guRaeW|_I2u(
z`2w7^-UsyolZH@6%^`9_awyOf=~Ym&5QJtLhIO!uC?CBVbXf+{=|)DyQSV9z^j8-4
z_s>@rniwniwFWfIo;3;Y?AN4Qd#@pKp5C;dt_Tk1u-E;ZuGeCPNc6cNM_IoZm9O9M
zw-X@1-Wbb}B9NRg#=D^yq~%tKHBzphom>*&kP&c(O$o3^zCRkg$}tHVcd$+OGWE4(
zG9>9#4XsS=-ZD0s?Rj7Gq)_q=C4p^~@PNF%Vf)U4Ztn;wT)SwOYdDbl+lKHbL#J<u
z-EC@g^S*#jWPZBpdm(*9RR3@NP3dGN5t?~oDWw!CJ-2Fl0n<9|waO_mezP|>Upna)
zEwuuiyxiofrV$*qX$B1%mj8NvzyGo1(_3;lr#X%qr`5{fq?s>*(<cuQREeyA@{w3&
zTR7NALA_<+rG4&B<V2bVVVuzI@-|NyP+{W2p{ve^IXcmr{_X@o1@ALke&27%;GlTU
zOLS+93z9HEU`BHas!#!`n$fOx2pldfQ!H?p4v$qQTvGR6thA~7nUa?wkv*7rJ1$PS
zx&oQ|8%(EF?WpWRG&Z%&^mT~E`VpV2iP2L$b8+~sFouV2WN}qStXzE&A;L6J-ZQ~}
z#mNJms?<z$3sIwJ%!;3}H1N2b{A@`RrW`WLJ%9GC0*{oWhAcZpzv#z~S}|WyE|Ahs
z)AU8v{^Aj9_ax!9QqtM)>FTug@Yp~W2oWT1&}iYZaxJ{wv6DX4-$}+Srop2c`+22e
z!^vIsIRp{5Z#p*p+=QDV#bt4+4KnudfZO^QHI`_G-xLY?CY>w(GS>C&ub;wwOP^~b
z;l7cCl{)*naR1C2=jZw~)2eKMHoTsDJ+{&J$#*g(z^|b?u`m3#fL8w~Uddl?Q>nY6
zMO43?n+@ALc_P03#365Il`i<#{W*6c+4m_D<-#wqc4Tz18&Ig$IsYS9khdWheyXlm
ztl7#E;9F&Spm<dI1sDFt+Tq!BRmMC4bar;->Ca;UOO9OYml<3U?h<cb8#y!`Qg3BF
zRdLBc{#9U8E_&m9mKsK&wkkVbK+flAqk<HgKx_&FzIsbp@nFOYiKD#_nT}2GB`bBt
z0G$)wasIE7#-UTq?X&#3nk^lFBu0s7ek*Ne=s7c`SgF^}aCX+Cuf6U1|Hc_589BMb
z)xRAG@Y@B$WmKIq@I#3{8^i4^)R2^CUPADy&9@U-1udqFOLa4iQ81Z5Ws%}@@C8-T
z8GrE^(4}bFDENBg3S@>2F~ExC89Q`REC9Vk<*82m+p_VMX2hH{JwC0{V!TS)TN<Z+
zWNbP)9dI;p6exaHeJg%k$Ja)>+=W)*7uf58;fZw-?*_8Y0l8h*$e^nJ)`%O!kt?m%
zx|-(Nnygy*t}6A>(zpk3X5d(<=v|t&HP>MJ_)7LslnFEa$e@T>T_0(xaiUtwqb4W8
zcop^_s?_Q#m>p<Ki@NrmNrAt5v9Haj2pQS)R4M+@fbV}@DMN`HTeB$3Q8^hV{U`GR
zJAqy3$1z~t7(y8jelJtdl#~6olh+)pC}ews^J_bKao~(kAZ=GuTptY!cf*V)xGk}E
zX@?;$Lab|FMNGZfqLF7OMgq<r^Vx+g50?DU?>`I^7v{WsGW=E?QydZ~as7H$qp4S(
zj+FuqnKWy`5M73UWt%E$o^Dq~EOOegFm=_=QWs|sih@=7&0p0BrhYL*y97abF@#7L
zlpFfE-;kDeYWK1#l%$19gIyf-15(6FW)A9FJTEe6k*?5P)bjG;b6x7S7dEc^o~qc=
zoK}%}<}$@sQ51zdA6#R^!hb{T&CyyR_%Vmq&%T>s0~ai3%+$MDn;0zPekdcY$YA!u
zOI6iK>bXO2UKPf%L{-*HwvgR7e51nG;^Kilt$ow|NOWR%g-sn1wbcjRP%)bg2PKiD
zVqNWMs*VERLI>6;H>W4*sn)T5AGj+tncwfd|A`&i=qzNaX2h2?DCZV0$jZv6mUc@n
zx*0ZQ!5oK&-2oh|B7IEd_xI3)gPl(UI5#+o`_{tGayVuyyFbq$m4mM})>)}`{p2Ix
z2TxwwhHj3DPwg3&^eyee{rjKkD#)E*iH>5Nye8pny@A}=*jveYs37K`=MPx=_FKYI
zHzMH8uN=~aYM}i0okj|??n1L)mjzRxf{U8&v_zZqKN*KW@Rc-F6l2(irtKGjJDTQ3
z-ac3bNwAR5o`A<+Fl%nVvtV!`74=(hO@#A~Q|D!(rupbHWC{d}i!6<E=Yh}AhstQ9
zuYnwpB(2ttoI|8bWW}{f#T!qIY)4K$2vJGdOMsX2JWN8}uI{%}u~+tX{PL(2#p99Z
zmo1&3<oRD}v804dvY!m-wWt*lASKb7gu#&lLxvw6Dv09nwE7tFA9-UXoiJN^7H8EY
zd&nm*CM6Lj%s1!@0rH;tSb>6-PdK9=l)#jl2ifm5fbaCpmy#0W>dk92BM)riOI9Wn
zE}H*o0khn&M65mKn(CiPamn6zN#Q@m%&y0-=@{C`{KU`0|3fBpiZY;o)1)oVEu)UY
zCmdpXDg<yParg7EqO@JKx;&CsK5JSmEHibf)ly#FxwUa0Zt;1~{q((c-T(=y+v&*=
zb+%~ph7@5maXugmbqkG6aeoz>yiS4lfb%;ri{;ltk(t?fukIN42Xyz6L{_Z3@@r*g
zx7GBdBsX>Y8KavO=|w;I!bNgHGj7dOA|j^k2gx~re+qO@gC|SrCd?ONE9w4N`G4UH
z^`L`Kb}Gcb_0`UDmdSo)ZWHa{<98OXQ4U`;-lek^Ys?K0FLZh!6GXOZZoHH9j{c>3
z#}}s52a>qQ(m8Fig@vg8n4h!N&l;LjXSBctb+k=FeW*uyZJvoT)~;6{DTf&g6u(4Q
zlsUGrpGEmQCV?#H7i?jz2uQhyetoNALuDn*%xZFc-zT2Yvjsdu_2Ninyw1W`rHR<t
zR=9$g>p`?if1tL?h5m-O2AE@O6(10tBXhF1u=f3O0iWgvz5c;SNPJsF_ft=)ZgwVn
z088^$r@~DW3{2l;YxM>06IH>-*0BIoN6J_c?Fg?Z+11V1q!LsMxKuq8e#2BrTra?%
zXkv)hEOdd`SYdSClDwq1BPEaPpV00_aH|!Xuy1qqF!<M~w#d{cT3qsLwv$+yz3fMz
zAu1k5eY4tyj3uR-n&-}@><unMS1YGPWP|{ftKuM6>AxZIel{#J=VJYkI;4C!l$E-o
zle0ydKee#(Unj$KwX?QZV_p^bC?NOU&o961QrL60#Sz=FbnVN4zrsluW>-Y_Q_l*g
zxp4VGcwDbMjhXLd$UmdYt(1~sl5~=M{4>4RE|rJ!HJ>~yg^?r1Rcv5xJ@xt)Rb7>0
z|9ISD6e&FM-T_T6;P!>%8ks0L5=IR1?`>jX%YCb1P|w@ec7vzVAj<^G*thDM^3tEH
ztXR^R<Bx+o2?Epkdq-;+nzh77usJz6^r6|l>uxFYEE;+-z_%PI*=)s8L!HmbRwkM+
zLDy>M>Jh?Yqv3_Iy$hjS8$X+U4I{I%)kFeE;R;f^(FMr)m>vPJnPMB~MJ@)W+dOv%
z0CyOvbYk5~t{rCN5iZvzD(!f!`wUKb#`5-Yi$%r_R8C5swY&w(s(yx#a0@O&N1qz`
zdK~0F?xX>M3!r+xp}vS}0tlx9<~-^XR2jXr4*Lo<B8~Wn&ir>vU-z?f7S7(<$aC3Q
z=OSM1RR9W82Xp0_w9lt*8Cw0-yL}>aWruCE!mx${`OzM?6r^7|@qY`nzbUEk4iuh0
zU8949^jY%MPjw-<7Jx<@;6**-g{o6>koCtn&yR$~JB_Kxr!{}CAE4LHzP3!!_K8~x
zVh+E05nCS2D>YE=Nw19m%Q%vJYMl2(z(@0asw%*nFigh8Mklv*vR$!fD(?-?=u0Qv
z(SJI>Mi~u%6zjJ2eB6$RF;LVm4=Y;H)Zb+BZ644$i=}YDR)qIfyet3c@oto+%xJ8}
z05giClq)MuK7g1bm`X8v0?DZP!Xcw%{!=&Eet$O6{*p29SF7m#@%tn$(h5(kT$cFS
z_I_I5bnlh}BN1lb1|x+OxqQ{O+%x@jW|)?=teW4L0=Dt2$>->cUou%*)S!Flkvl6-
zxEoWnrr=9A`by~(7X^fl<}|ZCW$``jhdpLRE4aXUk!ca~PA(6xc^9AxB^Fpqc|6F;
zIKVeCz!V`GA+W!NVIJ$RY6vOfZx;e3thN!$sy}9n$<bI_uIyMXWy$;T#`=3^Iqzs&
zbA$hd7aiZ4>Swx;CG*Oh;U!(#B+4hsR6l`FfP+KNz*}`$tH3vA)EWM)A2FUY<?890
z0u9n+F(%!G)C^vZoRTw<YFRdU%+KTUN8Igu|3Jm{%l#cba0uG!r3|Q(>UJn=X0;Sb
zjd<=f_vpF1XXTIco5>BJ?+0Ijdf#_iPb1Ztiwd1NBRDPU1jmNDXK4UoN=%dqA*-!C
zM|Xe_ZAPoGRqCMT_^KS&y{X_FZ`OAY@ezBLc~;p9O>~VF@YyS+L?`|#)K;r}#uKg|
zB?^jE+7JF$nWaDGlQY%?!=cbEhl7FO#}c5=emuAzH=d;aXRy6SlX6ex^u_mX%00vc
zqNQu^M-604K6kW8ZDdSTqqlEq^yMV)0Fm+;@^VntGJ<R3^{aAULzM$4KjP|ZVH_P~
zbJ~er*)kl=`|$B8^GlEG+xu+NpJ;9sIC%Rw!X~{SZbKmAWh5ncqOPc{FCDewvpMP<
zb8&!B8j&#o=6C(1MiIT#tt5K%!3rPiF&q*6hUkrQy-=UQg&qaqi$or7#<k)-eYc5C
zwYX1Z78?3Zi$JHs#P2A(San$?&cQLck5wj0z8?mkxt%nd>Xv`jiLJdXPs#TcM<{1k
zSyVcl9syhCLz%3zs_nnVi1~6AY>QDHI?ecdoh)65qK$gv9$>rH$Fozq;=+S&c^yrQ
z|4dKIvpPz9-2oy*OP%v$Ds9kSvmQI=T!eP32lKoiEo^De+4=0`D9?P+EBma>*Zc+J
z(v~rleG5~o7VlJj_0%$ue^%(}R6_rzkS7nam3}H~TES1m>R~=kDq$}QA+IM9=e=vR
zaHs;tB@|_ck%&FvS2o6^h3A1M1>T}N3o<sdW0QnntAwSVqisRM^vB|ON;~cNrIw_z
zfg&@=d9O@$CqblU9jI{0RPDzKe`Why8?sgPC$DXTH%FY8x-VXzS5F>&+i=*Hgd6P5
zm4}uKg2Q7}l`O|KU8lu;bX1Q@R976Q{nk*&1n+k@B~7LZpLp#Es7*(kZr7WcPoiY%
z51q>{%X8P_t|@+?ssgE?+P*e%qv1%6;!KgzFA=oA<j8pFvzO@2>uf?_N%1CFl}OV@
zTnkofc(~+2qLk;iYTc-pP3=nUOVl0quMD|28guNvI4?K5ey5fk;Jp~VNjn|I!ai!n
zQoefEs@R1hMkB2l{=j+^@k4X_Eb$wEV*TZ#fC3qFb1PrG%aO$5+@38d)lPDAPHwW9
zY6)6T<yEi6v1@3nL0CQhKI%J^7|Xvd_?bogCpN_PMMEhBJitnL(sl<RzZOaA?R@_8
zKCy{0<9D~VIm&T2cBVQ>pACx<GIraSg5uYfCSAN9gXBwTar7q~tUZiBvga#(_G01;
z)&H5$vx)VKG%lI%o2i<!tH@^1Rh7A#J}2G0%<?5lq6{9f4-ZLw-cicUXVfsDMg7gN
z2odV}v%!H=*@(liQf9HRxV_6=t-^QtG3VwWy(G}j{`+1|PwCjr)wZ)M0c!Y!jybSl
z>kdG9D+ZOsDtWfSn814<O28jcC)vXD)5nH$RqM6-{!1mEC~3mXI$Il#IFy72Ss3#_
z_IMil?wLTzYkmw#@%jp<BBm-FR(h{JzL~q<xsT!9eleV1MaLN+-{)S`MQ@B{zRS>|
zUS`t5IW%F@jftBqwKYjDc|*-a^TOD%Ot;uXH}lKv^Gykwl#FOScYhNJ{}+KNd`o=A
zmJn5IbWOEZq8QgmJ+;b+6PIFt$EH6=o43lzMb=MAHufVe&HOHQw;bh49pASQy+o>`
z7JNSccqvr8a<$y50x~z|_Tl|77*h82mEmmFQ*>tsX_(jv`ZlEmES;KJImxix?|9}-
zV>EM2LsU!X9b*l3i5Zb}>FJ7I#l<cnt_~@#W#^n5EZE-73)VA^MpX)GPZxz7&Zt$M
z=9}%lG#i_AVe@sTe*HtyhQC9lEY;-O8$#eGG~_FSdxEO$BZrz=GLOEd_LqXW<YKC2
zy}1JT<E=$cj6Pa>;KO!gxn`lUc8p4EZRm^SZMqlB`83l>Myd_o>AU9?!a<newhvGL
z#%0+9$OyC_)BobcFP1E!Y7=?+(QVdyf<%ECPhoGNbf|>kRo{E2{U?9;6l`$>6y&)-
z*#r;bB+chj3g-tm@i%P^KcbVAVhVD{n<h~rI1~GI6=-&H2avaf|3MkBm1!B*XB^GA
zB;7V}+6|6<U*FDhTPDx7&dCn7A5)PeQlMjJZ41c?DrRTern^5>c>1di$QHzxNj#L4
zUmKDo5y>J`28I})?at5d5n5VW)uuC|d{Cbjgu@e-dBqAVQ(BBe9_I@!4ZL*-9vyB~
zvT5P`;jFr({%NJ6zB9Yki*IZY#GXa+3V8fkI=9dBAB<thH@SIl66lc-Z4+%1x3>@p
zJr@|lggz~0Z{bii4;ZtjJ8Wj!<~{A<8$Q3a`^ccj_>(=6@R3It;V*;r_uhXuUu1$j
z_hyPukC;2Miv?vAcUw&wV5427!1FKMOxsD#o;cC>q9716!@QT<o-j)@{KS{@sm(gk
z$+jfUvi_0EtDe6oM%TfukKX~puB3E-H)I2I@u4O+Rn@ly*s}9(7#Wb#t!$TtXLh3o
zE8~SAnBJP{m#$p=%<J+P8|y!uAKoiHtJQgN=(0*IU?Dlm?tamD#c^^}k<XZAlu9d*
zkHS15DX!JvmQ*$w7N6EBs^)Ghq+2z60l8@O3K=O;rcIxZVUm!jJByJsp77R=Npu=<
zhsM|Xq^5OLU#Q<pB5s{v82tDQnEZ37YpP}{Odj#!Uv7`Pun$Xs>>h^j?9aS~yi3>D
z1ogtD-Nthm^T*J|c`f0-VdNE=^M_RK{G$SG{p=}oJe_DIl?0ek*Ltz^{otv5+**xu
z@dmbC$O#!WdPSJICrGfSTIK+^alz2O1v^Q3Ndaij4c(|Ck9OJBLC(~0TyiH)jL+FA
zM)o%J$_DD*@-u7(MI%ph>SVcUk_Td^oo}i!e>Eubcnl<}`Yh)6z+Xfy0reH>SM-@B
z+20n=We!slbJr|PnkchkY-L%ZX}`&CPM6407pap`KX98_Q&@jhW=}vwRcjH*jGLsf
zqPogmc`4Cyv2$g?-E>oUE6V=l_iLz6HI?FWx``mWTZ_lBjkr3+(vjvCKIcAbXcviC
zF5^x{Q<x{1U;dqw%iEdfwOxE`B64-aXE(39sg7y~!Jn#b72DKw7ilEfn_V*EdJl=N
zpJRIqZ>L$w<wQUkF$;b2jgtWgi$G!{^}6W_G46HHv&6&RbB3IBUoQ~HX~o%^L!*V_
zOG^<uQ^8fYT!O$CkiqVa{)~a(s_~*-Q;Bfo?1_KLk9xcMj+*(C8p7}Xb}>K5HAIyt
z=|fXBDsn8r7i?kRnR1i$n`{*=ffOLWZ*!Gto&Lw=QdKZ}a*J=lkC_#4^{Je{rdv@B
ziL2WHw^1?S@JN=0qAmMDQtP4=FaP0>+g~tyRuXU^?tR1J8VF~h!aNL}7q!BP;w@ZW
zYv)G$^lT9*XT*<3RK63TO64kiwaF1Fr85P~{8Px^K%&Y?&rHBPj9Tj??SLt))o%A|
zC~r(&Q)ZqGVw0+tdhyyyA+HTP)IG_~s%i?LEWbU8m3AMe{WU)2LTO9|xx|vzfBW%i
zfDR_xI5zzA)5Xw)%G0D-w?96tp|FZBr3m$1s22UA#@vwa2G}VHvEbu5Gj;1Ha@~6Q
z=5=Ntdbw1<FK|-s%=vQBo-W*bC3|K+Z5Q@l9{n1Pzn_g18@6Wc8@FdCQ`%~3a?1ZF
zly!o#Y9#NQPAp?|#r<5I)EvKjIv@#LKayEEzURAfS1@alflRkOv`wp&3#`9VbGUEv
z_pik^aw7<e1e!Q|*9aXmpaXY+J`899EEf4rz^TG>sM_UyMo)M3?VJ~G9-w+g>j5Ok
ziE|^jH!h5oqzjZwe>-JKj7=}ZHeajFGz6&k!c!~JXM?I!uzF7yhI>%~trUUSspo27
zc5<pG-S@u($T|lubJiw`xCnP0HAO*%tQZHE!RdpPYP92SbKKgVHI&=2gru*%F7|qo
zOQw>d+NsqNw*2HQ9o8;IdOCS~H<!t~7vG`h>;?Ci*&P=QT+y4U66BVm0oep|276rf
zbINLzn}#5f-=~v{ddSAE4WWFnJXO2A2U_bLwhIZ1&0(71K%X^8^pyb3kaR$0AD8u|
zNwQ^dtpj*n7Qb(md)8}-&8dLc(%;OVl|*8(;-i0hU=UUrow0^c?uiS7k#66Pcg|fu
zLhp6wJed{ikk?X|JoT?8!un`TIX65u2yTvLT-;~avCdFRCZHYX=oUNCT0DQMME?Mw
z%;|BR4@mS&WlBBp+m0NWwdRQlPWp`hlqpD975Gs4WOCto7u%p43FsT5<o(|K7uOSx
z@hAG+df&5^9}(#1)<ydkil#}3$E?85<xNMMeRxLQAkoe&Up6DET6herO&gz^=S<DU
zNITaTk3JsJ=vMSET{K}&+wehkp<i#SV;^0a?Jk&(Nzho)*iE^-d${uPw!ewH0OIGF
zP$aDAzAs@;V4^EFWT;CU0AsMapG02Iwqm%(*{G&4!TP_NgPI^l1C+d`PBp}*!G8|<
z*j<DrGBl)DkuOqoe)bS!aAInSUb6m4Lvdq7kPV0Z@+?rX`x!y`M^I_33#{VbC2i2X
z;LnI4DMfaLvC>>il)kZXiHneXrd&oy%&C`ptDeaiz<<)-D{46Te3?C+HN}brW{;Jl
zyH>##5@}yEwxG{@2?av~g{6U3b#cA^W)?mg*iht^6V3Unj@d16W*aZFz=*v#ys&fU
zV2G5zok+iURc}3-#w(~t88`-dL(2nZeO<*!Y8bdctSf0Q`to*d@pW>sX2H(NfJZ^L
zvah9Z)8K#O?L5QT{KL1eL$&s(J<=AnrM0&oilQiLuc{e)3xd|HUAr}_#2z(+hLjLR
ztr)48iP}{Ot)_(j^MCm~ub<<2k>g0--A9i5d*9b}UZ3;4{!z6kHP!NFMk-wGKw2~q
z<m>Q0=82#eVx}yw%SFCL+ZDLdc5ce`R?@bAr*NjWWIQS0)QOZ@55^!bZxk6BGg)G~
zO8oBMz_cLR4-W-!RlMc=CN~9i=uJ)xZ-45mnKxdhi*Y}<k3~i}Q%}EgAuzp;!zq@S
zqf4GFHXU|J$+zBJ^xXi}^mZk${dk8D<CJ;;i(hrUzsezU>mgtvrs4<m{J{#=-t-?8
zMQkF}Q!jK{h$Y~5lCNfK2<4QoX+3Y{{tFYz`51QBa3ILJ=pPmH&r4b|KdI~76r#L{
z@B}1Mj6h6q?hT1(ri1~F1r2_1h;@+xsat~{nB9q>BTZN@9JU5@8Ngj7BVcyI+l`@f
zEBjGCph@`^Y}(sc3yBT-Y>g4u2ey{JvsObCI$WcTPa;1*NG|Z`+wo#r-gYy0u<h8O
zQQ`5-S?NT^$=5uFB-D0j`<U5?)iY2Z>u`1Ht|8pfXD%=8J5=;!k6qfnx=XW!n?i&<
zLvK&6Bae7~a2W`wGg%f~5BB%4?2BKM2Y>Snl96He=e~5fyr49-d>ZuNqM^cE$Wx-@
zKv@;PJ%wQSJWWH2(}DLTGqJOQ@ZaPe^+28PuCCeJ2x+f06;a#0h!F4evN0yKqFl}4
zU2!+Trh_MBn}y4}djebp&cR95Q%^!>#Y>2_ubL(<#@;;Z2p?YJUOQd2HsV*ee^&5a
zZ$I+K-R^h`I;4soq7KjzkPxtr|C#NwxlXdAl=%ZnJ}N&EeoV;_-E&!R$df#iw1uO4
zv-0Z+2=+~25T4TI4XGM^(d?AQ`xJl%lZWroo<W!rkCIMAx8F9Q3m!kOH)1o4uXMDo
zSJIX?fr^^f0~=AY5YpSVT#$ZAiT-hKQEKb!<NB>0wU(gftkMSy-V-dkF1TBhz~Jfz
zi)>h4dSIm)sxb@Ry%4A6L`8~m-$1aC^@&p5(1^$|BEY!~bL1!O`pRWaq-{=cPPe~m
z*l6r_4ob-N0VCh0Q0Q?*+IqWl@_@9@+THoCfV4P1h$`+M70;4AXh5A5iPHo?Q(mcg
z)@o7S7K;&QPS6kgXUQpyl{Kio@TN6}1^7b+sF(Ah418MXkYa#p^KT=<hGXxN5F*3b
znHT{L^Z-BQY5+)eO|7Cq4S^ZR@NDk5k8$jQ`J6~0!O^6MvGoPy%YRqCHkoRENK9q(
z5nz<<s@5BSgWS=x0zA0>^7DhgHn%-2j+HyU%J6M>g0@53YzlN}chZKm8=&GL$k}oM
zu@_$E#RV!FDD+c@+>VTvmKXtRBgyGwZ;fTKa$dUM8M+^B>do^vt;+9J`#c-q>9+}<
zZ)(u6wmcCz(wh_jHbN9<)E;iC9;Iq9qy6OrQdNM1IfN5rELZR1R5otn;u@v(>AK*3
zQehSYH1|{4Ke3Bzn`rDAI2V4$%CF*>fhObdM|2SXi>f<lI1MoYr$`oarUzZ#nI(hV
zDG$K7(L)JGVrvTA7)Q7J8^JIQ1;N&72Syaj8kUxI15e7@><xrI@jPO|EDFew^4^0z
zpAfq%BZFjHUxwa-YvFGS#_Q$s-s~*tf6i+i_PC`ccM5GTn5DOT_wje^WEx2YKoaE~
z>KD|{b0+F14%{axnqxi?6jLc8Bf~+T?&N7@6F7SG#j@TE#I%~%=tAFsG7OD#O$rO>
zaG+R=VY#<jo2w8DPhc^TvQxy+{mloF0jK5SDL=h7_n(azaZ*OurB&K;M7erHT6SUO
zb36Hhnw3u9?aAHmN_P2yN?)VL2|eixjYa6%lw>xZEhTN4VMDNYfuOQs>0KJbE-|A5
zp_0t$M+EC1iiG8%IPOEr2u#X#RFgAS6k^^v6QCx+*iV!lKI3TRB5ZA!)$PrB9oBf2
z-zFR;7M7bdMu`7?BUc}YgU_*m-70Z$-=a4(kv>P9Yb0x=V!G?5y6Q-uNf)kP`)>e5
z2^*0a=F;rb9o`p$t<t&<J1<_MMyA`8j&djr&t5b_othT|br=%wZs17Yv&wqUiqXAo
zCse#qS+An<=2@~L_bP@l6|eDGf(;F3%_Xk+j^bRl=uD7Bd{shzxj<SXpDWkX(we;y
zq4!(T_KxLQoJrsiTAWpu>B~=z_Ut?@iQ>-+e4hyNER=4SZmG;>SQ;4g8Vi+pkpnO4
z2Y78LuSkAE-sdQJ6fCBa6tJl{)URmRgZZr-mT9gkx6o>i75jb5Ot@TCE=TH+{CS#>
zWt7`fq7Qy_>e@L~wHXaIcYCa6RIkrhEpy|>Pn&rul*Y+V%OQi@L9OeUHRtZ^gx`nG
zxakyWh%(OD6U7<JO=>1=jznNNUU^`!lT+F64?gTzMDxmwV`OxE?Mx*fdOQu3kvKLw
zeMg{FgQf!eebS#cOliqhB>s(a0E<@;X;I2Qj)lY{u`4vcd2Z5GyLYC$``BO7*Q4-~
z!4Bg-(p?GFmwPiNp}$Su;n`?YuBCJDP3a1Yt;$Btk93JnwHMx<H7l+BTC-Aibidip
z*(yp+)hXF|_#64USTuXa=Z)Bgd0`%f%ER7`+Hu^^>Sm6)<>u_!qcqL7>9k9^J!=6C
zLdv1m`G2v~)^QAQpd7}|bco_<K?=x3*Wd5YHp9rV2$!KMV`^TnEl=5x<=go__T4OS
zGWbU&uDS6p4sfYJwj;J4%HpOoHJN``2rNT1h~{96p|cuTo$y}vxu)5o<dM7)w-XkN
zlWN^eTl12V7T8#}?=%~YmSGrez+Cbe;XVc21k>SC4h7Hk$i_rq+HZR=X$xbD$3mP}
zw5g?~h2t<_b3RP<%jJlln;?AQ&hQ(1uOs=@?><{@zYw?NTay4C;VBIyn11@;rUga~
zyv9sQs`S3(ZtLkI#Aa8LZRZCBMAH22O$k3jR%&Y5zuKMWF-*K|L9+$BWE#gBnKHbt
z*AA{VgxZ-K-kM@bufhMVM*pex<jCvFjrpZ%P++JwFlCYGBf?SY7s2u4!_N=Rp;-Sj
zN4e}p5ZTNpY@-q<OJw~=r9Ee1(%V*|H+RWPqH#7h_RPfh_Vf`s(?0ah%l-AVy>cQ)
z!E<eyjp?&~P?2;_D~PCG!ojH-iP#EJC*G*7B_ReinT-D=%R9<i^`X_Y=s$w1kSY|4
zDdx1`RJjSN61Ihwt^&2qd_fDj(OCa#wm(fGe76=*pG%Cp+0qrq1mX$r+E9P^t0WRg
zj`WPK@y1}7YV0#bejNFDYP|hu1T1!td->W(!m|{kAx9RSmx8k~rK_nD6h{Q8Nv|sR
zgTdG}zkAV>%uai!#R5GL;g%Jxs>qKHlX6>Ys$cG;`u}S5IC=SSygE>+ZoIVYmRFw9
zTCTUW%z_-Y9}N=f`YjtK)>+yh!ZkHH;M@iNW8L3(*o@VbjB`EI*{mJ@N5u)bOSI0=
z^af(rE>}b2=*hYmGO!t9hf&knU}EX6bU)3*+1GU`ADJ|M&{qq#^X@JR6x!?dIuuFX
z7>s86wRQe*Z3UL<WK<vDv>5!C`jwSA8@0U<!>5;6!^Zf2+6>J1;aM`DCI?x0L*gG*
zQWWCHZ`^g5Da)>gFad}HzP{um9KDw7*PEJ(l#=t~G&*kj^{rVX_b2*zY77TH5|ojP
zb(l33iP(s-)=$8HU%Nwc!5w7*Zo>hD6BCZ8g>=&N2)4WxFQt8APn0XR>@#f!XMJ{-
z$|ehiD=v1Q{h0l<+sF7psKW-$bSSWL-!^^J<H5wT4~tbphO4yh&3ZZfmWXKGkc7Te
zp52ivpFfZ;acCX|i@Gg#u2(4ln#f(Jca2aU`(+&fojqeASlf5QE<PZ9qL+6p+va=+
znAay|9v#aJ^+gQR^r^nE6)GK;I<DvQJ<Pb*<_nmbUS2-Uq6qSyBLG?{IEDVEdltvA
zr^))WrJ7<r_^ioJ)*&?6m8~Z`F|ZCDXkpYesXG<>y4KGGDw=M#YIaC-OAEok5uOK>
zq^1hOyH(?JTe88t20y74r&ocmpdsC#MsnDZ&-}XEC{DwhuoN}ti^e*8>AV<7x7naZ
z+x4dtk_Qrot@md$Dn7Sj1vf<wA4cPWuO5H_C;*qgnpz(qOR(3O!TTT8ZRuapC9maT
z?tsGs*qM^BnXTzSxs%XCp;k~d|MHD@mAOhr^%p4E?TsFw`p}C;_k|M&6HeeDx|UBt
zke09?^jSLzYzcLy&a85*5794r1g&nFMu`y?RWoJykXPGg#y{GSCphhD7e96_-VcSQ
zC;6)FO>s3z8A_}g!?+C&d<1`0ol25U&Q&2Iqyi17Pb1l+Z4Pcski~5$HJakrZ$K;;
zyM%~q*-ZyB2R!#4g|3<!qJ4kd`IK@FG$NqheINxRjeTsS{II$?jenB4ai6;4e_lOg
zm^WJ)a??*O7AtVmCXUw;b2Dz)vN#6o)II<2@>$$Q1%f?R-hjBgnXh@9Y(z}4AcYCE
z)fjI~I0JkTEKP^$Oiaj&>SAtEN}V$}YYoNw<w)93>bFZ!%$8oJ?BgwovwDN7!YQ;@
zg3K5wK->lPP(O*=zyr0J(35*bt(?>fl*NAqa&8L0wU}u8#<O2=(+d36_o06^XtvfQ
z&7tRsYOScALau*Mdxp#ShuOpLY7(z;e0;%6t_1LkOubz*b@Ct_*ipK#QeYpz?r52@
zr8qwCBJ~%lEaM;%Sq<oE`o=Xz3oW@eKqYc*=B0#!Cz4nmY_O@MQI1H}csrtEk#g5w
zRXcasPqOKK+jFWxMsB?u8s_?3?B-TnUxdP^4=$A_1Iv%MvWgWaTS|OOoC=SBU3ooE
zU=KE>rCC$<;8#|+*~tx#RBl?;eq^a?5<dD#u>4^e{Mt#_mmh&t(B59Z9;qRQ#y7HA
zOf<{$zcy=(A^)h(|0C<C<Bo>nczojVr<iBGGhzL_NSI1Y$Li`biGl)X&!bX<ZnKaN
zPkp|bhb`qg$v?gIT)c{V9@2>uo22yl6603JOVTZ42#R%ep`Ir&Ox)!5p4Mo2735=D
zaGH5Qw205%@(xk+Q2$)ZYn?V$4m@E(bROPSW2*M9XkY9SNoxA7$vlu*y9z#54;h&V
z(8yt18My{78OwW;%-#Iod`1vf{Nb&efYL&zhYP>sl8bW5*GQ|x;B#b@>7aAMnkES<
zolc|~E`N|bz4@4OU{jhr2pJk8M8E0O-<hm{+oae(!%^8;aH)+8XPsM=19+LhkGA>d
ztx{0falt?W;#T5V;yeOwfvbj{sewDByvALg+fl=I1F#^!7CP0&MhRzTQtoHoCGIen
z5Av72)gbL*`86niO@(m#->=rgnjTC^>-=z8ioZgWP!0hsv|KW;l6eWj&<vGMtX@$-
zEm;>WugR{3mmo<=`yamO?^|rDnYG*3k(gxF4Ny)f$_2V!!DrbPZ9N=9iWDvGnL+iS
zc5nM+kk&yNdkqB-+J}@wMxJe_hk1_4L1Whyvk6BsqaM?oYTKI6>Ybq8fyq3bK}z9U
zdj6#kAC3ssPtJV@nWxp$jH4GXewH-L;_t5j?zEs^1>dCSHe~(wJ-#K8C9fyQAsgkK
zu+Bs&egRjV$Ql$SZMtq3W}zE#{nR2|%GwYC^IOCg7KP6`=rgQH+Q_WfJKC;LFr6*v
zSH@YzX+)RED3G6g?czNgShN3+il)m?aj1f0;2uPo1bROyUCEC~`B6hufDsw)FNUfv
zM`ya4%>Sk{1{e~4pSD7=2DQAVhtWnpudeCxFg276s|cCQ8nu7|;ZMvqODx(AszPbG
zg{%r}ZSB=$;#CBKeZ~qM?UlysT=$>z`+icfftlo{4eLQw*jIUorFW_~x#s`8*x@>{
zRr(R#16j<nf4BHq=Ru}qtm$t{tLmCvCBrVR`45}QUEGFG9WaU280<b|?_4z&RdMYf
zm3wr5v?D1R)a)&AALGJNv?fAyM5QQH1=I>2T~5s%!d2gsJay)p9Y6b|-a%WP9?%vk
z20uz?oxSLQ>j-If07n(GaJIa-+H~f>!S&+`MZq^EGn2Tu$CP;WA_oOb&x67H6FPk)
zU;w@s9vwz-by`$26B(w9OXkFuwKTUHyH+n7;QGb?JSAMLmVcC!Nbi-d?oT%!=vLHq
z&5E?U^X$@ztVPP);62yOzT_d%)R2t`J4kgMit<wsgI{L?U;Y{9T;y<)m@O2Uy-%1g
zms$vOd@<Yd>q7roo>@m{zXDLmKq*<QSTCRxm(2v48GG<9`9{H$`y8dUc5+_Nb3e~!
z@>#dln+ynI>*t2&3wCavbJshGO&Z!k5UfGuh8>&IPuy08f-L58yW`Ei4$zE-1D7f*
zcG0J&{_GD38Tsx&KbkOw5A*h##Q^N+llFlHx%?h@*W7m66!y@`LXfw+hjrP&KgV8Q
zD1#`KA;YcK{Us0dCNr&H|MN5t<^H(>XQH(FS#b<xej?3?jQ0R5Q9ZdCUy-tChe?KZ
z5C)1Gz1ImjtKgCm6<&q_<2j8nC>M)o`b6Ih`X_$>K;Mg13Ep~|v)JV}Uv?N;;?u9d
z&!!g{&_&HiaOi4YZAY?lEZvFt??+R+hG3Yd?z@8`A~0Dkq%n3Zu6+xW^aA7eejcv7
z*-Go3pxry~5@Uyax&SjQn(&jc8*>+58v{wf#~;PpG7NRHQiLz{pjh@7KIVf{A8HM4
z(=#8#M8))Is{->9-=jeia=#*?0r0?uFvIj=lmOP*9Pa!H{7I``*HDJ!G``pYv-o3u
zdDD7>-<9GmJqaP6BO`e9N~)JYvG<7@y;Zy=ueaJi65ZJB3|y}VcqbqGsFr+b&aXxf
zYjMgN_o!6-L_Yb?mWxr#AqZ2hc{dw^A!h%hx^W5$2D@%XWW&|N{JXK`c^iIKL+9h7
zvx?u~2JW=^g@WxiiG{}>N-2gY3BNnmry=kA40GZ?7v2mi75MLZ#;M3$bIc_Z?Z;j{
z7G0&e#>4`{*guM&BF*iN{!vN)X!+Z>`twqdI}Kbq&2k^3F8R!BdNt@zsf)FBXT?An
zdTSwc=5#%NSs!Uicm2h9x8xP|xXtZY)lfC-ddyo0uXHRQ$>%GtgWcn%2UR&CN>iM#
za;EnqTTNT@?SYS?ak{rHs6M2L{(t+lFyY_15GL^VM^-2@W&#-Iy}|!gj^V#o2^b+)
zz8(2BYdWG%MKXd}FVHj|^6bh^e5mRr#b#o=uvm%#w~dDFBV<qX2iYn}R+l%kwh9gM
z24i_-|GFl>*$sE^t{1uTw#`!QWfbOwQWsL6P`oV&S~4vmAR#P9dWRBcn214Ha}Xwd
z)b2@X7z3X47Hb9ZvbyD5&fc;aye@4+%(&d8SmP7lkW|m@mTeY3WRDKe5u^^ZPaYIK
zn)fBsK}o^(Wg?L-ZXMr1#g<6>dw&h;bt1r8#m6t=a-2z$z{DdpMZzcK8h^r53|Xt1
z6n$Dn8u3$T!}IIKxY|Ug!dVFTze4bN>Ga3j_~;9hr;XjBSjU`uNmMa4&dC|aeBmyp
zta~pWga*z&Q|1i=;p0NgA*bzIAx4FNa*MoH{=!Y}n@th8Zs9JVd|?ic%KXCs?)D5!
zem8?5=G$g@0}}=Je@?%OWsOB$(ky83jh;J^vhn=5MY1~HnPHV=`q_@X?1R%gR|NA2
zV-0Njc7&b1W1`W-;eFc*(^Sk<b~G)~^ktEX+&aJf@-65|3)yj#A^gHsVf=YlZ|}Uv
zfDf2oINaTg<9dq;S}|0q$&`-7WJLrF`RR|K$^T(~9RL^y!33}e6RS5z)N>=n*Tcrp
zj<@flQ-vfOw*V@-6CcHICY*u@ztV{ngFLSgZMiGnz7y^CW6)K(0G_{Sg8<eesXOLQ
zI@_uc=otIoLZhP1k4xpU?3t(-Z?3d|R6htH-KWq)wo~s#KcRv(Si!RAE_aP0-RsY|
zk0f8kkM)MdmenP(iw^Z6zd^8wB`GQB`YGW27KO_gc4qiT<@%2b>q)VN2heA;?X9zg
zPN*|LY(ZglAVn2aGcN8LD9XLb&ZL5`$PQH-77-F~Bd11}r%cBjEVX7+sF$OWaZv=Z
z-!x6p>?};*KxABACumd>qfu5GoTh9L-^G&Q=7#D4X~Jba-jC_C0B4r*Js=}V|EZr0
z(n4X4y}gi4b$MNC;rG^OA%Z5sG$1}4z<hay96*q+ZSYp1o+CREOw&7=m_hb8YAH`<
zHZKikQXIa5@gUqFxLxaE+k$Vir@|l683&zhoqO%Qtuu#g8;Zjhai{@$q9STKUBx;x
zv^C{Y=p(V_RVB%FP$eMIqyvA!WHKMx%6Q-;J?{c)mDj1H4257E916!euKb&Slcmz?
zofq4tgZUVFl_r9oB6~MK63@Q&w&k~tO-K%nUjI0UG|*wueYRcTD-|hjULmwERFBd>
zE|*B@Adm9qdMJtEZ$D6a*T<5*;QhRRWty2-VPEU0jIP^THET6c$$?3_H)k@jk`O}_
zH8RdSfQvFBa;kED4-$|d$#29+;EqzmYM4O}jc^Dy@Z!lRmYyf^vpv>Zajc1?V^;X>
zORl%VnRojw<Cm7C^-(7tLL4d}-I=lLD6u$fG(lue13<PUMj!)N%2YNDVc94SCl$i4
zlwpq3qphP^HH$F*d28Oy$6XQ<ss4|2-RRfO&;7v5c*fLd!YR@;Yh90I8%gsTsOGu(
zo#f(2^xr`iA7-C=5mw7EDbjZad>90uCdXJsANpfV;pIzBA7H~0fo`qSrWusD0j6Qo
zL~Lx?i(<q}jXORXcL*3{KSg_c4dKP@{`fWNj5NZZUjXpWx;cXL)UJ-|W*ZHBnj6cM
zOP`4D8Gb0K#X$-YpA35IfZ)xaOL9PUJMzhiNjeO))VX}98=K0FPpDU#^6ug`A!O7-
ztB)XBZ{6QMadM5HtQC(8;~T^8Snn4N_mNs-^h)RR7gT~X9K~nSw~NGQN1dx;uf)#u
zsXZWj4v-KxS_!olMA%4~&k#0qWJT5<>s5S_lH4qL<mu?=TDUeuH>S8s3cuXos{Q(3
zTd2Fn!8uQJR_X_cAt556>---T7ettlomtsVioj1=PxxHeNg3(P{SIJ5o#onL<A!uN
z%J4qTdh<ShEV)|?g|;4UAf}xFq-G|7A3?FL0$4u~tTV|hxQdiEaQHc%=9OHgJ#IY(
zqUDayR9Ls~neFT(vaeOLO$M<aEE$#TQfv+Se*vNrzw=H*i3=28dV(es*)QP3Hxh)D
zfINl4c=X;~S2*QRM93+&+3C<$g91+LpkCp17t8b++r6Y|I%}~ZkK47{84|AI&t0;H
z%vuk3pL?InTi;STnaj9ntUA0?Dk7?@Qaafk9_SurTO%u7Z`g19bkG8&#(1xp$<vu%
z_gN;rgNW#S?x}ZGty%q$te=ICiN|GpQbJ$DrljhdEB>!+vmWODH?}u8V$~xUZo(-j
z<VkIlm-DGoTty(IRbK94z;${^!uIpnJvziTH}7L}-tu8U6xo85e(p-vA{^{tS1LL&
zFGG!)hKo;jiv<dz3CTZCh9x4T$}Vd?Yh$v8#70(^L8r3qbUvxY5vjQVg{?%I;|98`
ze+PQs;beX_y(enS{b}Bxj}#R7*{H1O-k|wpcyR=6HRMjp2<ZsP0xYfF3hvxF<TE#R
zlu+#GZ;GAlS^{~(&ehU#M(Chp%ipIwSZ_T3ayNa5{Rx~tGBqPN=+-w9{WJC{^mi&M
z8dBT*ORC>$JY)k>*tr*Y4$pyT*;5HP^xL>uH6wRR{-9=n1dOZET*56_>-DC(&P&}B
z6NdiCfeuY?bvpUFZzBC$VQT8<-VmWK^!sk2RR_MLaCRv)fEhwzN)u)LG(Q)W3#IF-
zY>kw4U6c(IkZOzKXsw&wk8S5BY!x5SppovZU$>OpY|<iE?H*dR8eO67DBuas7eiI|
zZt@G82gMsXfpmp_W=nTR>qv*LMVQ!1sT^-rTJu}wyE=WyR;{Jxz~&~pOZnzoXpHoX
zSz!Yo3&txce<8QWjWux?tbP&J5~98)_^SM|n%ib6ALGK7GmWN~X39GM2Tb;>b;q<#
z<oeQ4ot@8_^{Mev$D)+(c0oNBB`uvB&3o=~()?XU2pYGj!+o%C-katu8-#P@aywM*
zCV!>cN}kS#-L*|-^qEF&JnZ$j-@^0&xiIu%x9iZ$Dn043vYw2?%sLJPT|AvR4P44{
zE_M-h4JKPkdayQc(*6>jHu098&Nb5aXrfHzZ+nJk1UL7vlp%A*s5Z_v#lc@tDwvb8
z^B^#A<7YE*Za5Y&8!PFh(u&e#+qc5P*SIj9lM2g2noNrlyrOJRiPotBWc{nludbV|
z=!4w7!X#da+PrXv$GxA_yU^+ISGsfEX|#TG0GB~f`mCNAD-}Bnpox2a#7uT34j_n%
zxSf%hkkR78$^em6;4jTvkVgY(k$y)Fv{Lc-fg#%2xQx0fe0SPMGUsply+Ub<cn^{K
z>Qb-+ZhBN(tW6TrE)5>HiRvg_$u)!rvBrnGhOfAYjvFtHNm1e)h_b+PP~KA{O4(B!
zrDsv-X~AO15^pf^&4_`!XR&ZL{{z0IIK4xI`l2<?EiO~wJ^}V)0nhYG(M}PiPYQ8q
zr1aC^?7?O~fp<)=Q(jBSe-oI(;xD&q<_=q=9=Uw)m1(oIH8Y~W6pmf2po#P9XToz-
zQbH=qS^H<nx|_@C7r{UA;KTRHm$<E^NEI$OunR5DAn}2k*k`8VOE|){|K2FF;#!NG
zA5a(b3qZd_sU}dHLv{hLJI^nGRw+YAb&s$*M(*`U>SMuS8x)2mB`DWGp0Gn^uR`)L
zHlNFoszwwGulj`yo-D2GMx@!uw=Kx?s`7r;qaDxvZyYLoLtZctX@;la*p95R&cu2D
z615uK>P_<Q?2u1B1&`+>?pPOA*Y}!dI5fzMB2C<V`m=ss#raZb_y=kRdi~x?Uy)bz
z3Z8sAV60&+g_@LUfb~8k*&5EzWo);4lyp!0O(1?1V5A&5!>MJhPBg%-2l4V}cjo=x
z?z9DeyPx`f7J|xstG99@m+y7dBNYPSbWrY4rq^upi|^!S!4hU>uDqQ^)ePE`(0tU@
zk8a0r>Lou@JKX&{h9#-TK1X0$vtN-d@Vu)0H!jbg_0OnD#o;NVyC$pSv7oyB)aoUZ
zZiN?%67|)+{a$y(=-VTSO~HMn(<FQzP1@ZBvSOVvJ*P@B{E;A%8&<sc7*;6Olf!OU
z-S(v^!@5yy=PyO+u*;NmsHCA$2~MnK7d<&KnN;N3&kb+){yEWmUJxZO?t+o25X!H*
zWuRfCRf8@dW5cn3jy2mT+YW>PNPcU41etB~G?ipQziF~S1_|$^_<8nT*9S#3kyU03
zS6gl<iZ_nG8l-CBy~BPdHrO$4P%h4&L6I`vNcjxp@;3Dh5pLL5d9mcU2YaC)TEtQ0
z>}@6mr!Zf}?+=ylSRaj&Sxd|bNz;h~4{H-#x)ThtQ3CXeEX!9pq}(<5cLPZYldkb|
z-CYdiTm>rRU8)wY%i=hs9+_t5_pQ+Me^i->o1y(y<A;8~88oekJINcLx*z5iakO6Z
zCK~vG89Duia(Mk&_47u5|G7zOMnP`9^$1n+xu5K#4|p{ufq`1zN*y+3vMRSs%J7^_
zUKBU;>lw#%+J&3^qZ%Wd;ZklAYwQcHrcWZ>Ek7!K{h35NGdxqpGvDCRld2LvY-@lr
z5Zd%;ZOODh;XHM_csrnSIicB}GQ_Vr>_kswN`wEm-boG1)}RPY1g~_<dFw&W0Y2jW
zchW@--`;I@F1#>GFVl$89&(lM`@$Bi`lvc81zGW0gED?j>OU6)`wSzl$x|X%70-4k
zz*)NHa?uRQ$bdkT1h>WQQOY;%yg@suom06l#RHAh6{n74-Edn@O2Tj<bH@+%KO%?1
z#1|A>1SM$U7l0WeO@ves-caTn0|JEgmo<c}GTaddEd95!dw>&zh)IQIt{)?veMvOv
zNMupKfEB$qwq&J^W7?@WOsyf?6EGvdZ`jdIrr}mjQv2GU)0ZUm1~8)!;3il{oA8%7
zvYr*{C}K+(_!M0U?QZl_ho!W(1T?qYIA_p$(!FKj_HJ{cLoI;YHK^z7X%-v9ThFkb
zgxgzOn;^WU9T)9Msh5i&z{N@_VvM8FK%RZ_KJ+@KqHGJS!8(K!b>qr#^u1x6^5x_7
zpB|OBVD#{d1(h&yyfDzucyXt+v|eu#>QnXSevBP&beYVWaPq0d#FC#pT?Nd3`5%?r
zGBoKsakbMNZ?si>hFvy2_CrMS6@A!31kv}5EQXcIU=5_!p4r|DW0fdXz&QNWhO^#4
zN4QdD^|BLbkQJ<uXC&A2hhDLaq~49A*J~n}UqCw4fH+*>Hle$8*3NEe3ez@%cPDPZ
z4Gtw2v=7YTFC9^H6W5Th4~W8ujSo&TXt*D-2zkczvNN0WoA-cZH!Q)n1XXzYbngoJ
z;Rk!9<cH0tIftF$UFS^ST70Q7SmBdu8-vU;M3HCdi(Rwwdo9jpW|mdDR*)I!)bH>4
z#akIGexi-5Rc9}hB-IV`clCJ<tP6lXKU_u6^-WhDh-r{1TGN8@MdQYPQ*3JnpuGz=
z(i}HT^OQ6~qy=6fb^m#?sAfSJSUY$OpJ^>0Y|hX|?f*nOTIkIEEFQnn18aLDINna-
zUEmp}`DE{lO!yU|D8w-O!pLS8N=n56Zh>{4_H-(oNEf+oWSXd3>wW6XBD$p+6oQ|c
z6lp(p%V6HvdWE^j?OF!1l28+t?daeAw9AecB^o^7Tt`{!`RakP07{D0{{Hc<2Y!o1
zTBPTV{Uu?1F`n&?UVxNF76}ntSk6o|(o=XW$M1Pv0g$P&Qy^IO`C{$>jWD{zPVF`o
zGLMe4)W7`vLR7nqhb2=9zrZstn{lTgQt#Q`T9^Y={${<Z1b{brLI(0AB&zjltqS-@
zI1hZss&m!Ag>P3`j{*(3bEB#cX(4SXYQ+W=WlxN(SHY_3sZ$Gzk|5=s7Ib0`4~04x
z<kvaCfT5?Pa3wxFXki8Y!)3Z%kM5<=IX%bQzLs|+X!klbms&r^@k3~cADq(%n6r_b
z2!KE2!KF0e$EE1(@75o@2>QLkawdWv?8AQdBZ`4z`hH13NNwJ`>iLAFhVdqX=4MiD
zW+9LR6h0uUA<FY)fQca2=e8KtbqrgoKrT|LcRqBwemurn-FR=<c&JF+vJ|m$$ulpK
zjROuV!V;{|neQn0ZWOO>@27I3`lc353g@v5`t!YWO0dKdUD^KWlVx5=b(*w{&Z|PB
z5%d(eLiJ0arPs!ZT1}{D`s9PoRX*bY&v(xWMDtq1z)D8DuDez<wH!N!QmWln0Xfs6
zICzoD$jtDI_8*JvRY?;>SxW+8dx9umvtXE02D;p5t6teR(6tP=G5~gxCC-H*H)i1C
z2wF+`<@sU^o}p;iPr@<5z9V~hfSqWS4c)a1<;ltkVPUwUfW6IuG2{ADxc2iWcU*+n
zwOv!%%dfGtlrRw{T5!s61((J>@Tf7tsXuH}Glh~hr-!I@-V@*^Qe!Iats^5(<uLL$
zo6tW)KgOS(*&O0Rwb9jH5`XJvE`g+F94e;;Tu)Z_zzE#xBQj+5YQAofe;1Grj*VXS
zIg~y<1+wXT^^NPY>iRGYl+}HkvYTuLZW=%zoQtH!`BkKq(_A#G+4~Suke7^$YMia3
zIH8h}Sb2)F`y-Y^v7C0+5EP}6f@6sbJ~sAsP4)Zn!)l3=ocOL~Gig!pZvh_2VqN(T
zWBE|N4&5rLaPQOix+*o@N@?$t>Q&kTSCiROe}?@kpYh9%4R~@HgyEJBgJEaA-he=S
zetqvKlc)(1N}FnxBx2bsRxf2a*RI*blpM=Q&_~h*aC@t8y#G<b4Do3KpI9nJ1b%63
zJfI8U|8C_HUeKNWqp{6o+uT0rhr0H}NO)01unxmo@#16v;7z(LrItg#;|ZJvtjhN!
zjCp<aMf=MHJT19(X$lWG4<$b%tThr8@g{j8pvHq-(118$CmX`<8c=`06Z_VMXgsXg
zH#_6oBK2G14=kR}D|A8vJW0-VsAhY+4hC40Wl597(bKncVI}<xa7`TW_1Stx=+P}o
zXeDEgbQd5c^Sg>w=4PU8XIZpqM_>26BwV?6-!5~qV6`{PmOT{pNwzR*+qOm(P&|4o
za|kb(*7_<-yrc;cZB-yCCt`q-#$>n0o0WtIrGa*RBo*kc6skGVu_YHW7RuwGKdO7h
z78}z7o2M4gx%Fa(W>NJTDGQne3*hqRXXg%+gb2b3%8oM?=t6q8G0nUe2u{~E3PXq5
z%9lv#=)vO8><caPo)$mq?~7mLSo1qvC=2}Cx^tjSIa>u}iFt@%BbIEsC?8`#ytqyW
zzePwHG6x5k#7}FX)g(3!LyU;j3#&h@JGvIOJMa>dyhd5u8<AG0Z$NLLa9_7~*-#3Q
z=@putaVj7%d&v)ZL}Z`Nfaug8P|AX8S?~I)Z@NB}yBvSc94}j|M?Buxe@k9y6^0GK
zB0XhBg8XNzA6LUpHZ(ZMk9v#FmF4O>!rY{vFx2nW7`%9KFAeu!Y5Ne@oA)mVOXIKX
z9c?JprUr6RCr>EFhKk}rbB*TBzQPb)?>U&zfp(MBO}!@9+k1m@y}qkQ{(RPqfu}D2
zE10V%d6T?5peFf2p$~p}%{jCuiOuB&m+p<5=ax1dNoD^kxOlDU#eeOzjxvy}$PnN~
zABFk>hXLMMstj6a19N+^>lSJjdfL<e=o>cf*LK90kZw$!LSoD!yjeG=1!?vfmAN&l
z07?JrHW=jdA5btlzXuVTrO=a7SB*J8AN!O8=8r^(&p+lp8@ODL?l&L5L^CKvPzJmm
z{d%x+x*93Ld;Vsh0C0hOZS!4Xq1|&`6J@Lt{8kd@q{C*(7F34|t6}@@ABG6t{%TGJ
zp<wmN%B(#e;b(zOpGi5xFB&n!a3@BvN=|*`kip2w#9E$N?3vwud7~@lR4FRdE5@1K
zl-=;Dq5Qr1yhQbHU83jha4X_$g#e`q;-o~4BA*bNvlHY2RCeIJk)mQec9eL-nOV1X
z#m?)r5XPyEjk$q7#1-F%Cw4eCJhFVLC&`1j0STfg>sLtqbw+pw=@WC(mBw#Kk+jf~
z3w1ffYn9ck_YnD@pjuLqY2l(Dd-KotUA<{BDsDYj*CLU+CkzW`6j77<HpLs{h#5pM
zlVBq%z{F043Or+`G_+-P)DIL868HX_{HG)jwsG4JZq6OZz}boKx9%N(mqtw6LDWcb
z(ILdEM}`+Q12<*CMP?+J*Ck-#7t`yH2jyaOkO+Lg^YDXZkoj)$=eAea<FlU_EyP?d
z)>xand3yi`D^RQJtFlk;&#%l6%n$M9@f+ooq>kGE;3wAmEK}E@ZmefX7s8+zdiWhv
zj||-(*@hThl%;PQ?N>Nf>f}gtjhQ@K*%Z^QKT%e#ca$<agPqfnHb*p>;YOb71KEUo
z(?bJy2)fg0_vT}{!Ggm)QkV5LDQ!lNi|hx`O@7dGsmaySB9$jC0-}J)<Ok;O&PBYO
zS$_ku5~mq+147(t?i<afR+Ma;D&2arW&*NXgIOga+p}X94h+WhQCAX$QT0%+uo7b{
z-U~g>?he^DTTgv{Q!<+f>P)_{02lWv2)obI-Hc<R_6}Jgb?;~eFzsQRhs{XdX#Db%
z&f?R{AEP0`MMblz<+qd3tAc-_-*|uj?R@)K#t<1PZ21h*mPAhpbEOVSRyueiG5^`)
z8(ia>4AKLx`Em$<LN6z(U5rGf4~fp7=Cm5hS_(B73zb%ya~kMbXX5`hy1#{(NL)#u
z=z#k{6zJH+PfA+F|54d**Ssej7v~H9*o<|brp<Khoa@jC?j@uo9YXETD;UB4->@I-
zwIV~HdshFbJTk^!riRFgN^JsVg@T&Wcnsc|8N5lrAv!CNlt~%u<UcCf#i3<AOy@c$
ziRmc^7LY9Gv)84rdC7XnI&Is=F^BDZs;iM17WzlAZ5YFh#j5Cc@t3I!4zKfd-t6L!
z)+-w1?At1@*i0eFSMg3NH+LOIp;T3uKETrOtZg^16AkH6Pt=|#TVusrQz@Z)(@Z3L
zEedS|Oi(kf-zzT4fM{+EDir&<XHA%6)I1=p9*BaW(EyiPr?)NA(znNL{r#HJ503v<
zjgPg-HEe$~<Wd1cJRUCQgK&I;N(-efBBF+}CJJWh{d0Da4!=+A<ZuOeZ~Q)H$R#GX
z;K?&j(Y~j_@fmaJ=5}L3M-e;C{VJw3gLMN5pazmN@@y@W`qR3@Ko`g-TKZjsJ+#kO
zp~5A?Pwk%VqoTVlPe-KshU+p@jU!?O2p8qK6`tr{%MACwno1sc)-2iYoqhm)2YJ5L
z^0{p$IcGR2gucEm+X2s*8ZKW`f6$|oonPm#b?uEQWJdsDxY#)t{vaU#rGX!^y&i?W
zIY@uIO_?{CNlC7jtFOJHJ@NiZ-d38iBUvTXUKo}$YXEe=i82YyaP=8*7ph{PTr#wW
zt$$BHsL^lqI;+W%n_Jee+r#jLp4j`IRAue2+3@2|Hj9DsR@&okX^$8(zv$^g*eIFe
zgYs~?O7EZpCje=Vcw#XBBFzhpM~>KCzq)p7MkvSr4xut_Rp>uK_f%$I%j}=h62I)m
z6*4Wn{<BHA>zivqbLHVnF4kK@%vyrn680?ZjlZc)w05!*J!f7TkP#YRrBzuHwnHuH
zCTmuGrFoetOW`oDp=KkhJ`-+dr8aPCdRIfZcV~B|q{+QRr*+mUs|tm&=w*-(prji>
zFacc4W>!p<XUfpzmzOd$*eIs}j0U)p*DX+(DTPUEt{A$phMT4O?|AsfZNJqliC-VE
ztG+*){Vdnqx?#zy?s=|8_jFj_gA^pa9OKE$EYAiE8!~819&QRItn&|4{S7IPqiwv7
z0SaSR^!?umjY}4DhDW4~XY`iYxVW=%TYJ0t(muXk%GDGu$b&mv1+1>EO)w=RkH*U`
zlEfj0jq;Px-U~_blwp{(NuoDYRpd|tFVWa&H`{FPtqvTggdqHodA{QEpGZs0t(|NK
zPr7nr^W4V^+>ifu%ocHf_owOEtbHEa6>H6a(z*^Ac%LvGtbCBOoQCS9MqU?kRT5mz
ziY|@I3@V#VE7Grl9nZyl`epC4GKlEC7O9o(Q1N6VD*TLx<a3He^mLQd1BBsY3@ew4
zgoU!a$2eEc;?#M$1L~aKo0-v(S3BNlU+c-BJr6z>qY6$4+KUgYUCCRa&)JWy)ug^$
z>4tGqz@cBus)3h2WK&YG;%Jdq4n*G{{p5CdvOMT5vFmBxONOW=K37Q$HTNeyOQGty
z4g+*KEGjlOrC=CXB#b(i7_-PMDy}zxRejpOhyuic5AXxcgsMRVO~fesNWpfxyI)H~
zuk9l%6{&=&#knol%tBlK;arBM+oIRPeF{mh&L6{)!ZfKIwew7I2rh7h$s#;eI44YO
z**3+pd}<AAT6}Xmo?qO)h|Mp}2JL=gS@>Xr0wtAm&ycSX*48OsJ`&}j+hy0ZfgH9X
z0=mh0{(GLR4tA*mTmFf8M@7%OVG-8^gCkQ=0sJIQqXb+A6JZnChc?=1q&o;NHu~l(
zMM>&d8%G*_Wd53Q`h9tI+CR6m`FllvK4>CN*7ZO!8)a4tdRFUXGPi9Ox~k9nv*1Tr
zbCX|qh4WJ2vwI(vp6Ghnu~T4Ihk$8XP~-g)D?g_LN0rj`!)$k4wg7nNRHT!rQNhu6
zyMjl}ta(r2&kM(idQvpS$&smMQ01J*+j4&ni0}NA>6pfSFGHp8h6VZW<?7M7QY|Vn
zG$3h!p45gzWN>Oo^yJxL!ailQ=n@9b&JSC{#D2oXLh9}}<GFzMPaySjxBNEVc1tZ-
zvtRJUqN7~*E0_^44owz^2X8xbsfDU_Wp8yPpKmZ_e-q?mNOF9UYRxSilr?%1;6R9r
zhqJ{Ikw&EDb9qw9rv3<n(a0r*Z~8~|y3Z1m@;g((nZajn0vO-i8g^(pT<nfPz718q
z!Vo_i<bL~}k#eiw_a4cOIBzi9JF|&k$qL@rw#ka$Tps?acmJjq>ZRQGH}mncMyoP=
z^Tw3Q>iv-}A*}bG@XM#fJYfA>59LDE#C9_0VjEa&@$19423F4&0ax?_p|tr$T~Mb_
z{$<KgQLL1~h&qMsJI%y&QL=)+tY47~1twA!Z(Rz3kxoTM1WXE!I1qozqn936U!^5^
zMw3XkJUt9MYI*lLc`?%d#~yd_B~I#{9YPtx4I&gy;6x6iab<!y`Y6B%#kfTlCe=_p
zU68m&?@Nvniy})NbxM+c4(^aiCygt#`G#s|IW>==eAlO?^ysB>S02nE`{<87VzvcI
z=UkZ-zdmet4dO<U4`}c%JQaB8Q^5*$wrnTzH&RwbJ$K$O3>IGMpX*F;1%dE%26Rn}
z$B%0sf8W7VZUIWB>-4ZOkW#f#;@A`Lx+%z3+SR4YX^KCnlR;z%K<^hu(^j}SV&{%|
z4bjIlG5hc|cCA&##6){uFC;YRQ`hHiCGV8Ijq#_`n5f?(!3$pOuCtV28qJ>(!wMo^
zN2V9>0O_XLof*U(T8nRQ8k?Ahu?1$5)0PBW)Q~i#YQjEG$3On6Z+L5GfoxLwEV|fm
zP-igH%2Rr<Rxh5L=)$FhdUB~p(f{chgM4tS8a9$m=KrWn=LEL@Q9X5Nt~~<24h$Th
za_xGkP4B-m1^#UHeB!r0neE`Tn<PRQ8Z{<46M;icw-AWlexiS4m5+e5kCz`=1zV7u
z{5*Nc=XLqqleDvFdsO+)+gTe;PjZ+uyL$jw;6}=8xV~^fd6}nN;c1lbJ=9iC@wJ!$
z>GuTeYP(?jyUm`Al$&cd*3!WWFv`D0uW^H{{c+*vdkjRxC+wQ-_)JVS)<K^OmW(%V
zLZjRSg7Us3vYb2_e@UNqX}rl-!`&^&n|xXzDxX@qw+IDK$#&)j<-%mGu|H2cRxYb>
zO`#u^e5JxGE&klzRIwDuOMmJo_cOP<#Mx2a0MMXGFa~DWwZ>B>M-68*$z*x_xzT#c
zr6RGs4Of`0GcVN=>S*)?V`X$;A8oLaO1)Lq{JrE(K`O(RgmjSeI%j-Wrig79D74ws
zWWfq`79(@KY225*O&5Kxs1@QVq5ZRM)jmMC{Kmb<E4X<92{J{X-^h1v1B@W}E?3qW
z)wF_qT&hSuLp<Nt<Q83f=SAA*5jf5^k2JTBl%O8>9=Dz}QAZxREGtV^8f@+Pi;EP9
zL?xIGiQs{7;~Ev)W+3Y4I%J)WIX}1Z=%Or<Zo+RQx3si?!FH}~O(96AV0BGD+!Z^3
zxI2M4>qrYDvhSo$h~f6o85_Ogvvr$>VSJ^n+~N)U57X1P^Ze|c^YHYjP*OIqR-Z}B
z<wT|H0$!<5tKBRf+<NmErPgjjm(x3DAbh)1(>Ru~&N-!A0DC^aJpLv6P*HXR5OnsN
zLQF}K9&kZa2qbsWHDi=z@=6?ZdM4!6N(j2&a6rnBf`a{{$}SvTIBLy3Mq??PsGt0w
zE35zS71sZcfA<8WepW<g10?7h!LlQ?`gJP&1VKzWWv$<2&^q%x;w9X>%1a7o$|5TL
z-&2zu@Rb)}DglEppQq*7HEu<*Go@+bor^UUV*&r2K;#Lx!v0RjL&S%lXW47FNrqn-
z93<?kT5ki%x9vB8ND2>-sK7i~wQptTfgq0R5hK#OCILtlSSIjSdb9V?GV%=ZS`aOF
zsOo_538}SN(hBhdxd<_)jn8^`x}H@KhUDXtHJPg4Kn^!dZ^od*Uxunmjf(I|Zws~@
z_GeLR4s!%eU!Toqr6d|X=b{QJRPEVYK5p$Cd-!y)fwfitz$TJHZM(QDa#_cxd6$+3
zcodtbcXZ}P$w!>nws3$EARhU0Ugpv@02|kdDU(IhhY~xvziutPAF!G!{MM&Y^PE=m
zhhNLD5@}M<)?K!DFUk>KK&FXin_Cs*<(G5D1i&||<7ddJmaJ6KyNdUkqgn@BDNt1>
z(ed44sJ$jNXfXt9>e&dYxO%DS)BZloe7Ttt0cK=b==JSJ(iZqdW_Pzk%iM*fBiLiv
z1l}JW*Qp<&`Hs&*|7O<Me}ZE$8(j7ux5984IHiO8nsinCXgBJ)E!rk`)j@^%h_>%$
z!C)ZGpN}{BwhTmOFmBciLk>qG!`*A>Q3K%!KPi2E#Q3OM5wp^96NZ6X8ewMYBV|$F
zpJ%s1WcsFuH2C<DGysuOO#RKoptadbx9lZwhZvFg`{>3xDOXAr7xC&>nYFnwz?rh;
zJG3s$h_{FS4Jgp=@5e81AXPE3iQQEl*H5}$eI7(!Lxs$<l_vCreow>wI{#BVTjsYm
z(=^RxJFAte<o>X;A;&PVh^0}!*Mq5R7W$fb)`~M-UXywB{lT>%eabUA@m=Sq*-8LQ
zOwX=CGnYGuh>fEv=TWVG(3U*bR%T_4@mKP*U_LIgqZ&r8@O~)=Yx!N=?ofV1U;Zwt
zK;@aB*nE(2qfT+~mK8=v@)M1<_=Ib6nZXOF&hkRpV~Y$CJ4^8?c)nN-I-(>)Fj`fj
zb6G>;0zM$(2-dVD7*gV#NeLSlUSR7{p8vH!hKyD)K{#;|&a_L;BqNjg(KHPHg(=Q{
zsb)Ux;+{H>>D@3oWxG&V@k7Z}k?%?CsMe*^&t&!Jby}~euaq2qb)v+R6!ZQIsK!;N
z_5F_!6Z=mUY~Cu3$VNkqqEDTZaf97xtuA|4DUL;I_>QhKU)-QutPps8WSu6?T_QWx
zNhHCESXPu3=flJRPPavOF3kLzv>^%NFEB~J3ShIoSoe=}i_^$6h}D}(`K=L(Rx=hI
z85iE+WOUp*oOdp-b1t!J2M#bLF=-BiAa^%Fq0_g)9!I0OWGh7fyh{gVFHT?XMC`!T
zfnv<mC)SvhC&l}K4rnK4#!)vY+gXDs!i~G|g{2U_F*O^eL%H$0&w@-@>}X9|)w#sR
zQ-uCeg*O;lS<gBOD42d$GEszPPPf@CxhzDOKl|8qmjh>*F>fit(_Wy2$$$U%qS*Q%
z8t@UoAiqvaYB(9x;Jm2l$~4t41SID`q)LVcu3l6lJP+2H!LXsH&a3+!BSC(`$<P-2
z^`8ShoSaeGb}NHyMHh2*LFbd_QU_-=uLo|Dcy=g><ZyyjO3hxtdo0QO?0DVc6WSy}
zt=MhxcpZC%`XKf2yK5NN1u@`3on+9ZpVM_rm?<L(IoOw+R7cr4Quq!ZBfX8Z?2K-d
zGF<cVGx;_s8M0hdhz+B9aISW^#Uc9j8F_tIm6DDzjtL83y+l>q>{>P7UGXl?EN_d5
z4wK04G!2pNh(b?F&s4zkbAN^>6so=w!qmUUXIOIvt^s*7ptK<qC-ehJB8J9&=`2Pp
zU-!H78aC>+v?d20txNyF4H4EThR`CK#LtWM=E{YR*{!ygW?hOYjfrNbX2z)8yk=!%
zEnS19F~|F{iKF0j#H2gz><<r1iGD-oCR3_z#t6n}&#pKQ&F+BA->oE5wYwXWibGDa
z3rz!@WPLO_u9CEWv~h&W1Q>V0XMQz1tsBlc>$T6xIU4S()9%<5bIa2p6rv_<gpuEL
z{i0@;<7_p#2Q(lOq&sW;bC;svzPX_j5_;WUgVW$cUvH6Z?@Wu_<ABgfm1)!D9W%s&
zgHLydJ*YUQV0Ga;$De^GCWP1DFCWAO0I^4#R;iRtMP{>bI%2dfu{A-SU(cBp>{5O{
zq9R@5S$z=k=PDE9UX-uOVWOXB<s(ibMQaW#^L;j32S++rdV-PW;DUo{s^y-?Z=h9t
z%`Upuyvf_H>d$<op-gytI{dG1^F*V@pyYmmx6H)dsIW~lt9nt3P>f)PE9hB%*rMUA
z$x&S5k;aw%;^yfQAQymbH;&n5mh6g?ij^p#<S9aENZ*Oh2X-}|pa;P=E650r#yZfa
ztRjZ~vbBoaGs)r6jh?|LibtNWD21<4D;tS+bhOw5;a&}%7>-J=tg|(0207jJl7!#I
zn_jmk`SUs&A*1G1)E6q!JH;#}|A)7;{A=?4-#?0qv`Du~w{!|B(gM=WL_`>Kbc|NI
zk#10G)Ihoh2&0j3lr$S9y-7_Nd;j)%{QigUjqS!ByLIilcAn?)I*#Yj)SEUm^p{>1
zsT}dtiC{yZ4E+sgzUabgp-v*tisJ~PO>nGM!dVDU2s9pUM)xY+C|)`7MKvVLM#uC~
zc0!ynYv~yHrDj-jcMx%^5G;++vzaGw+gd{|he8?c)YRLRl3?4dpTTIdSs6Q_`~l?R
z#Kkqsu|dh@_u-Fqm-kp5<L%|SOHj58chk{T4(%rN9I9&4RfgmW@1Pc0J{@~=Nos3-
zTIod@w!2JAiPrnU3-s?>ysc?^8Bje<pT~iwgT`5GGP6~t9zNyrhg(~_qvpB~GHl&N
z4nQ0yM8<?HBxQr|GD*Uh-JQfmPL&5qEJIs{c%$Z^vGn@waLfd30ydQ(Yvp@=Fq&<*
z@FY*L9(+X7rhW8|AGp%AFwcDSNYqP_%4S>O_ZCeqhv%RBm$>YquomXw6mplfXN_|z
z<QRWLtYQDV%Qg9h6F3mf0;jLt>&%WmE2e`;YhnyCnF<IJUD&XsWiv3%utC<^g_wj{
zlY_)Xn!VL4;s_kbmU-NTTBWz1mFYOsTeZ>oJ}cpqP{m|ZD86$%FSPSL?-fNoU(Lw$
zNS~&aj<6!>0=ib*SB3c7#pmd@czP#E0HbTGg}ji7n|yv-C_!01c_HQIviaB@l&!fA
z6^B=CR+f07D4)E=BDyL_)!wxrEg`$VTGO-nn^Vh7P>;IFtdrHZR>_sdk;ZgS4$puG
zIhdEaRs((8qUMhpI@8+U<uDSHS7FtYp=`i5YifMsnkC)}XXONu*?XU5nE;u21?sXX
zZ<gToqO>w9kA748U7PBY2EWbGsy?H!R+dJxtbkAQ%j$3lUtIsD3jL5)AU?G77hI2c
zAZH1k<$5x!29n2#ppxX#u(mi~eX`d?%PB3(lI3q)N`Dbs>n~X%<qh!5cfxqeazR{X
zJVy+!!mGED<u@}3{T$}bH-`GiDSTdocD6IlqFwCtDP+r>e`5CUPrKKQfzHsr#j<^j
z)<Z|<Xv7=D3?j(Vk<-k)6lM_dweni2+M>#(Ma1eLbYU9TMWCeL?2TjdAL#vLe+vUh
zI!~dr#C0MGtY2q*DJN9t!RDs}OiCKCqu&kh)84n)6qY?0H1X6}O(dv6DyGnD5wOr%
z04d%MOKXCCRm6@9fT>qMTdS$E`{TXO#f=3-^0jrhCEp|ryo=x8ewT^1V$el=8L;@1
zjc4GtYQi!PNc<kRX~9(q3?=BR8~a5JXDb;*luU${5=RNFP3d|>-d&lcm5##`6<Ye=
zFZ^JsUh+rvUqV$#X^)7>Ala|UA0mDbR5N*aW!$j1gddH(;5kca>RQD+l4RkY*GI1z
z1tIPhVpkOpy|QUPWJ1j?bv*{g>8Y$EKkO=8yEK<IyB*Z5;8nAvU<PW?94-2|M91Q7
zpT`CYxdt)ct6~y&@3QDE>dFC}wdS}B{v)}qVz}8$x?jZCiQ$gHKi*W%Ioo@Sr5=vO
zhpI4F0JCVpp|w@2-_QW^z00F87g_cfplYq^JtT+L7WvNS5B=DMC{)5wD0SZDo2Fk=
zv3PpSxUHUffQ0*#)?Q3q#>1WWZBg&krL9Jrn^RAyIYwaYS%#URVr#BS(cM((K+GO;
z6wIUN4!zyb8MmdpmHgoLhJ%Nf=F@=sX|)G?*mc)1(&NLoGrL)*8^ws?mXJzt{zP~`
zy071%U~;-OjgJ1fL{Eg}^J>b5Aj&ZcZLN@_%kg_x7!o@qm!Hf<x3%kLaJ-Lo6VY%E
zDkjpEYPMQj#-z6U2MscovqdtkmR#j@1VDCn(5}{O!q?u7qP(FtRPS%ciyf?1jIYq4
zY!Iu;3!+RM`HK8VJo`s1W`+0bJt?8bpO>D7?mcp=-(4b?sCVPq+1WdGbK?zg?kEUo
z8W)k2;B8bCKio>Q%1JZOssE#Q!P1mBMIgVt1|eiSci&)=j$t6aO8!*`I4&R-oxA#p
z{@drs&&=<#pIbVU{yS|Dtm!VOeD%T0;wwkdJwuZB8}I!NhOZXSoXT~ZAr(zfGGqKR
zGLtNo$-L1&<y;@~J(2s*776wtk3r_;1lTW=Y~kP+YQ&FC0=nN97G<|&%jPfIofC+S
zFdKPAthgj>7lHg5ZFp}_$ry4#G*aOf!9g3OmALCSxDfx1xWmJqb*5g_34_%id%lk5
z-WhQ>4jZc^wZqE?t1IdvwKk>c<+xuc+LX{+*tWy<%FuZo^a&eiDdva{^I>@7ByIss
zC?u*h)DU&c23-Eejh=POtcq9#F;@ubT?*WdIdXd&GeDC!(I3n8EAh6sSU?+|o(EC%
z2y20-Uq=57Wx^GI!;5C?;YLAdYW1NWKCF9+3T^3L9#?S*&pu^99bOe{7;%2^K0}8+
zwqkBUKVvw5+-j`fWZ(UFKFVT9BEFYHl)x9P^*;-~9gcfrAulY3n3(S21p&C>`gI_s
zFHDzyokUGPj4YU#nnUO7GqLyvQLCQA{X<Y)tP&rO=z=9xrY9GOlb=jaJIFSN9hynX
ztg+pxo$5pqU<|RE{<-?m{C47FLy4c|<1Z8H&7mzdF=Z<U$S9XtD4)3FzL%2ZM7z!B
zrxeL9r>_wrKWtbzY=xcHrtapN6|5<XC2m@`HA3}gpvKTH1LGJTbC;VZ7`3Eeqic1-
z1ldsMah&+)YRE!gn_uhFJ(#0=DNb)dDZ2if_QjH0dc8e}e_w>!?s%i6x#;|Dk#m}M
ztw49&lUXOi$6&E*YFrFaoO>AhWS@;}07i+DOL5v1xjWm#p|b%Z_LQ&6E&S+V>1m#E
z_XXQngNQ2>r#R}Bz5bT*l0F~OF!cS$wm<KSsR#lty;N`~G%dqE_bvW*3}C>JN(0rq
zxQy!UD~@dI<meG!P<;XlG#dakYsLpl)&lc5J8^QGT5U)?pafJzov$;)*E8#zCaWCm
z8lrZTw9y-DZFoeH2k0y2B>XJmAVNLjDlpo(loFuoEu0w$8}=jgPE-5zq3kLM&A_$;
zgYJh);T&#0S4j58j^6Ru`(^d#GSBNzE7H~DKN3+r1l8`-%EoxOQTSEQ<9Cwh4Brx>
zAF>pPv6*qoPP_=RE*k4rFsWjw8uN#;c8G<Q3qf+zHa1P9p$L|i_<n<A0BdKCyuFVn
zV|QLbajX4Uu?okouCXse$R)L5MVQk%?K&~ya&#GSemBt;r*;9xS)o$Wcq1pc3S=(h
z(GYZJcdTuvVJCopNBi@?H)-T*`gmi^UN5FC?(Nd{&h)vHI)}zZm*t9}*s1s|$HV2O
z<U(mXi@siRoVq#&5Oo5VFAY{{1NG7@{^)s(^DcF{GKfG^^L}q{m_3{Oby$1!cBaK;
z>6w+!0YG(V5|kaiw1a(OGukb@k7Tx>z8?5kbG!7;)5jSR2+{&B+B+9@Y;*sFH-J`c
zS#L3xta_%^<D~azGUkv#Q%|s_j=~!9?^Q4(83oI#skvjqkRv*?URU8?kP8xQCvTW5
zz`NoEX6v3JqN@<=cWF9mUGnOalh!Y6Lm4srDX2=HLILZJY!g!qp;%eN-MeDs9ayJl
zJ~4GgdT>|82<{4NA#A4fFVzC5dL;H1Jj>XkvwATG6Ko1kf&zlO>}W5>u=7b}0Y{Yj
zZVPF9t#aVXe}=r8hd*oneiAuYPhM}*3Rjg5MJ^Gtp{_m3-y{0N$VGj_7;)~XlTSSq
z%hqxoyc5ikKCRf|6ufe!-ReH!@h`C3qn2sD<_@GNx}~LKmgxGio&W>Yegm4!<1h$Q
z9PLIs{xNiIe~tB;O3tW0Ian4IB0n&_Z%>C6yXoH}@FL;LB`yT6w)tQl^fG8W<yyiZ
z898p=oOU$?tZ;ABU(fO&ut$3*4kzrb(^<rF(V;!YqIBIU8WdJkonDyL%k52?38DDE
zmURCaop8y-2P5PMu{0K+Q983eRqu@khbdz-UA>d}P#9k+ygD>G(sZxVbg*w?v^DR|
zYVr7F;k6QEd6PB@u7S35NAs#aY{Zq`bOi-%<eZ6AHDd@*TUP6qDQ$XL_X5q%C*~$r
zx91ZoSNHxSaf>l%N4kl*2_(<6w;iZxT(epqs5LvMsJy7aK?w|mgc2avLrlEOl0b}4
z*n>q#@|gQAh?+%DM<)DvUU%k_22YYOsupFrwz6E=xy%nZSasVsWN<C!^jYVyg{Z$+
z_>aW7m!l7gm!4J;K%Xqm&-_ptP6{@|Mhr1wiI4?6pF@?By`?qrasR=^IrlMGzhc?d
zuc{Oh&nojT*i6*W^Psmix?M%~T5mB}O^GjxD7wHcP{iUY|JGhA6%CC1k5H-UW^UR)
zowNQAY>6|M^;fepH3`?tV9p~qf%(u;e^dxRQ7>=QbLW2{p)Wz^U1b`eLA6g8{l7*N
z{wM`=(`qeRgXAalQOM}W*P`#8$(UM9pl&_^zQGowRmdW+4R4L&w%Oxshl4T80JF#j
zMgh%o#p_8^hU$$K-rX?2H#N1QQ<18V2*YbET|_(ZU6dH<khOS1_3yo+r&!Z9xtZpp
zdwPYT`_J5hAZM##20hnWQFlvNsb{YOty!6_kYtbt-T*(sXfLe|Dr`V4LX{zVfX%O-
z5+6*Mzt_JuG;3o^^adwl{gONy^Ysl)M4PnAHI#X}n>`FpweB{X@5i<Uo0RQYD5)KW
zplP{-ou^fAEv@5auvxhk5Cp;~SbknbxenK4Jm0_f1()BytKEfJkM{wsN*<MBxynJH
zia!<>gU9a{YM1uO^Uo44bh<D_^(aS>NADdK=Xw`a-uc6$o=13c%!exA23Ye%J)E6Y
zmU4Lkc_O1m32C$m(bcm$OW<Y#(fv#c?KIn(Ru2G!CQKqFSJV>vJ^7_&vw(+!7ULa!
zhIGsnI%YqNqc}7ymCOPHICWmq8$($&WQr0Rv*|Y46DSi<Kl!aVYL+LH-<7kXwgc0B
zB+s3#lN77JcwfX*cqN$RWu*V!BPfSX_0ohs?S>PGeD!F!eh~D<vz}uAdY8P=nrDUG
z<GktWq^k&_c%iZ+-c*JoXANh&F_G<ScOq4*nK?|Lzn7$whu8HlPV0pQq`&mLT~^G;
zcjitM+LJ$i_uV1nuP&DzjVk*oyr+mVK(~K*M|tmgEi)C7>AwH-0Zil9J1hAiQpTme
zM2B=yQmT!_%}+n1wzl4Lf#Q?Fxv0INOezGcW(KpU(9FPm<fG2YA!%Kqa~&J+J?E_L
z%&lF3M4wreT*s~n^-J%3bG<z8h%Vjb)`gAs-iTgWyfS7P(Mnv?>Y~bV-kP7wvz|$7
zeQ%qoEiKxJkf{NKIgCWpr6PEaRt|5y^PmnqyKqgvsnzp@zu5Zs1a0#1PBLp@?PV<6
z$1U<P)|bJbTk#d$QC%9qk8RTGV(6iVXv@cPSiPsO;i=2;ODT2wp5XSSpa_=7Y(PtQ
zrGzJqOkck9RzC=JT)%Ug`su0GM`x(LaEq&Xl~PN!0nDn$HB(sEq)L8n%-GF1{dn2`
z*k|ZL`CZ*i1*7u&mHn9tl`rYcFCAExgaY_L_VdK@pQFzhz2RO~U)l({qC3PH2`3!0
z9tXFnTEVsNad9lb@N#Z=_7JDC6@bece`{~^tY}?}UrTFO{MwjJ1F2-RjnzwAfgeS8
zakpT&uz@hrP|gEDV@y(W5*cFYBpmOHbw~SUx?^Srm<iIjd=!ALr}UdOr>;B8p1idh
zqENuL$dGA&!JO??XVEuD4kgCAD3EKLCm{4dx7zNzmzL9R>hQvh3XS)9?IO>;mn-2N
zZ*Dz$o4I23Vo6(AuHkORd!bwTYL1!M9>=WhFJnB0#pDK=+Q>waS;QElu<5|;MN_6i
zi&ej6b#kE+d^$3%z&LXe%L={iWK{=LLHqI<vYVGP+Z%tQdL^Klh8X@WXof6s=1?((
zQX1$QNBA`={E>O4I?z0y=T;1oc+A(*(AJvz?)@9bbq3epd{T>#9vZUT(#pUaEV!S!
z)8OJk8XfUyF<Pt67I>s!^b#nDypVNkh1E$4Rnp)4Q%ZYS?S<iOT1j=UZ{CSgU;c1v
z^N@Z+&{X%uD2#04O*RhH=>J%^rh83sUlc|i7k4~pNOBi*ikKjw>vGQR0y>S7++!WV
z?adYHoX%$KKl3dp7wATIftT&F3RO~?P4|#xdnVyfE(@2L@OYb#nR%UUnrGct+`Af^
zYRmZ-#Y8Y-Jh2xLT^|ce>K%BdKEQM&UN+6*yHz{}HWGiIr*Kr~6fYAWfFFr$5VX><
zwOA&G<PC{qrS)csBkpS*yv$90usgPR;2}i92A2zk9N5ml<`utX8)N3?rjpo@@*jNU
z*kFVhcfJX@F{QiW;7HPT9Ce5?F+tYHioX@K8OAYDiJKaxuKLs4%$2*rY4he+^GOpW
zu^v)R(p4<1%v!zDP@$s<lo3s^`jECX_gu)`>!)r=8&NMM?jpmDabz1QN2F?lU1}`2
zisiv#%1|Ci_#{GSuH=_HSj7-^U?*=f9sRW)T)(pai&a8a=W*7x5%MfsuUiSd^i1h5
z>%)I4_MAWWoL1~&hBd_tD$$+>g#ZWELDLM^A$s88;LzWoL1>7DdTCtaRc`iu$EPxm
zQ^u|LqSQX@?6o;-EEmcOHY5Fe(+|RC697rv55iCh-*A%)S=5`6GtE|c7+_Yh6R=JN
zT;U=waZ|)2mlL8CFlYMewl-RWV*mb$Di>~f^X~4EI@SU;oRShHh9^=zWH9o{s@y<(
zcAL0!mgXDBAyrk(HqmDmdkz}63HUHC>w=ed_f;))iO@rq`~`#U|2lQeN+?9#WT}d2
zmB{y*;Yv3U*Yfi5NAQ<Ehz&ct9#P_gr0k4dc4tOlj#S<R1BgbJYL~zEONjCnNCJTl
zaFmU~<qauow~%W#FwgjLQ}H+9HtX=Vgt<7FZ&(!9100AeQjGiPfgY-u2}djuu9m$l
zGS;p$8T7O&|JrJiRJ)Zk+3%F3W(WiDB8-OnX>Y|<B_kZGrwbKy%P@ay&VdfVQ(11u
zSmPvn7puR}4@bSbzm-^zdFZldD;sduR-poS_2_iHBZbi4$jsikE-D7OK1^xcPV?MJ
zU)Bt)rFi=F_=7$98*K%}Klc<^?sj@Ev;gQnw<RWCZ7OWC4F8*IdD+G^zvuBDlKLo7
z$HOkwoaOuBl;pcRo+zs}NmAE_sWEM*=yIs*Qb=n}Il$Ug$!X<@jq)-py0fW0a!a)J
z@<G?2==&<f(9g2O4?R!*Bat{D+`2rPTv!w!Sc495S8R_BO;V@a3j7o{&bLBntrP3-
zRKKP9$|e2JbIRoGAfCxBSCNWLHHU+KS>;S|N`=ErG2IEVR(mQ6yKMso9&;^>CR=1Q
zTCon6dAH?^E$G}{QHpiU(s>sy_={p(qdFweb;akTg3uY!z*{%{)GwUozQA6@GAjpL
zWIs6z8L;o2)*ZT8u7R_w>-d4LIV!K<CV{n)e<Al&-E&AIinNCmw!&Xu<mHd2?r3!^
z=DdANI!!vtqQLoS_mh{4TvNP0*v(?KHEl5fVB<IEYWOT)inCgC<HuXNz7a)*EzhZ*
zkea`31PY@~_Vt(^GMr}_AFR2RO9dClm07*MB2&HeEGxgnH86kedFq3@t;f`G1ykdf
zSwm`;PqI#@I?|4J#t*6Qc3N8}n74Jb6{<`%kIJ59BZndBS&4lNesW1}beE&vJEY7*
zYHi{z8^tuibaVgfOrk}sDM8%QH8E$_=jEB>kT5H(K5QWd2G@hiZo?3Lz7@ovR?dXW
zeD=eB-el!=%kU6*xaYS#2iMs?)8QAw@OFqSv$6e9FwDR_ek=5}C(ku__rZ+s-&%XF
zBDt)4^~VJb^!78qhnJ1P?OJP>u(58#S~yu4Mg-l~uNJvZC#yz>v$6k$7eIBZ88<9E
z!ZIdyiow4FzbvgAdW-s(tOY?dI&&YMJduyH+O(p-cTtRXUj(3wQ<|;L)Yx%618Xvv
zspy{da_ha$)#d~+YT_lR#s-A=&?J_4G2zkH@LPNIalDbo+uvrt!}xlew2lxP^^4;h
zVexP>v>FRu7+ar+mq6!t^~P|M69jSTD10DIig<plp?E$R%}!SbEM}60Iqr5429d}0
zACO1(S3``=>A(Wd#?Xa8`53j2?qql!tb5#H@ZAcW%@1$l26B9&%;h2-RKz(8cP!ga
zhe$0CGKD_Ez_JRfpZ^^(84zE}um(@8X0{AY>|5H}5ZFZ<-c{}_#`lkzerK$_d1thf
z06p(aE@1EO=qT%Or>vOI=dOhNJZ)(_q#qQVA2O-_^P=pg1c8jwX>mGU;yUdLROX&f
z86ID!UWHs<I3r~e{>V~xOQVb9WJN|`Wy$;6kHR8*R9b*L5XxZ=hhv!IYL{#7R|{dJ
zCX8s-a7WcA0?1(mMcl)K3!5I?w!~mD8>GoD2F;(oDRI~GPmj<qxCU?U??APb4Xk~Y
zLp@LgrK~uV&Jp;bxNa$*(kE;5NtRYDcD)gL)Z&RvvByyS$s+olS`4EWLZ60xCfrk_
z!m;r;Fn=O;>@W}JL1TRt&O;nu&z`da`jx<qz@^tpUI@9Su#f<iCaLFY*1;!|RBtOK
z6USG3!aB}4IGh#x_Tq1{Bb#*psnKj_tliGEW#X3=(3BN0&nOpF6*n_2RWeD^7B<`F
z6KtK+6F`dMyJG+5u}%i$cx~?g8bmqiGTJGa<V8xdXqyxWP&D}L?ElisvYF{>@^AQ?
z@`F2iO%Mmf=>1T=hlR~`pTsqDa(<m1%$yiJ%1p4eU$s{+TeP<mUa?)=W4fdRww{hv
zA~im;2v-@|#vE~CmThoJ7#no&XB9EW3Of)%5ks30%md{F7-#Fu9J#??e08;UYB`#i
zAQF^xu{O50KakI}#@?rRlTQzkhJ=OOJ8ZiZpm_G|UP$029#SVxxIOYGkum3~xqIOY
z((tjm@>veIH)Gl(R5bUiJF=d%I*HEf<_)MA5B{y>(=jzM(Mt_UD1(Lg?l114{w^^P
z1+&zQH7*uFwYRQC<;GsS{Lh7f^QIHWe?GYXE#Ci;+?1+lp~-q?LOF?Jr@$$Smib&D
zw%2afCr*}}D$KRJE&O2PROf9ry=Wt)ve0IW)|ZBt*Q@Ol0tE8GYoix@Wm3Q}D$Sz0
zzjkG6OfAh_UI(9APm3dI8Jt5E+vB%HL9zWkd$eZ_=vDD0jIE&;isI!1%~WtwqEl)n
zow3%sAn%vI_a~n|{ppYG^h+BTeKV|<di!+>ug)E^$z+ACc;yh}tG_Sq1DW246_Gi|
zKl&@9`rbHDLLOo2*8KNladB=3fYNNW+rDURK1}S;OG|h_Q#eDq04*7=EA$Sy$B@<;
z+IN_3b9^$3QzMX%Uen?oan#o@a1rR?B(kWFcy3s*nme@(u+?6n2iw|{_pLh`mFsp4
zzq^6^Hp82&kki-W&GBc@EV3izk{i)UlZsk&pNuQ}4IH+a7nhx|U3`^=zBcc%OglC1
z_&XhNnO+X36s<oU;dx`TeH(tzFE_!Mr^S)>-1?s7wuU|?%lJ+Md75Q{rnb{V4c?&e
z7%k&BSJ5eV=I8ygkN`VZ;}>jY*_ZvZ_O{<SMm<{1=d+4H@3WZZTd}15uOcW^ej?bg
zfP383;ZP3clFGMxV@X09riHI|nH3c$CiOe?57W%Iwan>BIYiT|;s!Qdb(>&E*cKk^
zT7DFp{!61s2A**S7z2@x({V=Dhj@$&`ueZdYQUrp{bGdK1pJ5WqhI}-dO@7<SSXiE
z*L{)Bv$yX9An@WXghMo~QB<Frk59ct{Uq}~;kt_;uyU4yBXV=fzLvxbeKOKuAo;&~
zSv<y)IREI8B2!Rh!rt@n@VrS6DBv3Ay!Nf@=>Twq2Q#BLzDjdb9rT%XN-F99Cb_2X
zoBB9wisK7`U1c%@H7?S^;{GjT$|LZCIF}84TCghSGw%%=inzE#IyyQ`J?@>JrU>J-
zBplnp3*_cFoD+{81^$JfPl8A{&JNW2PNEXKw9`>j;ahe|nQzy)W=59QV@LLtH_le)
z7#k6Ow^)xpe_n}LE}rj6xu5<`cM9M{_IJy?weCNX`K*R5i$<78%~IX6{i@vJ`3k|X
zM;Y&XQyQ#+?Ly1J)KcL78~;>THz)jckTQ1614<Q9-&_J!6GC{E+?RY5+`b`YCH;XM
z{+AE;=Pf26;ws%kq#TY{<Tph`rzL<H&x3PEr!ZUJqzvR;Ml~NC+0zO>x864uc2g<1
z8*`LeZTHW??9JrM%I75W{~I4*)Q43?VulDJM15850i=SdE!DScoL}1DqD;0qyFo+L
zJTJZ9EVyk}>^T1JbMiM|1Cx@oIrF<--ErNc(xFJoy1?|Y#0$bo%*d%+;~A<+zTO&A
z3T~tE*a2sJ=-5$yI$6DA`EjzdCK6$oJ50&tGnY}AQOZ10%8;3Pxx5dFcs6$Wx>u-w
zqcP7aB={~PmF5$UYRg<}$>0gsV`4CC!N&H_*9_kK)gJ96%nn&UKHeqqGFX2unMOV&
zLTla0^lRige9I|Lfi&DJh(=3cYDN+EvO2!@CCc;rCk2Hcq#W4xD-Z2G`yh0}%`e@k
z4hlWeX_QT}QjxM}1hNMypO~g+=AN17Z=YxRPnjRq85m$yJjRS?N<cAnmHbh=r=nQ;
zY(36lT1DqtJ6Lb7{%xzC-*+V8aqyc)tm*errt4@IpZpY-<vp+0ytjQ@<)ySJI+D~1
zbFD=}vZnLfe|j|!X_v6rwgXk5+ICqlT9W@Gkz^*j@8P#_MihJRw&7}OA-6A4KGq>g
zQM2~4nBsvjGDA<l_x{a#6Ba+N3I~6BK3e)45a<!lEv4~hMkQIAttM0u)Z3Un_>30i
z6UKTEx^eH<E(VFq3!`1crRfzj>~%Vw4l<Um{^8%Qdt}qx84q&ieYy9Tf;{o_7Iw`s
zJXt~l7C!)u9YlF}R855iHibv>unW}afXmN<3gJAT2WsV{qPb~5sxmXiWismjM>1aI
zt7zcw4%9XL*RtpW;YM)NK=OyU<fb<;b%oy5O7=@|!h6?O=Hs61+>*bg_{Qr_N%}ry
ze2SP5oFjZv!{~8J>9b$R;&e(~LqGbrrh?|vv{Z@Lfxm6u{Z51G^GCy}?Q*m#_+du;
z<ItaB9Or;=HAc8tO+{1%D3AVNN%ug>><C`scl($jZD$f#R?z3`&MH9(mh8eOHA_0&
z?1uFz`nJQhh(HZ_+m_s{8FOMqN#*j8CWX2;T1?Y&?u*>?pJc|)jffG(^I&-aE}Dr=
zMu^ISaK>tJmzq;Te0)gAYKYaT)z%|in?SL&nYl%treu)r!<x^*%YfCiMhk0V?9+<K
zXWv8*^l;9rIF!Gr+$T^rVD&3L^Gy_`RBJhdH=oHZzh20)Q?^H*C#e$i;@>|%ZkMa^
zbv0IZSNWhtjkgb7>iu5PL#)CMeGDO*uZvha8oIEuJL#wwPFTvm!1q<CgrK2_S1HC#
z$vesk%K0`gzw9U66jO*!j|&g{+~7XepWgui{X3<F4ZiYQ!gWtBLOp0U>D|6?9C<zG
z(**q^y{QXU?Tl_JfkYT!h7rn1{+6@BK};22aFl&?FRG`UpCvb-964*hTiY7ex-MAI
zqL%-r>z?XV+1ND>83&M240{|~7{h`O#2};ZOnG!oH}6l17Zwyi`6j9_P0dbV7ZP-l
zlMR!ZDoszX$~=yZE6ar{M|DK_Sel#D{L>FwYG?4*IPdHGxJg<LoHbZ}kU*+eLv1~D
zyoNqSPeleV2fS;K?c&Y49C|@zBqGJKrl=?QL@l53CKs=ClS+8F54dZBpbpt&h2hOg
z`tw?0P#nV8MDFV;@bXe=GAk|aY@t){`u=;OnIJ)=we9oErA!@m|5N{KDG0@aF%F6b
zQJzrZm9WniqJ!_&LV9&E^9h*sKF{(U*f(6>f=2StId98sMbXd|`_Y)iNWf03e`HI~
zaM-+IOmVaGkvs@XiU3f++3zKkQ>HvDzVBksG9P>kMD)2wU9kCOqC}qASjS5+?8#U8
zGIf*#R*8fe2g^U}-HFYf;iT<X$*e!N;da)(5CFNJ(BRhi!OWmz^{?{xP~9}2^09sI
zm%a=zptzZcM$<MVMtTr4sGt=mGC$#wTYZ)Iv|ZP%x=q~5EW0_e{JxjL1J~pEY_YAn
zkW#e7Z#9%b2Tk-ss0?l-Z!!+uiXA8tAfl+e>kkOR`bwMvujkIMlhoC_8{oyykw=@~
zF?jQ<kn*0CTi(tbUL#2EN->|X!z2MiWY2n~D-8O3d9hH-yhu4o_xcda%fEkxW&xMv
z{q=~}i*sy?;<93$=e<L8N&evGCLRUCX@6guV5t`(xOH$XA?Q_F^z()pcVof<;MZA5
z*qdhXU3<f(MWAGBCcU&CZ<}#0E1QfNRVX%VbJE-|Y4iDUPU`cwf$tf~!UMO?$z-7q
z4WEVgPfs+-rc^*<Gw;t-R`(a6EEdgmu7$yh3RQg79-e_8yKt_ojM`|BQ-I?SQy&bb
zp7^LL&O(jzYBUd)Om~d*p(5+~xvq5qlQpikBXvyL%Wgbrvc7j|(ApkjD^ZW6lFA{w
z&|UHJYZ2U-VItd9tQ)aoqbnscyO&;+AghI{5|zjwWbS!31DA!mu-Ru<uSyk48B*+J
z2kIxcxYF^$ZK6O<aZikdZWQ4WlVjECH)x1z44FXs0;lv;x0iKN%y`@Q=AWRz)K3b3
zg3`SA?ENeX92@K1&xKyn(ix_e7BC#vB0Y9=`hmK-Qu?w#FO;$WG|A+W?r%B@X;E4%
znHW`~P6XJi<AQy*$JzV#M8tyrBM}J0yjhRBO6l*7FK)V*UAr%5T>-1Zzr->p`YI>M
zk%P}h+*Q=E+?rk2oRQMSGB3dH9QUW5d?Q}#FZDk~w$_(Orf83hu05w5Io_dExp7x$
z&i!x+DKSvr!x&%pFDdDMEDv@`qE{oXC5elV>rF0k?_q&;{_!6PdoVLbymZql_+e*k
zSA=e|NPYtK3t5o9iD6cd)%&<IqQ1<&2)Gj-S?3MNT!J2UT-&U#5N6id2=c+wvv}gX
zA7_Xb3DG57AjQNdPXP<(>lEsaK<HBW;EZ7UVIqf{Q-tu(A9N{uDymK~!#FprueWWd
zRg?ku&+jJvA+80Ur$fZl&#%O%D{FHdi@a$)ZNx-FSWOmMiWqTGh3bh64U0jGw%dQd
z>!~-|aEvN{Ip?IJm(rw5V{qx$nqtG9tJX-HL|}rbqroQ$s#303;+Y_KCnvWw0M73j
z*jG<q%kq1QZ7Z7+L~r0C`v6!Ga5)b0gx2Wr(rJNrJLLWbXeAN^2J0aS2<!QXUV{kT
z>9cNON~ad43qP#Yl&6oF7_8{AsCnvO<?tONCiBlcF84`1SMbU>yG;oSNI&H&0Kts@
zi3oA0Yf%GAPWH_&p*7fv=j=Xz$)(@d?d(Yw^TfQzbF3lJNk<t*qvKSzwjaN2{=u)U
z`DQU=`N#1DckZcngIm8g0kCRofhm(RGgPk6(?N5(rbcq`v3ePA!L7qvkMYQ$^{Sh^
zQ`O+sBKz*Na`ss>#*T_|V9?|R=zZp476CA~i>E(6-nG8@+zYmPpFI(alPUjds-YKT
zh_h&;X1H%kVkR#qJ*mJ-VsU!ulKQEv?zx&&I4L9V*6kO|sYQONQ;*K-_elxlI+$o$
zCc@}?b9R3asPd2xtD1!BCC~5q08&1(__1(dv#W3)`5dh#KfdzKpDK&-pCc@+k2lOM
ziQTdrc|>3whAms!PJqBQd)7mR{KX-+M_$Q$Xd_Eww_j`bYtS;G)4VErXWUD(*)a3!
zdT}0$1n*B{pam#m?vFaVIZGH=msMZbD}&E$NUEtdt_tK+*!&-fQgA4W=E-E(+|@sR
zlf;RqXPz7{G@CI#+jht*6S*qEmt_t=7o?1h{2I4iFW1j|3HK40Qq<H?{qJjZ_UBL`
zh@l}iCQ<;`NAr#7^5{le>-jo=TV~fOlarS-?s~D)!!WwtBxj|1tmfFm9Xe9nl-=J;
z2MiU(`D3PDW3pq<%)QH9JKaj_^~DOj`Y+m^YPeVJFU;GUt!6Y?=~B1*L_0ri_PXPX
zM-atvuzCq$fcrkNxFCH~v-U!bN!C49KCq}`112?eU_N_R<Am9C^>p?7Wv#{I%0{Im
zmc1k)Tk|SwUZlgZk;>Ue{pufPdANs~SgO0LK_o!coj7B%6VK*~4YIIq&7e^*)HzOX
zaK~oNYK581g_fgwtd#UiSYfdJgtw>#8}<V*`<<tIj5G&ouHP(jUyC%s3-K$w=DyrF
zBQw+TaU&t2ezA(p-eazZ+g2J}RH(#yX~f%gI;W2JRcPRBqEk{ovGmMvajZN8CG6(u
zRk01xsdFhk-RuW^Hym)M#9K}GJYG{f{Er0P1)!<x;%sS)4OT`Y{A=tExF6!xvG<mT
ziuhXF)E1S9K<P7goQ^D~wAP$&j_l*I+@e#%thJ3ei&|XYH4UU@xR?2yI~EiC3im%@
z{APDh84#Zr7D;%7=Sv@==;7g}@d=CmwU?K91zFZevHoRDE&R;J5b4wst#A%B*U^~O
zbx1#hM`@U?7z~mGFaCM@H9gIXOmXy?H$WtGZe|pW0z@;X+K)O>g*9{kDE0S9ml14r
z#|k`;N4at8es<d*QuHqttwL-Qzn_H-4N97LI$_pt0y}5R4d(y;W&47nprTYz$l4^M
zbbJyfGIqVRu9M@TMg3L^Zd$I+Y#uSJ{xnn3QDEXcK66iFl74$9N}&}xS}Vq>wEm}?
zF5eJ&)~#&WJ>%vJvJ;<I-t$@JMT)wKi=njZ>S}$eBqW>~zDrd-U1sn43}V%`4xl)G
z;@W9n!b_|fY=A$I)ae=aclUYng^KYDg6E(6H29;u5r93|aat>(7f1}<$#e0~!WGM0
zdz(^H-p$va<)1qFmoJSIjbOAVy*lv0<Vnpooum1q3l-1N$4LmP6mA@2ImB8bp-7mB
z>i+?wpryn!6URA`u;5!<<+4LiniQ<#pdZn8Vvg0QrR80B)n}U3aRj639)#GRms6``
z?Q_99woIKq4eT&B$T}D~%uB8H2~(JT$N(y(<%J^4{&i<6Xqs#%WTeG|15Hnt8ir9`
zcvY@U-G_sweWxLgd0kQWm(0H19~vu^WjUP$Yvl#ktXbdKV974RaA8>Xf!)FEOM)CG
zC2o7>>-4!;7_rI(uD)S&<geA71{9N7f1nx_<W5sgosrGV?a<X8L1aVeY$uOh-Curt
z1|Wl2^smzfi<Ce_`j+%tBTy%_i{gb9dma<d#`<n6kNnl~^%cGJZ<99}<y)OQ-<q+v
zUzw1dTls6NC(_o(&8FtcUQc#V%yCrfoAlfoC(*Y?J$rU%#(d0DtVPUg**qLgey2eu
zTPbsJZ{|Z&)A~<OeIa&+h!G-Isk*(f6PGAc%y8hK!j1++_HZB%B}$OnowIz{Zv3uk
zQ+u8ugItw^Gj!taNV4SJf;JuA!!9GhDc+xR`rBycrsQ0A5k;A);Fx?QAHzRU<W4rP
zTS?ja6SyO2@urA9YOk~Dr$@W>)0+606W7%$(<B1}r}1XnGV~U@WCyv^5u|++4krR<
z<MSj2Ce(<xz-M2fVCFi!W-rDrJ3jQ@A};*kc@wS}%XEs?Y<S`d9nNx>h^>`4sgpU9
z9?%21i@_qBVvo$N5+i0pWkUzOh&H{?A)5(d338qM`85Yzcd;7(kwl!kM+cH6HCMrP
zFc)IFoJ{+ubMU*V$tE6?+?|=S7D(YQj){WL|3hpy&se$^DdepW7CoM=4VK4Fq1q4*
zAciHD@B{UEi@r;)M`<IJ9)AH^y*A-CJ71PxNtA>OE)ln4k8dg$Ot3U<6^po<fiDQ!
zp&RBO9;r7e4EiXmLm9>6b84m?y?1R*8jpIJFZDCx+~57(y!E9Xrp8t?*+TWIiMPf9
z^A}-K;4$6Xa1mdVn69rpXN#Zj%qR|$poZ9F>d^vd{{Ba@f|h(bI3HPKFbRKKRmBf;
zUmee^S<VhI?<u_22p!Gq9df6_S#!FhcRC!ZfuZDcs_eKTqE`z*<pXmkJcQ8>1ZHNm
zQFBK}m+}Tav>6AxItA&}y=`lXw)j%(5Pu_$;YPJ~VcdV1bKRc9gPb>&^=Zdjrrn5P
z<-31+NSlyn5V6hZW!(sk=?{4bI+i8#4uH50mwLBUhZ@ZiVRj+=l8vz}^vV3HZ+(1`
z3}&Nf?L;qJ8!nH6sqWi={$w7mgW*yGX?C`q-;1fLw!^8_H^P<xrn71&n#M3@+?4e!
zLC79&l-F0zCX>a*p71iBK!h@?HSJB0f>7;F-%qXeO1+g=bo*A*Z^Q9g@fi&`HmheJ
zK~)iEnYs*S_lL7;cYhYVPfIf}Y03A~7vU<R|KyRw5!@8WqU3{Z`o_j6Qk{}#`ptl@
zIV-N5MI)dcy0%`E^|z*A<945E!CwypDbGprk2H${9k86#oVQ#BX*Rf+=U%FNC+nnj
zppi3fI_nj{D0J9cWYuyRn4N6|H+bT5vgESqQb+O6TM`5uFX8<4DgVbQy=o?OT(*0%
z)LZrILaV=;Q;-OM+bcU64fgUMI++OuZKA(M%r&@7c<zYSM;#{^C%$h@)Aw((0OU3=
zCp0x0>Vr$ItpEl^g<VBrXu~BC3J@9kC?)!;d<VYN-My9xJqVnLiS`{Qu0c3&(*?6)
zEhNz(R%0X79Kvoii+&;2Qhqcmm9r-AWSU87i?g|YMce^)p!L1`2@I+{ZF4?)nsc`y
zDF~(An8)*H8nXh(<Sx`=OAxzdOE<A1j9kq8+7S2^$b9m}v^d^ZA~yR9FvuM%gh@wR
z^atR%v1G%e=qV-ydKqjCV1k6%V)|3=LK1YEzcV!g7dk_0)FRW6lLYh*PlcX)kc`J@
z&(qbI!*sRe8T3NZxkLh6FCxT$C{zV`eEy964JH%{v$X}TQB9v4fgMpW0Uh`Z*yl)E
zW9EG!Uso1;oVYKw=7-J#DnUSVP1Y9OkIiqo-9jHAwmng1(Uu)>>v|y*Ustn!B^{H*
zciU_kH>F#)Y4O1m^`E}wWA8NJ$jqa(w|^Imb+hHfM3sF{pk{Ml)JzsK_o|ta<#v{3
z6p~eFajO5bOu`^}%a9k9+cC_-OLaQwL2d3CGj+@FSYd=O|BKf>T8=C1Lb?5yO1}GV
zJ**7wu_p$l7?7dj>$|9UmU@MSIK6I-91JT*(9n`{Dp?F($@Ug!5`y;je&5{Hl>>{&
z&S>0(_3bUFx+}Kb_v<P-mdq0By)N}Ir|gKPe7o^}Bh{Q|JWArzwrRUbhuJ@Ispq`6
zpHJQkA-i3hGgi3mcg*Rz+;PQipcJ%#=w%?L#)&XWRchR5Jw&;mo2Gf49-{n1^}%#7
z5M3kfSqV*so0Nd$l?Gd@0yab(Tx3Gj33Tce%X(E-`hjhi?v=}ZU~+M`ZqYW8ft{9Z
zb;`p`?U~)s`7)qJol76@HdLluaL}g<zRd#V+y2ne!!C?K(8omqHD=$~59Qa${Ikv9
zPKId;8_!sP_=IGc&$ie5iCsEP`<)f_@)6BERR{87{xz;VhVja)np;muMKA9&S>%~%
zSn;lR65lC5k<9#pbE7y(jflk`6102PAHG$wm|t8>A_d(9;zcvUtr+zJTn{I<lPcfy
zjqs+0-7h9k)T8r7cChj(^&g2@93nPY2I&Ji7rCLhse_A^>y_gw&?9yE+et6&^lY>B
z8tHAO=w;zYPXym6Tv_x3+6+>#awstZ72co)YgdtuE{<Lbi(4?p3?4_-*wn}4eZT$r
z+vo07!%MH{E}k2p0`{eHt9-Ay!p*uf>@+2UhG1Hs6bkOddl+8;bu$E%MCgEK@lCD|
zn}USw?0*(8xf@EN76x*Bt*vYlw}ESn1wsoxoPS2wj*Sc?!E!L4RyF(SCe5;T{fQ@E
zhe?K>D>o!Mdx#Vqv+iyyc!g6wuyDIS8MN`1=BJdQBL2Q2`BUx1PYS%dz=LKE&%NZL
zGjVp7$zRFcB>OLhdl{qaL9S~>fi}NDH<o87%y+?uwXLm7z|z&_xqqo*&2;**Bk^m>
z`5Dp5as8T2`kWn^u+1!|TU(Y?r#YE9wI8hHZgn@_?3)Vy;8EaNx$;ptCCdKw10uak
z5f?Q*xKnifJ&5|in;&i5^s16L5Mmm4(m&4>M#Y2aMNA0mrQc+tDJh2+d?lDHm2C|9
zvo8$KTBN=&Q%DQ=6BXl>b#`CcMd-%xU<x_j?AO^k*Kc5_d@NDFcO9dp(UeUg_A2%3
zUWLW_E{my|!}TVnmzUv6zM09F?Rj=xm!D|Y=P;)--%RcrKvqbLlo!1;3w7pv>@0PV
zzW*Mf3>bx9{7Ucwo57t~V1Qjy6`e6px?v^A>p;TP?vAemg=fuSwV-JdnIcs2r5YUg
zawV?4!>U+4*!JdIs3e3LZ8-4H=YBACWv~KH8I0*XA<Ct*GOKThxQiz2(R?w8=$}<O
zWNQSrdhH2Sip{kY4yAZVFp+&)d3Btmg9=+BLnr56zk=+d>IVz8`riaArlV%LAE+|m
z@`n4Zp+sDUSfamD7@l{3?MW9_uBFUQYXjFZL258-ISAGF4y$B!_$-DRze;Yomc?`9
zYS4x3o8sLSpthySrZR}})y`bYku?Hwg?71^wuktIgdyZEC4ozcS0EXa7mSBqWhPIU
zHC<*?Mh%zf^@;qqB<@W>WL+q0@N?qMI3~FX9Tuf@nW&<^nQv1}v&VJ6Wv*6Mow!n{
z1nzWudzQK=WkJDioyo-@sOHZLNyMWdmv@U(@ly)Qx5A^DxuX+B#>w==YmBpOCahU1
z;WEPS1n14{4u)XDr@l~TwhT|26j3{ckp=2>&uHnVkQFAm^4AgzPC3S<Hj-(jqM~zF
z#)!Gn!<l3*(`sZ)W8%MW=JAy~|2hnjM*!lz@!4sXH%SG6;(73;q+`M7@S!%h#FaUc
z%ytW-5!gmNjdJ6>2Rg%nfo|Pj*Va@h{oR>zYxXW@#>o^j9a=i_jM$zE2|C$D+(Bu}
z5*z}v6X7<pgc3287v7vvSv6J5FT<6|IX`ZA%>(aeJ)A^}h`Q=*vWf=Oul`4Zdt{Le
zqra%eu9a>|FfA?{qUxjC(r^Y#H%DSybLT;;Hrh?_ncA^o3O#SRRI!`2#rJ<plgZL~
zfKvlzlL|qLbKB6oext}$;q)RlpW~7OTNImXFl;$j$WFkwwf7ql0k->V%d09&Ur2rF
zCEb9gm$9eGn}TYED&EzO%tF{|{l4_YB_?H1jco-_F->3tegR#@6N#q}e8toefzUX-
zC+ZoQU5XBd>syE;D5M%f`DVt~sr%Ym)5j9pkvwru{~)JwD^wD1(}~US4(7!4rnIE6
z<F$LRWXV00V^_nmZ~#^saf;(XJam;(M@!tXgRtR7QBx0rt=6e>X}C6{Szl_GXU+F^
zFt!SeHwM<Y@O!^xsU7M*o{!rp9lV!<xFD*fm*H{-Uv9aJsPi3C`)D9FBwra7gi|a;
zg-)y9|D~#mQ@uu6MB~AzgfND^HC{|sZ<VDS)Hxu?5%dk@*I78x^R2>K|JfloFq%2(
z?f^y7<LCH?B4>4Uo3Rd06<$-nu8#W1$YNU1P@SF>=voF+n5{8?nlUG<^c_wgpBEpc
zB`C{6Fd1B-K3@qHkckGxmZrdzOi|%kk87XV>*n|$Rv~>KvzoRDCn?JZ$b)4GlD=v&
zO!iE;2<#dWilT)s1q0D1vETPX`HTCAH;BxHANU2+<otmimbZr#3tNko0dY!+v7!Ht
zTTb(VveNd0x}-n&%AWzaAz=hMiCAV;{$DEGSY{h6(Voo|Dg|-i#{tWUIa{{BI6l1N
zM&Zjf#WQy*NPYj$R{r_Tfp<GscF%RqG0#(10CG9s|0B`q6gcdw!EyiS;l{aF=wP1c
zYdZQur(ghFw)J;7milyG+J1l9YA^NA%*c#g?sh|0TU(LNkwe}GO`QuzdDOz;3oI#W
zH>HOs_<2V$3Yy4|Ek8-1&dRJ_fkfy==(H`swL9@9>ioqe`?qpSCL%E`?<|c4%i7*<
zIAT?}tdgK#uphYT4NPl3NRM#=UY30*;#UavuCiGiyGR7ixEiN{w4D4)ZfsZ+5$01k
z`yRG3&>P}rvc)0CEJ}NPf3oi0gVM<~ur5qvB(vCJC-hn9R1po<886IDxdL%U6{o1s
zZ>}>Dt(nhH1R60}#K(yPFOD^DDXsruXS_CUTWm60=iBYve-)GTD(|?hYEA26RqIXr
z?9TVO7JXw85h2tKE6#b7dr3qW87zXPERO4Wisjs?!gy~Ee8(&Gs4bmrggu0qnEEu%
z$aaUG=+2x27>Px#F4i;G>ZZ-Hw(O9#MRAAxBk8M{m}U_dmB*;{6pQR4x)~Kp4D%*g
z3f>4E<W5U$_oxCf&jiaLLq&+@DUBNSYT!J39jv9}sNxr25_uQ$F(|Ig9HgOojkUQb
z#nks*7s?UIkcOK#7FzS~r#ENt7N}k->(#w%d4fcipjhqWTz<Wd7Rnfxs1?bV$EH<Z
zzQ5EuToH-;iLvEN^|-u{<EBqQm<@~CDK&hpe(6;&s*4D+HBB?{5k^*bXOx-^>WUjj
zcmgu8{8pcau&TZTUQ?bdD*VD(w~1ZUeAcGWyDuC<8xAr1`t9!=l-$god?mX0s}RHl
zf?&EORv_^V#*B84Cy3%$Ak3(XUSAll%`zl(_Z2P<MvSA-|B>rVM^IW1!}D{S`33@2
zN)H=&1?4Oj1535Y6NNu9$n$U%B-3aqUhZ}r83TdkOTh2r#0ck-sDHWpPE&JJ>v!KG
zUn_q3FUv#mZn-%LF<_+3r|r?v`jjx>$&!R6?%8%<X|Uof-h)}w&hbqr60V0j5^8QK
zx<dCO6>HByImhM9Qp?)!^48=MGo1ti<x~N317RO`T7-?t4XOSKAwBCYXf+fah#{9k
z-6UiQRDfv}HZfyI+cAp4jCkdl)}RIA?2%@U#z{)&*2zzxDm(`1W+Lr_I%4kN#e=1C
z<b>#_&QH9ldJh#4K0ih`pOK96koZ+LkIVS2rAB`k@?7y5Rxc_g<C)=+#U1$*kFL~M
z+lQ62s#LCiFLw_0-2`w^8$RGurg%PI8=~(mAm5LXTauMxO!A8HS~YZ92wi{wfS`;^
zCH}ibt<g_|&pJx5_j=K*q{cHXbX7N1jxO6X{9l%H%EDz|ePQkl*wph4xWzbrlWSd)
zJy+x4X=0ohlFZB+H87u^p6JN(tJJz&XLNMwS7K2&&EAKcK<|XQ1_q%q@z4eOsDbIS
zQkK?j;kl}p1w8Lhg!Hw1iC8P2Kd#>g-EuxSxaA5Qe-(?MBV+lv-ENY2etvwIQ+;U5
zo%3|6k~hV0B=D`X?5Wej5h=#zC2>YnyWdL>=W{NHwC50O2}UbREf47V`mOXhYq6zY
zbH%rkSJ9cJnfwmykAgp+nWe|wF{oqZT^d7t8QGA^{1agOOmh8RhbKhk16zUXyYKA<
zD#Ah9FU=}v%UQ>=yUd?@Cz^PGg$C^gyFX4;zQb7NUaN>p(8d<3IU9SHS~Kz)$Xdt>
z>AYxTnGoq~0g5a(=bmx*c@3ioX>5FvwQXZ&Pj3xwt*er~{Eq|@F=?o>P`!{GOp#iQ
zTFd)6_^D^kDA0+~m%RTQPed~n{aL*u>q+9Z#cmZe2t2{}A4&SNsph41R0<(2JYKNk
zmIlL{|Ff6vLSlAUWbm8ZzA##lF6~>J*PX1Y2wCKU{N@Ap{!o6hZ_~10AOdxTUP`pE
z*O};f0zmTr*S)cCG!BC?-Y69hVXcRFS&UB7121L*-Kw(RTKCu{8A(yMNOQ-F$M1eL
z@Q^(!q6I9lUf%JkXU32v`M8sWPN-60Pm)?#Wa?>fHXA#i(O}n0AVlVfQX5lPcr+uB
z(ewT=D{H%7FwN?NBZEzJA0Txp8_!fsj7y@E1W?7qfmuY}2-Ywe{sO!~EFgds4+U<+
zl|s6AVE&v*MNr?bd*;%%`n)fF+OHpigsZQg1Z<IsT}|D_g$=4WMZywB8mn_^@7Wnd
z{Paw#(oN?6f4semBh&x;|6i|;5^_FU<&<;I$0$P1IkPz=In0{nJQ*tIbI#?MoX@9?
zoMS@~Vob<k6LQ`Z7PI&F`T6}3zkguI$F4oD>$>0XHwKHjKO?rlX=TJ1E9A#0YotnU
zY1Go;Lj|E&fm;cs(c=Lc$mhZC8cDJP28G}s$<F2x`g||S8T|j)6g(}r9AY->g^8iO
zPF*AWt^1$|hKQ+N6>>ZFo|i6p_7y<%PK{)q^Oh@Ja8>D2$=YT*8*dGeS1=Kr-d6Hk
zz*)+yJ`6k~y1Q(jMgadj4<eMQ;w!T|GhyVBb-B1DQR>8sLw6`CT=(iE#!O}L+38jM
z-%0;uI2-KK`lmnOd;1*eg9Wk{--^+y34Lyexz<%xfOS=eVx$=EN>IWc5T4CM2m_K&
zSDcIqc1d7bE1-JSe)>b)03o;?9JF36xVH4i7f@iYy7`z+@Q;KCkd|?2bG^sJ$bq!^
zw4+`sG=#!G*vAp*DAUVGV<V@Q>%^h>$*07Mv=@Z7^tV&0h3jAW?+q^QHhi4r_HmEp
zM@}n8di3%T!LAf$c{EA|H*v)vx?0!O{_`;RpxW0ba>h2~363>s9dt54$#Gv~23y)i
z`LF3@aI;aA4Tq^3^qZ5hk{DaN7e`dUWZ$hMUu~}J$NC`yrvZObVtBE(!?ttXSTzz@
zRrE_n!j=<?(Uq^XZ+QbEVF#@TBt+cHwlu-^c&$$*)5?OvE^mGT#RqEmUyX?$BE&tg
z&u6~k;WPVlB{C<sR)K~s5GRXA3%gf~7DRnsU3=yvunHA<1tZTA_Xn4OOcKV3Yd|97
z^jV@7D0IaU1*-AZW}_aGRfqWM*DF85__S-o1T?g(%NGX~O}xS@mbYF29916`1~0gh
zDmYm+Sb9=Hr!r!!k8C@^5P{cWR{{`e$5;R_5(k*RnHoyPV=-!&U$cMfO&;TwP7AHJ
zO*_+0RR+QsJeym)bH>Au{YIrtd`9_=TZ#v?9+9_|zbO{oCKd4#YdU-%MB$7))t}|?
zvm|__*i_?@dA4_(YDMqdlN>;X*s&!SWEyEktO4vZUKiJ_UjnK))Pw600g08DUVqDM
zbY;qStF?i#Sn<5KPD-BXDSY&lQ+>d%trG-f{gYkY*Tr{ei7mW*$HUJwSkrluu&+z!
z4VX#WMdsIDC+E?;L73dZO%w|hXwDpGpL`-ugGF38axI({&12X8^4r+7wr3pP;#M#^
zcYd-W<9<0uiBsO$39ytKUZCB3M`cBYOY6>qE}_gb?|<?P%%`(?V-Wu_UPVu*m>xKf
zvj4ovz<bu8zIOH<6)BsSUG%P@9-$QBvX0H~YP<O#Fz>-zre_D2C4P9d$dQ~!f4VBr
z#bnKzJA)fa@qI2Ugb`I9)3Ci=m)AFNGBoQmI|-T;P)@7gX>R&hWBFpxzSOd|Y9`7r
zoV}&hXxYNLihTAfBtm*J@vHEHpwDN7nnE`0OWX0ej7ML`mskW9>2He3#_y7Knj;6E
zrC;~2g(ZnR^SY)yrWfoG$+gn4`$quyd9mzx5R0RVgsJVsT}6^-edXr*9(_cRXG=~i
z&v|Xsh%H~WvxqSa0{i#=Rde1h-%q2I4AHM?A;%to9GKG5Gzs)s%S@YKpHOf_AxVyJ
z&e6c3FBfqoQTYzh>{r`a)j65WuGG2V*%$a<D>TxzB|0qIObp*HBkdGK*z9t3CbaJ!
z%&lqr%6zSH8BuqET6l$wSznM5tgjpsn>&&4bhnYUympl;vwZVS8OWT4ckAVoJi2SI
zB<d2`H=CkBCu)V)IEf{#_OT&rExsShz53rdPAvde0WK=3F_IaW8&j?}3Y^KfQ;LCv
zaHTMH3q6p(H1T&A#u}(2tjVEiYx0a%_V@P#?dAGNnMibHyq15SZ$_u+#t<(tm&5`P
zgF*VhVM##g|F@-almwuO5-@UY3*AR2h!~o^OhajTZ|<d)gtf%+i9+2in_tz1Yje5*
z-xR>S-=zG93Z$${l?@(ae%{0IwfT2;rb$ihHk16n`Fbc{=Ym;F2ilZd;tL&WCbR2#
z!z8EoKF;7nmPV^x&8a%XMQhx#%k3u0IA*2C#O_q4qB3-4Vs4of5_@Q7ykOD8?Wc5n
z#L5`O(Jm?SLPXoAEaC~z<-QV&XyE6MIxmj3IPWx3var?u!ubbvQn|<4Xj-Y>Zexgb
zF6lBwX0W2d+PY=N_erwIroWvL2mO%eZsSJ&5q!2A)rU6koNvpf!0waR^U3>=DP;@Z
z?Fi1<zcOO0R(+J5cS{^I@LoLMPw*&HatI=z_9uYei5(A1_`AT9Gq5xV+wNMvM04n(
zwkX#!!Eh%bZ@5YJue5FjP+%5)lybnAEDzU-EAz}ZpMqnQ0UU_XtnxhqIJVlaV(aO^
zmd&S6rV1P<<7~LKZbxa`>s)+sS4|kNKJ_6<Onod*+^97!@K&2l<??UM^6{^>$?cqm
zek}$STYpn?c9Z9+eyUcx9e{l40JW(i##)wZWYjG}?W3(NkKh>oKQNKBIap*Y{le4-
za(zr%Y~U!w^@5ADE7hFm!;?JD!^57L`o*!hZ>VbVHz!-X0iQVD52-gKZn}Fu>AHF_
zol>^45p4A!mB;;7-0^FH4NwY*?T}@@SpO_-H&8B?OGuHzIaCY`<o%HV*o(XK1VTNM
zW1@x)Sqa`AwxG`>yDo`!lSI2aS`#YFWEpO~wv&qWJ6T@oS~RgI1AHJ%imVx<L&qd~
zG{suK=!i*o)wri<L_)l|qYLvNf5Oe|BGn?f#V=nR)qel!PHc0I#;$tgy9Hde8+!VJ
zQf`hGk1zXBVrf@zGH+Zi>THAw#KRn&Yft`hh3m-=*?pF-<jozAWnqc0w!-il#MrB=
z8E5m=u*MiZ7!>z9%Ff1Eec`*!aIx{;%SzYmv~#Ij0m)th*KMKodB65~=0U-;^9wfT
zhb%0olV2$AI_=}+5<%DLd{_@ToE!)#{yB19%D?j^z*ExTjs+HYF`2sUFmGkp>4RW+
z%3xm+{9Et+q6-oaq(doDr%v>5>2--Z-mY&xs$U+`qZsz<K`#mjY(EV8bweFUxEaQ-
z0k-jsTEp{6wdVF~)y6SK{qwWvEO6LD_ymOYoyVt_sfDJ&Y}pPpn=L{mL)p~KkePD0
zOhwH^`NWHS^FM;^RlH9*UYz4`l0}NY4L$xmE;UA%LP_GaB~j`Wd+eh5)`m$7MW&7m
zzttxHK=kl^TQ6q%X3?Uo<%*|CzM7GvWqRg|Cl5F$sf?@Q{riczs^CcMav})eN7gtl
zgg5*#Cl>=5?j-&Ni1U)`yl2}~<KB8A6ClaTqeL$r?EUm}Zm19S_%O$xVr3G8QCwJ%
zP6xXzj~*p$e}c=r9dw6>_}gxLN&wp>eQi$$Ou|@%Kt|buU=FFe!@52e_q|YKdd5L*
zoIT09Qk1v$uLVr$ZAa7l9KMgqze#szh#IznlIaDaTm@eI0|@&t&3mA4fKted#&-Pq
zq^<SEtPTgt^(ZS4D&90j)ASHVjk~kS^wbQc`iC^kNOQ8>XXyAC*)K&GIBVcd!=>??
z1dfZSvi<mtkX;p456BPCZyAiW|L&g5LfB{haeG4QHZf|g=>waE?jwN=7IVMfY7^1e
z(}yT7Kz_V15i6uX@u#{Da@|GxBXpeb`+tF?+EJZEvjy*y7nH!ZWpXOSCs%%MOzUNE
zd9{O+(?H`9XBTqgQBShAxXRFU75SYp^8HX&?M#X^r)1{iZg+{V2AM7XSvJKk?h}J<
z{sosLtp=ag5UZyPyeEU2v)vfXhRl_w%PnPL573P*P^r?*$T`;)g9P#geF`TgH$l0N
zW0^X?ZPeG-JM$bp%Cm#NKeb@i)PlxLt+Zoec|N3%%Iir_eeD=!&x;&vT!5_%_gnBf
zAsL4<sj)KVL!(C1hj2YJyiCL29@%Bb!~<tZ{!+10M5I<{d{c+RP@!9>faxnIBj%mt
z`pBasvRpLE#BW6nqtXQ+U5HY0{M$Fc!y6CWh=m4_(=eI)-&$DE;UAr4DFAcT*Mt9Y
z=Xot{uT_iPX>A^wDX<KD_rG(*VA>7xP~WN!15)UKg_TN@vBQ(ZvHTDS{~r(N%B~~E
zSyMlC8IpQBJ|n$<GptM0^VI6;BLe12Gfny3Mt1p7M;_K~)wn>)TrqG9e`K7^Gjul^
z;xZH+{>8t1?@k$=`xoUhC|-e<lcLQy+S{Cv4V|fEFr2q4@RFGQKh16=3=As@c{w)n
z`!sS;hfDj0A+W0CIV&rpHVZ7>qSm@y&LodMY$6{lLfdsN9h#iU-S3?`oK`jR^B^(y
zac$XgTf#0ILW15Le8)YxUw^pq8IcfqxtEQqMB}1F4zgVO0du{sj3&2L`jNuDjL2gR
z<@GKOo4qn^8XPYhDzE2$g}IULDX5FZKb2~kRQM&KGlqzY^s;y(RYNs6b~?joGjA7x
z$gw5R5(w257a@mcfDuJzXqqITNtl0;Y4gZ#>ga#xObMdglV3%y?2;dXzB#9y2(F~P
zT4JPTk`{yI=0-`8JNQ-C*m-;0C;B~PCh^S}VwK7Gp5j0+54kAC3-0Ikfm(ydrG4C7
zx&<U;t-YCIY4&;fYI1jvYxC(N(B7YKc&rnaDR%V5PY-+cYicgW{zZbsO?|i8iLI<#
z;znJ=ELMap0S~(%kqyQ&l#pRAGA?&j{(X7Gjq<qac$}{FW1Qrn=k{dOkX@FoL#+ub
z{~w6}gBz8c40mcH^^N>GI6CaUSa&e|n6sJ_C}_BBD4w`V3n!*srEUy>0huzqVty-v
zYx=qCsnz_t;UnA)(wc8+k(gusItEEtU)tg}s$Wa-NWoSqH&@E5<V?w1@!cup)2i8h
zc2PmfpF`rJ#4m~duWFU%979jxb#<|7Umt&Mhg$MC8d&2m`m2c}EWSW(k9gv3%dPy5
zY~3}2Bt~<f2GF6$g>~g{n|jz@C#Y#W%a12?s`l#FnbJ`!&YNqO*EkBixWj7q8kUa2
zEn*^=ka9;Z)Zvx1WH16tpyYIw`Ebv=GSd7=DIs9WHENP&b5lE}TZK=hquNy2LFuwd
z)%@HC6YqvB-Zvw$>X6m_v|tcJq?_CYYB5PC#*-SQoxZZnH0ll~jxO`T_<EzRb7$zm
zJrI}k1NXf=@}sW90)@pcrjOJr#`qM;;=BD;ECgwmeFSBM;P3B0X^|9;(Z~{{Ib4Uh
zUR&afG#u!gn=QJHZlf5+uIC#}r3>R@2w5k1r$w;Sm%!s-<SLDJhK{)Bq)(JvQ0-R*
z;;5Nq@{w})qx8vpB`aqkIE{P%av!&bJ|XWHSHYSgi{{JScnp6J*ZxjGor`B<*;h7P
zr=OwV(}V79)-2-osviJKD~Yd;YfQ=p2NgG0bihV9R@O!`V@MyS1C8aZzY!Z)1^{fU
zm=1ef|Ku>S(C0=Yun4Zy)t-04f2dgd8a!RED)K8cWD-<FmjF7FYGl4+6v?a_uO)h&
zu1L{&rKR`0$acLNR_UXCG0p~^c(Qb4)~@>By1G)!Q3h#@Fu&>Xn)YQ(pHxhhtV~db
zM%;AX1nb10<0uxp=U4htdj+0NRb(N<AmlQ>9hTN$u3uXTK_x~3721J*D*65-{Mp^}
zRIea-{nF+pu)sRK)CcV*<nG!X`3k=vJ<eD(yY49ad50O~tNQ_a?faCy)u~LKMt9k=
z!MAo<uu4ksmu>#o<acY&QrtZ=R05?{xo<v;@JhlGo3po{ZauE#%dXfmGAK$InQ8%}
zGbdf0pQlaT{ktTTB6*`)-5^W&;+pukDI*t)F3iHDYm4FT%q)%55XZh9adZ0b8TY^u
z*X;k@InsuAul<0AC<tDLIEtToW`f3A_5`gs@LXY#>@XgY76phN@5@v<s$@e4(@X(@
z&o}9b(sIhl@SvI07yO=(nViK;$z2z!uXKlFJtE@{>W_cJTglhn&9C0kP!K`IU2YXW
zr-^gz8F!Xo)lV7xTU;Kt@Jx#sfACekIx2#Fngg#1;pc03@8K@}t@OC5TTZk)B;x5J
zWJ2rhyQg`VAN$^V$o7dpE{m88T><Q~cAxc!WTQjdTz*-bRe?`5ecKMY48bW7)d?xF
zeAGnC-@d@k#f5+)sfWN9-h_-Z$RB8zDx>=02k5sbd(G$4j5?rhQ{6B`2uG2Sqew6m
zjh7kFYO&~C3+{el#Md;Kb`_X5fDb2FhF9K|;+5{AK!7tL-bL_@H~Ms@5U@cHH!{M{
z3w*PI^1;VTD<%ZeI?u+7be-gi4ynVxyt(CdN2ccQ>U7J=zugVrVORKws?qiJ4DJ^$
z87QbGwY{0~NE%P~d^hw=BswVN^~jt5YGSR<xp%x?PWFRXV~KKHO%yAul*X$S1z^AM
zZ1hYJcxec(RNOo7*LqwuCW3dJb=f$M0y@dxz#B}MICXV_MR3p1bUs3h?tJf-E2Vyw
z)e<`?JGlr}DX($yw%p_^$ol}T*D|`aRB&v95cs1P=B6;p;3y-@)#r7w{ensAlWUKj
z%GwCDyn3X5?riGvgVpn|H3NnzK%mh@4{9}VZdqPyD?jWLl#5^;3;0MyShpvcQ{_S_
zX0345RJUAPf)Ey4bgR?s4qIE(Tz%)o4tM|e3eBKNi~b%%YYL`#fDs0CgRVEUoE2b^
zOhG2Qs(Mst-R~C;g{qb_BCN<_m+5ZS>ulZ`4+(t>=?hyqZ%sUu>&H4`R-oIP8-s7F
z->o#c&i(zZk+o@+^?R(!__1XiCh%8Bsrv6V9vAK|yDn|m>E#L#Q$kI1wv;ZX<aA;q
zr(}Ba*`bk*UAKGP)Af!FJNRCo05Bdip&Vmf<6DvK52x$t{SDNK)!{hpZ%;GSZ+3jA
z%fi}Ilv<w+DmckD6q$NFNZ2iG33;Uh>2vF2g)K=@qsX;5zTL6%vAuS3$Z+ls;k%M?
zb9=J%q<i{YTK>(0QO%DZ+3wq3<om}y7}+|Uh+<vU;Y2PBo_M7q>aB-B9I{&CEBC|)
zBJR$(%OjJ9>9=P@D7TlO;L9Z+&Q}8!Vy>w^`6NpfkE1y8+d1HMP!V7FgqlNF`{L*_
zQJ(=0<ah#%d_2sj{SjqEEQDciZ06N3$Jg!E|6K@^iO_U5_TIax=igrI-8L&bg=V%5
zaOshB$R@>ct;=zh=h%<Hrm*;yBj48Ym}8>#`yqRPlq|Ck1OtsUa8d&X=3b6&2#m4-
z(<1vus7CY0T6<q*i4m>IHLIDfz%a$X<7OlSL0cn_FCv%U7OW=62)N^a+Ui5_A^u{p
z$mVyugCCL~$v%t<?NF50cC^!W&EkA;PJ8E<UHOESO0`JxljHsiTA81J(QS=5)9*_^
zyLrxO_llOl+gB{UmlgM&s~4pX+t+?$_JYif&CnTk#*5+MFJGeOJcCBhl^C#c&Q8~`
zRbDCO^qV->ppE&*e(HeorPxRHK^?SoSO(?dBd$~7ZYwDl%qfD)ujoSF+7kH>D96b`
zCWpY#LuQaPQM)Xj1P?5<0yWRgjSAMU#YAb=IH`j^^lF`zMO>jN&lY2~b*QC89cE;#
z6a=!cD0}*NIjF+nXEj7>46*a|MW<jP&JWbOxOL#LFcLo|5OdybU58cYS>N30YJ1{t
zuhceS{;0He>nMV+8$GKfPGQ8&i{(}=P{U>SyJhMi!^B0GS<~*KiBogZs@cqKN0EaD
zy+K6-n=}mZ<vXoRo>t~tpI29NpOS;Bh(6d$d^JImcfj?aI^z^|;{yId^&z-HrEr#q
zkau4Usng-x>BR%O;P8r&d-R}HZG5G)S8LWSAQ(F+JWI-4(%LfS(Fnr`v!%I0t4`s>
z{K?io;J@~QHMudBX0$5DO4FwbN0x84FA07}7xOOayAxTsmbOAv=k4+(fyzdk5Be6u
z0*5Og>?B?c*kvNx>0@tw2z-4wxSk{VN*YQmuQFA~>)qe&G{M1&vzEP83u@yB?T>8;
zk18KICbXXqm$&^`if1~5_pGPX->{<?>iJVGn(Qo{8<~c4(WFF1VfHzYtM?~qw@70!
z+veF1c+4W`LC@6lk28n+TtBw$n})+Zs?GRazRj}pva*l2zcvfh2<cCY?HtC{8)Bzu
zc0dv>0~eeHHw&(em7^(#uJp(`lKbMdbV!gei(Ns@M`$1;K88@}IW^xeO1nKek*QMj
zTuyx0Gc=Zko#eu<o#HTj9^}rTYndg55fHeuX)$lH1V_mR1kV`Tg`7xVwoWM}?g@(q
z;)jhn^YW_49+*2c`t$&~ar}b@vp%d{zf)9!8k|Pcj<P4z9fIO|Wlxn$X$I}zpOMe#
zF{Hu}=PoKtW@`Jf1<_1l`xJ3Mc3o4V0@FKl(?lU&Ywj`H<Ctc9`jRU3fHFIfc3z(d
z`}&O9NXCA4<scC-@DTIwfy*q&NRl$Wq|*CnHZ6#8Ftq033H)cq++cvupQc1c&y3J?
zsbQJ~S)8a7)939BB8o>VcU5UCBUg!OLxL7KRSFWJA|yiw4a%`oGafNlS3w+?8{XF<
z#hqUNYMEYF86piprNuHH?YAwQxF$z>09{nk$i&Lx@gV;gd%w^%sx3K_xSWdqss$pR
zSs`xxplaNEC|ka=%<02rREvZ?o{mW-<k1LZm$}cB1(R~65c1D2#SxSu0UMkli*7;n
zw8P8qRkcqk(^-BXJD)-afBc}fPf&-CL4Fo=Hghd=01wwA=74Y`N<M@}Nn3A?zm*TZ
z4-mzcK-<;ENgLG<4koVt6V-VcSU<)yQ`kr~p%kzFpBLg;8(l7cWp|KX9kdF6dJHbo
zVWl=q4J<p%1om;lz`fO#j?fcK&+<G*?Qe6%qBCTIzp_{>U_VtXrGyH2z@&yiAUQfS
zHSGvVK3v;v#E!AJPQE7e-qtGzGwG6GS>JOXcg}8@87pO*W;zZF$b(H|SHFrT+(1Q8
z!&mxP9+ZIHSETcpa#IfL^(+WM|2sDiahwWDWA!{8tUfCasA$9%D!`;5CW3bK1?ytd
zrWp8OX+=r3dP3f(iKqzHX%A|b8$i@crcbzV%<iJgU|*CFNg9obdyy@|Z^J*X%ednD
z7*G#>J#@Ie#26OEC;Mej*ftkNQ#PGQTe^j18s>TFpl0{D^xFF+E_RzzwNK)A#ttx?
z9zw9n@;&q^pJT|Sp)AR#Y8q&Yb&2{@Q48_LJH~any;E7-8tYwsGG!R^g^0cFKJExf
zno0-7_Bc9dg2h|sTEtak$ckAr)iJcxu*Mk{Ty)P&XaS6Ap*;L!)F7xk<ZQWYkf@_I
zE@O8k)r^J;rN|w{QvFWdpv!HlSRKK6sOvS9;76*a#f%ms$=T~O-T~QVF_jT+46wQ6
zXAy^H%%W|1TXez@gi*c0bfR+U_JT6*<HpF@Jz!|OLs?<rG$aGj5%F{$s^XyQjmv4o
zXbMZhmH5VatVPnprYtDmQYI9*mF%YECNxNUa#5fZV45m)s^pJ8+Q0Ee4fF?lgr<x)
zhgH%iPwW#TE+P%FbP!)}^-4;>aA#^y#W0Wp{MkitT09?XuOh_Rj)863jZbauJ?dQ!
zm$sk9quPSszBMF}ki{`C9IgdY{wY5X_L7#p7Ndn_(qmo%@ftTUBa`(ze1-)j|CG9X
z9JF1_w_P)9fGDmvp_Fmd0#xmjKQ&0x2DNT8sK<{y%&zMtJDzyrZ}ACp2et1p#+JyJ
zs7dq0!u=B3J8I(!_h&QJp<Ioi;^A88Ux&R7+nIXW9S@@!Bh5+uch|oruM}q$KZYG~
z)2}X*?N=gWbi5bEalKsBu`=ocE<{LRrnLC;ZV5zB2It8YvnQ4T5&5Y^ErZV7e$k(G
z<<f;~bZ?Y?J+>N&AF^+SaR)Q{t={t?%`=$BYY%IeqYk8-!L%G28a0@eEEWA&CGRW}
zC~6|e(fj0y-AL6$)PwLkmtkUGOoYO;mh#8Vc>q;kh`<4E;TQcC!_0ZwKiC|=Ua2HQ
z{mWMgR$In8IBn69T*9vdhyIyzD~_#!ST^=Jv{`_$6jN<0I!gdd7(em?bVGi7JV9rb
z5@F)z0WrqZ4&BnI=(>EIcFk-?L2$QAB`}mYHCdnrn4P_+i-``k^f9BGKh{+@cx#BX
zvsC&>Rn1v=NrUZ@-;VjoEbiO@cb4jHg!X$BDU1GJFz|oc0+9oq)W%cw$|U8BXi7yp
z5dkm)dMUa{<8WbnYC;_{V{hbNw>rsL9|Jow>0{YUyR?EwaBW=HKb4ufIxjhYR`$Ph
zaF*C2A+mYO2Wq=Mf`_I|&0H}9yK>GgZx-DqyR^Dh%a(kEmKsfwW|ayRwvam&ee6j?
ztzugTcXKo{uBJ}pqC{5_070z#dxRWxNtB|48|`vdHOJF#EOTfDtXi-_kmAM^x%h77
zQs*C=!F)f1q0mUbvSriQb@c{c{vEDOVNBC)i<+<0sPnl`?slk1Vw|*vwaX#gugaRH
zy>_c-OCgL##@%^^JT+Nc#)0cK)>G`sHq(w|-gUF2Z;Dz5h`37g`s;~-P4DJ2afD>=
znG(BLvAW)d55)K$zUF9gUR{^JAJ?7*XygL+P&1RkNX}9Urni~Qhb0xI6B*_BeS}yE
z<&@#5`rQagCu$~yvJvCEO1U0f?G@VSa|HkoC4fIaB0TQ*SK5S^h|sD1Y9<cvMHFyP
zlFPmsK_8?9cLj_Szp4q*W>*dii(hLQRXZZ*m%+2o>3qnjK~^dd)v$5^OkoStu;LVj
z?Y7SB!<pmQCy5)6I;VCqmofn*baZ)JiJ#|}^!Mh3uLNxwlq|({*p<WEMUfg#!Qx!x
zC~K98%C(TjxRczp!-?}qdkgZFp^13V#SB=Asv%*=oxB*cp1qPJh;W(~`*g~3bhz7A
zh=4xtEU>uZ2_F>D#QjiCY|OJ8Ao}xIVP~uL?tEC|wXvysTnV@?lzPgIGy;yY@yQUQ
zQ*jB!OfllpO=9=+-^7*?o^HEvs|K-bX#=<;K&2bA>hTFE;%g~4(hZ!#R`npD3lYo1
zz-|pNdyy@UUY+G4P~xiq(^UH|HHosRC07BBU?cdV)3_Xf1n(45Bq!1u*VZfChR(bn
zW!654GN}Y_E4un{;i1QTLGwl|qoDWcl<ifPD3mjCo$5x~2g0yi6N;Ih;eSzWRpXR&
z*vyq9IU(LTO~1A8d=FZ@J!QrU|1d3<!>~&5-JKuZIru8M8|Xua1D|<GALdF5og1)B
z4p#Or$J5mT%Uldac{l+Lj~qNHj>nj3z*4NFQpAQF<Pg5ZDY$f9!-7du)5A9#J12g5
zhYfS9MZLn``<_S6M?|tyeTQABB@N&?AMki?rIS;w2%HHs^Y^in!Wgs-nK-;&P&#~5
zzKy^f=lu!r`QJ(`g|J8uyeLmdRVLkvJ+dm2aoZ%WNxsOD!Ne8b@gL8GkH{Q+br$N;
zzDhD$@tMM5FI=&{PWHo^u<p8Fmul29jxKBRTW`G9x*lUY%7X!}`}UE4QB+&;_(r-Q
z@&V0J{5{Eyn8KuG@cY4XgKWM}XTFE|)X@LVO~_hHIyAe;y8;J~Y<X%)1SQYgCv@x8
zK?yEAxu1o2rz_(uDVKB0BE2EMdlhGgD$5t<7Pt9=)=uN)cGnKzrMAc-|8^-6k1LxS
zJI9TSOWs24<l{J+{mKM8P_D?Sua!Cv#}5B$v~@4f5hj1i#vZG-{_h;jhwIPEvf<58
zVdwEZ2R<60Bz{x!8;EH}Bq_mIc#u~<yU2F7ko#g~lwOk%Owjppj9^16FlLp}S6Zko
z%h=L{z596gs*HQ2BvGV*=}#VQTQHfpGxJoQx7;aEVK%-|!sNV>9_y|LUq-a>wK09e
zrS8nkN$|1uNa6ME3l=Pfa^=xE+5kqFk=M$q^eeBGb!Oq64s|I_M}s5tc?X&>#Vc8h
zp#cSmae-ueng5uWw}&2Y--W(FMh&$1BvgzwER5I&u2ZhRSeG)oKK0qta&1tuINzsz
zf1)46_Ip_X2+~toAR5Mfq{fAkbx3j8G(KwOXYRb&=sgiiT3q0nu+5Y~@$)vmih7Tu
zd?=iKkid0<3nsK|P4-t-2VBf#!S&d$aQ8d24^e&}EnlGXNgFy$!Ucz;(A8_n&WjHD
zpIChZkJ}WpiXd9~PdN(vwFa47J0kznVlAOh6kidZ)@DQ^fVg|$Dwb5FNmX1Cv>rY&
zj6$hC>*dFz9P5^TjMgj<<lKP1%&GU_oX!FJY#oi2FThlT_uxemo-s6F15+H=JpPLc
z<HRA8H?~{Kudb6nv}~w5+S``L^ol;P@_!M?jj^))g>J{=jJv(;Mbl3D^@K~atos9I
zitKlb)UAz1vZ@Vws*H_4rm42~sN}EP-D4pYV=dzUcaD|LyGiG6I?Gul*COKvxq+<9
zz+MiDU1r6^3W8$+mKQ#rQiEKdBK_$9wN&1IGz2IMt{zQD`^}p?$1AlIPw!v*s<`<w
z978X6tM)kw#}uaa$wW76K^yd-SB|m}0;Xdy;h&18GHVPXmL@_r|0({{KYbWM(Baqd
zLNNYbVr!ys=x`rirHev-pKJ^Pp{?B3gk9P_qM*u#Q7-tq7SxNV!?J_~50f~eY})ZV
zCG94U_UiYzcI)dAw-)?P#)xx)N%@T7?#68@!Sg2zTmL$mK20ISGw4^#j1YB*515|z
z9`8hHvP(bbPxD@z$<oq0XJJX+p6CNqMT1xl7q71{`}@)J)=aM4j^mbroQ@-E?GoRU
zS9ex<lo@7@0Q(LEUA*B0N*rnCZGZ{LJh%CyrNS*!nVKpV%avs#Qqw6PO>VZ?HfB~9
zRhO`dk@GGwH{O%_-S<Y6<<;|R2Evz5ZDmV&{%9|&kmR@gU)nd!W}rBiv=}`2zlbna
z`BWu;h^&FkwMjim|0Hp){bJDvzQf*Zs(E|%OwYdv#Nqd|4mgMmlx(91|9=Yf{_nXQ
zT*NO@5w88iG@~GM3&dYuGV&t%1#%-*D!3U)V4xZX{rsz;UBQCiv0l$=i%2^V2yv<X
zqa%dYiQ~I6)HlbDEoQ>}^Kxb!UcR8@dd<h)?ulV20$zvIUN-&I(W-chA>jFxQrr5Y
zk<jLfzt2QK1L0D@h4NINcAokgm~a9@C8pln0OkEX2<yrPjgZBol(oPc(cLB_e!>6f
zf_ghSlRv>e^8$Rh>I;UK>P~j-GE6zmKfHbg`o6rg&$vLlOjW&@5xUoR9mO`J`(N%K
zt$R<m9PU_tx^k{f;TxkshS8xq=>^vP^$l_P=NFqrlLY4`q#tMneN~r9KedSK74x&W
zu=XywOKiw0)xN;`W2-5%IE!(QfNo&6#HW$RK~VL{tPg9(kKt<Vb?%4}wGC`4@2XQU
z_uVlvM)dufVzqQTzi#*MnNm^fd0mRdoNcm?b@H^&5LC0gEH82tv3vehg^pcD&kh!|
zq7Zl;cq9XgIdf1W(G~TG3ZXFSqoW2-t|UCSl~z9G4|7J~==@!+eKETt=)51$yuq@N
z$x-F<u^l#PL(QY2vmzS*sR7lR=#`{(fdV0J^heIAu6RXV8A!W;vY_@<`MeC;z%823
zABBxsTLL<TUG(vE5F<NsY8dVpsPr$0Wy!2^ZuB{8T5QBZU(=OcRnV>@<@PBcd1UBz
zT?Jg?x)kU29%4$sz=`Q`Cr3IgqkNjOJn=l`a=srdRA$6kX7#?EGPg9ULlxA}=L`BF
ze)NVA`3x8#+7Cps{N)GQ^X1DlkXXv9>t&>;Wk5J{eYND`Sl#B4<iepudj6@#{!Wre
zRa0HD(sQOrcRjVyyDV7nr%3i`db`Qo6ZhmC`}jB}qR-lLZ%V0w&@3BzbklCQx<($6
z$5b(U;M7up=eNd5B8!<jxcDMwd95#*D3oXccO8?vE+h7ZFB5r!8`J7d<ZRAr)4J|d
z27J}#L|veUtg^fY-RN`InKK~~(kYcB@j-y{)hk8apuBOu0w(WcE#iupzbjvr{aYwy
zp=uYx7h7Aq>|=LhuzU_mI)KbN16G9%15CUgVjD;orLlzo?LovHU=q&V?MAVs-`tMi
z#`GbWe&<=lK(HFNsf|^e$9bkFIVGV14S<^v9ZcYEzdbUg=`3%x2jp%W;TSK3rP0{z
zk1VLwr<zD%l2>A{4DzMLRhTO)qFeoPE^*Ps2iR_l-;X^bY}>Tic{ZQw6Ds|i=bWzY
z=?-{i+|3w*{S6yR+-IzINBf?8B0*OONTrItboY7P-`KBZP7zig{WC5?j1V9hzI*nL
z_OSf@y0MzZ%%A6G;K0@Rf@ThHU5-tCaFzs-^Ny~3hOb#$#3r#gZqD2-<Ha#6h53QN
zWkggt&)OV9MKb$(D~mx{;ng~2pQ%FQ)~rGw;QY2`m9@2){Idk^6UWY4!I9^V5w>uX
zVcx4eg-ZsnR-><|1u^}6!HoQ=%{WC@p?_2DJE!Cde6>C7R+N+tETr(-wnJp}5*t29
zkbl_9r)4RBGvYRXm6lO$l-ETS7v~XusMn>R`@Y8tjk)5R#WXG~k>0vW)n;G#?K!!x
zrCEv6rD(O~Dqek7G=M{TF73jNtc0GKl)t;|ap`Gf{)@+vdE8Ui`rbZW<}efarSHdj
zaY$iPj3SV(E}B&EHfsOB7qEXODGC$yPZj>n20;fnnm#2mvl-b0&PtlqhlaM>LmYq7
zbBWy{&7~<Ra$XX~7}PzFJAeGE)kgIzrSps@AX3U51n6Z=5XbLLjs`0kgjvqC6w%&;
z2016c0sH&JpLqu%e!1_vA)O(m`rh$QHF;^>>|aMG#k5XDN6nqYzpgpz(N3WmW`qh~
z?gNydZz8YLtSLG}^LClUD)-c%KEX^<-J`+o=^iPh*B5=Bg^GDxtGo75YA<`>dhxy@
zouL(4_1m>oF6wWOQM#N`+6^ROh<r=e4r0N+JTw`FDZSI>_)M6WXMRrWte8oaUcGSx
zvmrepnL$6^^MfALYD&>HL`x1FfANv(KGp_T3N$L2If{?%-ZiH~A<pefW3GqxW<9JA
zJ>27*YF5v^Qk+#2RR6jPYW!155hkh*lv4|9sQU&~$m+uxS(-a34vz{di<s-XrX_xK
z=Ca_@oo1bBnkP|T(b@yqbXxo&^Q$u@3$I+habn!NzgQ?fEW|pCXb8NgIp_lFCEQ|@
zK7kk2djy2DOJ>;Cm%LxQbk`*1{e6a;=gfdiUvzGK@t_Wyv=)CQ)g13cKwAi)^vUR>
z3xh91Vj!k`n5AaoLXVwV17bJlWNUo{X0)`p2R8+$79zr{^zSv~UaDV;TnJ5L?l3Mg
zu>fgo$vz&`<K{HdKh3OYI`qC5+U{#&2scNW+rFBZvKsS>N(JQ^R|q*6skg)MRonP_
zj#7^x{(C_?;q3q{;UX0fjd95XfEn%EKvs8~oqBtk<ym(G2$^Qtf-nE%kXUUuO&^1a
z_S^mluFGh76MJ8mK1-9K#*r&c$!V`6_*nRmiuWnueR1ehSY%vh9BzUU**L_NJ}giT
zW4C|@W^Vh7+}%q(S{fcne_Zo{^)6^^zh6$sf}DHw-r@$$l-!W}fqEB!H5tYRmarsi
zDFZYor#1?Al2W0b#UC_8#$_wSjG5n!>8C{vGVSqn8T*!fM9|>3o#j$+-_F<7wD=`i
zMEp_CtbN}F%>T{_qSSi;C3Xc8F#rxfj;Bevl^MZ6NoW=xmrX0=@S`Z>z8fiq*c0FK
zvZNGQBjE&+_Z(>RQ-DJG-~o<EeG|(c>rIpxY7oM3Cm+4b!&jRZx4MEG!3BAh5;m4+
zi$85Vz>Iko>j6$&!m(WZtm(EmKPJ?}H49eVngKPps-c1!$u_KIrIn<0G_-BeAgiO)
z+^R*#qT7;EOS}?Y2ba^br<f2YVwDyR!fGM>i(x}9T$8(vd(uvW5jk;I)9@*}iNxzf
zx~59{&YEN{1G_@hJaoRk4O9MOTSKKBS_kDz$?jRot%0@-hPqcdnD>U4&!nt%XDs}j
zpAh&63yXi2E|!8V?Yyh}55xU=pA{T2woLx`w>a))P$m#QSDd6JFEh4SR2&M70L1~%
zHV3lOs&5vhUojT!E8d>>XMj9fvDpGKIm(_63e$XJyCM=1kGz8Avv}PtQ%cpl|EF|P
zNy?^qs=mQ9hgi4s@k?9t>t7(z>;ee9Zuh`$X<n_wYUCBcvF(CnzuRUvmt=z!tCsB}
zRf(x=b+_sPwiNrTDw{R|8HrJa`Xc%3$3e#mC{I{wqxJR=V+SxJqj_+$<j@P;I9$WB
zTH6+!7adyAA@Ql5V`gz8K?jz`VN`+KCc5N?eb^Kd!;61MIfiLR)j{iDwr9vCMess}
zA6v0Ho4;pn)Pl1)8y>|@mm0jDiNHgt&@#ZjsFB+bn%BNXxdQl1SxmHhgwhd!44s7r
zs)+Q_uL6UYRa!s#*e?kYlzIN1!VMpXvrWy2btRI_g!X<QQ@@s{)cx;V3CsNc5oEg0
zJCrW4&1Zp=Vu|Y<#x|1-@yZgYTeZ}pJwpobr0F)>Jo0!z<LUiUy>{rWnZTY9g?KM?
zMn5qUjZy~YuNTLs;WQo9m<3YYfMUf@hzt1VqTEggF=*Dy<X>J`0&{2I4Q^ZZ++bFx
z;V=Qh7p^<k3{=wIS7&+hwDW!PmBf0WYqSwH<DnUaV(7I9ECV>Fhcv(F{W4&1szk!7
z7W*kVEIPYcKGlh6>G*v6shho-Qh{}_nKQg2fV7{WEqGQ88eC>kPC*z_`jXJa(eh&X
zE2EKDHan9q4Dw~an<*iOFUNPQBZys0de)Fw{d^p|^B_#v!1hBcQ<u(4<8a!1@G;Ki
zQa6P=MawX91w=L1mZutZGf@}^dI891Z+*y0BctF`0(QtnhHO0t{cpo~MmSu9|DM!<
zhTzX#dZui3?E`69?cTGTKKE#<Oi;rju+#-3aAT^D?NiZU{fRenN}5uPi$ZI@O54As
z_h><+`rGO<*J>8dG7XzQCA{(resCuOhd75+5Cn$@&kpp0qQLo9`HuNENspQ#1cEGF
zzi_;EqfXm<das@n?$vA0t;+SgX;f<HzqIZVMH-h;rgT2<o6la<O7-a?zdJUCj*{rg
zE5<Cm#)Xd#+8HFml-1OXbnSAAg;R*#5%BzBHLN@3pO6qosj>P)abu4B7~_DWnOm{d
zR@^>pPBp%Y)=re}=Mir7!DUYEJ2X>5P?ApKlJLyoZU7F*`4OdP8aJoe0n9Kt#!VHC
zy?T<FHWA*SB}mj^^jW%I<fya_3nbeofCfXj-p(ie(6X*_nyBiB&TgONM*ZzeD;A`Q
zHZIVVzr!&TQAPjFDp&VPZgsR#2-O#h6s7_%PX<a6FnCCR5l1U}S_TCT;~X0=38{f;
z*ml2wHqT)Q<;U%D+Wbhl&#l|sz1IN3n3iZj;}YQdfVEP+u$|foV(nF^ZwO2<{`qdc
zWtZr?_YL2sQ2T$F#)`B5zsQN?;#Rp=7)=@W)wno#w`*hx*t>HZnDjCtdPN(f>u8p>
z&feh5mDOgj4=_vQi|x+d!VtF#6V3UtDhm(Eh0xdw?JcPuCTbJS0VDpVrcn30SyjX5
zbHw?w%8kBf)?SnMPbO_yC5L*60by}mWf|%)kC_9fC`J?2@fS1VQG?TUl#WcR7>DT;
z<biS7?j0lRn)xi-T_M9gb=QMpBZ^KONn482R<d$WxF4)iOSaa<(-ff}mLdlgx!#u}
zbBE`jeI-ixuD4Fhq0Pdq6_L5vB&K8;mDk}<*K8mOA~c1ws-aRSrPU6P*|qv(le2&=
zVvg1P>QVfStMVbnJDmwXp-{%!o^#{N&s*o?q+F+2b}vz2NB*<RW)#kxgbHNuJ+IGg
z?e^f7->PC)wJyP`wltpS$k9_9p9gkr!|g`?7^U3mYWZXYmtBnu$#wlUv5O5aU#3qL
zNlYubu|acBEMgm_qwhR@*p~O1ABlT@c`%hl#?~*!xwLtB<)>v-v|8HTp$^HQZFfIO
zB(J$uW3;WP*d}4!Xe97wsJK{1L&LOhMC-szxpd|ExTGMc_2;Rz!68W{KdqX)qpXjO
zJOj`Uef_EfbjBmfnZfb^*~mlmL+U;}-^l;%vf`s1<BLyHf_GYOX`0?IWzD^+OF6Or
zKOqYt4|}vn&bl!iaRgq*?kCRMmAh3=u(>*Kt`3B}e3vR-z>m;g+OTNrPFOccREG;^
zXTNzuchWoRkA#bm^sRk}j9)LBa)Q~6<XgM_n&!XU{{ve4e8*uH@EnoN!}+#x|2x;l
z5*uiuSjX7a$4p&!Xh28aSVY3CTj839nRa;xg7zjI&3zVPgn<BQ6;*=OqQMYXXX0F?
z_+Vj&YD>5B!8-WlW#Eq!$&{gNGk#P?i}Bc;414fw*fxx=vmBm0CKgln6DyD?g0Fw}
zsOX`BWDnXmLHJ|*`%aP68g_LLt8P$^EG^{J#RZU@<e6uakB@>UQ7j)}+wLD=F0$18
zRlf#m<AWjs<2y{4vnqD!;>;7gZ%OF0mY(KmuXgW!VmjQTtN9>^fnGl4@y3Gbw*`VX
zl|iXXygg+hK!gd#njn~@?)6ZzQWp0%!c(glSIh~fj}gFWyRH;>7pe!@>JLdQi4qG7
z*X-|OQ<fUj!_9vy;^pFcS-*=Z94wpVlUYuaKPx5j%ZM#oHh1K};JRyA7qg3?z89Vs
zSW-$-Y^x30#Xt<^(Y>_-)+yi_^;;s9NdrR#&t`k9jO*OE79IzuQ(ZaMIh%?tk8I2J
zO;{7EEe+YF6#}btmBk85qX#=vRZ&@)Wot6R5<M*Szy{}-Al628{Li~sK=xLyb>6lu
zfzIrdOP-A@M?;`FtE5ZOc@uGaS`Uct#V<v+vfTrR{kAE~;~Z(WrLhBY#@i2wVSV!_
z;|oWHQ{BR#cr8$AGkM3gHE5})oH`y>y}Jt6Hag@{mRe>M9cO5rslfY=XA4VvSx(+C
zgu8a?v|VJVr+Tdv$IGDjDFvblN!D*HVmfJgO7shkf4hv>5FE$|8SO(YLpRUHBZffK
zm-J4>@WhqtjU<cRLJGU(cV)ypVb=7lv{xBvHT;+w^l@O`uK4txBel|$ViV#iqT$<E
zQ_Ltqu6Q5Jn_-eOT_@CE*vtl6Y$s{iUtzxe7%HLrcfRvfaSa`qw|LJw&u6~4_QlSO
zX+!p-u2X&93VdG=&&d8*W&JAm%v|v|uQ!3G&i0m5b&cPZ3r77!4ifm3oSTg#zXf+*
zlJ895$Te3KdUVll97BXyBC32k4a$zWG@Np#oVydtyWekk3l|ZPr3^QhGLvgM|5Nq#
zeUpm~h4YrR7h5)=RauAJ)9j<~mH!&`yYs^_F+cRbM~_gQYhPG3s;z(16*{}%a=5EE
zG3^IR`%Jh=Jtft*{7BzJhR6CMk8%HD2G*7GSTW}=D`FT9n$`0DQUXgEjPLrDU*S3<
z6s+VMHHKmUATEJ0p}+UI+}!5bua9eEDn+|s`LN1o=u>cD^N5d%f-{s4_1))>F%#*5
zPsG%BqiXc*ttr6n&F_)F6aU}85tb~HsH_oBN0mijUTkXJ@o}*mBsjgHQAP~Yd3ha~
zy<wq2^7_OkpD<(j6YiAKF<clq@StW(BPMEb(I9POfnDy05_L%=Cbpj;kyE~(d5wXu
zM)I7E0e94le!vZR!%#oXGJE5N8@dP53d@fyFRfK^XBe@%1x{8Fc-1bVfL&ts6*IH`
zwhgJUsg{hifhqH&-mQh-b?+tpGEm*~RkdyHDS4CI2(!QitC)qdM!7i;{7Q?_aPhUd
z(G8J&h}ZiLVRo^VfVG+%3_rU)TMzZ+9p-NHbbtNUs$qCFQRG>8;?v6t*J8x|#Ba48
zaLyarirml(xbC;)?A%qOWszcJ8p6QQi~9He>HYWeEo+4XwQQfhY7yEwn&W%%_oiRV
zzKwl5PWfnd(L5NP%zE6#aAT;ugz>GEkAhVosi9|$B9`BpdTih4{4#Lsp!#A*KC}xq
zvcF)^c7Q>*h6$gX1KMj1ntnIA_)YJvxd*5BQ4k=*Ml_}H*HPbfKv`oVmwM>{1$o-J
zNbMlY;Vznlg?d0drq-LLgxQrblo?yQbpm2jZv~FmeouZnVL|EJ<)sMvB6``iD-q%3
zm-x@UT$3cAp1nW37imAOeMMh{OU0hhT)$LUO09hqmM>^P^4^2P31+5|%8_J)vj7~Q
zS9HYf|DAJ38J?BWc)exN`T0M3FHzZMhZs7SwucPvSy6ody55MJ&hf6_{m^pCTmW<z
z_eQrUp&+kJz^<fqEF?TdXI|_NqqGjnc-5i!yE@_qJDr61rraGw-$0e?J=Vz>tkagt
z<y(G7CeBZ<B5sDx1gVQSJXLee)%dJ0QaS+&Gg+cQHM=nQN9Kz&bJ@tsHx2u+{)!V6
zLu2b^rTmF%odYA`;8()6>flRp7n`kf$NlZ03#s>I-WqW-p`jHEW=hA5OlWy@i;;Tj
z9k^Sp3e*G2`?&0Zo{_MLuw>0I&c{BVb8#}2%cE7$PE&AM2>8ur4gp-gHdeS;;L+Ez
z*4_DOs&2itqtm(AH<n-XOWpfI_(rb{^Uo_dxN*2DQ78G(*=OK4kOfreum$#g&9v7i
zx$F#8Tu{!*WU9{s$5v?1s3mfl@T|YTpZy_j-S!N@Xsk@(@Lp_$+Z9R;I`@VeXgF`<
zdwab;&(;cPb74Y87Wotl^Cu7V@;`RMWpfXE=T1PweXn~Z+X;I#RZ1K&whu}ymZP&t
zrGSRD`KR5!)8^=-j6MhRTmBUVqMc*io;$ckoxR-SD0rY5g`M~}LKZ^?fX&gf!>aS4
zGtX%P^Yk1o%aDptPsA=`_|>HpE7+|YQ0*DPTD`SeweXrp^ykmJS<08F_O4Ui2=eJ_
z@t`wU?u~|78usd5#D80zB09_{k1O%L3pG@qU9Ed7;d~o7MfFrBJw1vxCcJhSezj=I
zXtnb)EG?X%WftBT@x$f9EKPg`l#=I){YO_rsZ!HPK$A+1I|?P3l3kFIL|v-F-hwFw
z*MePj20iTPgSaxgAnmpX{5PBb&BxXSZNqQ&)Y3Z=$g8qZwbI(|30b#Z50UQGgV`z{
zOk=<I107+(Pg|eXT4{YB6z1+<Zgh#pi!4%4U7x@JwebB2M{jfXcU#f4eqw>dbj`LT
zPqKkzwh#VI&mDtg=v4It-yz(*rC{~SDduncP+{-_))mb%%))?DrZn!JFNO80wvZ8t
z5pqaa|NqXl)S!H(g0~`=o5-<gja1FSm$7*|EhRI7pzDL>6C8cyOmBHur*;#(4t{tC
z;}G||vVV;IA=zudHI~jzUMx<KMyV5*FCh_+rewO^V9IfcyMenp#+bHt3)UY_Sg3ME
z``Qq5wGSLlOKQuxvs;qFB}&B)oiwK8lXQkPcU6G~pRHGk>b`0ijS?<LiBql&AQI+P
z;yxn92e1QN46?a?0!7l_Mad2AL8PuR$Pg=akHEiOuct>qpF+ZQ?*wAq#b<OF@VI#d
z@K~3SUPDWF@HA%%KX&OFd9Xbd!>CD>tH_7YCsf+)@n*ilj`Z13k8s|ey94d5^FP1E
zM{CH9`3cE#9wajhWxr%UDN~@%R+=|(RopJue;qBVF%rXPoAn~Ims8rk;I~Q@zToW7
zZ>ndSSjhXQUM6h49a_(;#_I*lq?IN82mcJ^2nE%cXD!Kc;r_V6`4Sas)dn%#|4e{a
zmP1`6HnLDviFR=>@%<`Ms}9|cLBXAMU;&udMUdyiww_0g%9o1AzU1x%H<_ou{l4^&
zrg~u&M3n^XbO6dJ-S6;TPMQ-Lgu7=8K=T@wATXDk6hnZ_X%?|z{{6WuN;49eO<}bq
zW>$Nn`@^Jj?dF-wVZrc+$<N1z*w-4Vviv^Bt;kwkgOqeSGgM<RJ9<EUDRfu+HbgJv
zUJQCtlkwB;Ge!|Ym!|_W{-yy?%B2Y}J?1bu5`mDT41)(3lVB23k{NtjByFCSH<cpt
zmgryhYoSLDE#L4GV`o{l5^i^?%U;&=bz1*wY|DuD88&!}OcP@Tqtp6(7Sjq&u16KF
zc^(aoGaDA%@%`0PfrUtYt5Q4VTNAtoqsx<@ln9&keN|`N^lKd}_cV_>sZx|yt1dEg
z?m87>NDU+H2Ix^@W>W)Q&m(>JhdXJ#ck;IWSdy2cf>P{vdqI6u%EHXqME(klw^y`<
zKjC2EC;dBp+!cs}f8&Z-{(rok=RceO|Mt7>s=bP~_O9A9trkU5drMV~2x1FDTD50u
zwr16cog%SE?GK9D6*EEA2uZEf`d;VnpSW)1eja(8Ip44M@j8y@(Vxn7u1>Kcd}@b=
z01%Qyb1;)NCE`FkWz*1@nUec5A#8J6YPZ&~&Bg=wCWyVtdw{Mbkjv#c!*8m8r~P;&
ztM$BSdJk@HA<cB#Wpdwa$fhVm3mjPY*kmIafQ@1G8^m~!!N}E>Hba=s1^V3C*WW3y
ztaPP&pXW;?VX^;i5f)6dbU&H*@dJ)VbJ~ix^&iez*~T+~<s8;O&q&i+ub06zOS~8r
zlc^nD>;Z9P&Z`_Mw^1`HDGgWo9MX0<G$iWelxo&zS`l4_ia+-2v-GaED5VznHPYLs
z^-a)&_%~jB?PT@nd_Z>V?c&A(5a_FTUT8O%4WR`vwh}I7+2tI{3M(jyTAkUZ4ez@P
zq`8GNPPj3lH3dc0WwBC6Q5;Q<{BwdWb|K5z-{A-qlHGCS+__!_K&Hzo{;BXs0eDfr
zpy-AXQkjN){Rt}7b7maesK`zZ2KJuqVFL(kDR6_u-XQp1Q>V~|$RBhvlI2LHodHeB
zyyQZtw3BaTlG%?}3}@T5fkKH$K-!hyt6CeWLNhMR<LnmZC5DfgY<tU%Sx*{lAd>q~
zq0y;P8j@0fsC3ntE(MAwO=w<)=d8Rm)S_!Zoy(GzGIG4tl{6br+dkG?r`XAc{xI*^
zSfZgI2fjPmE9sd*|E@A$jL5tts?gw0Wl5<~EmOCW=x7aO$VRVCMM*Fp4aF6M6M*}C
zh4~O0haq~|wEsXE9q47ER@x+vJpvhCiUNhv?73HF&V|Tp_9R6h`+fY1gzihd3P<Wp
zBV+^d=(tYF+`iMs!rRH!5L{<sg$JKNY#+o0fT80c!CBnVdAP_SI_+TQXvzXXx39z4
zdLlyj*X1;lV^`gV)Vl_Y?0o2Wk&O@TJ0RF}GPy@^w|<*0STUspXmZ&t|7p$o4E4R0
z=u&~((R`35<qBNamiQo8Y8+^Zk@5Ti1wvqCKq!+r;yZZ}pgDCDd^q={6cxA==qCO>
zjbWm%e-U3~uUGaNqg<T#nGkEJI7HuH04n?q`q;&H&P4W@a=0kl1YWwvF_z%l3L0+x
zr%NY&qp)tpPUhMD2>!A!_Zvv-1rH7mljR13gPG<#YsxzMQ(B@ru-r4l2HwKC$F%CO
zk1n4rdFbw@vLyPWw35VM_TnR&xXg-mlI}|AWK?#y{<Iz%J1{NZFnZ~mmwR4s&z8T|
zp#N)rGsB0J44KR1#`+plDUVg76jbG^b{8$U)a75LZA2zbPp29D6Qv{<MT`V%YD^3L
z1Tt%cot_4;{_F`38Cxsq7MNu!^s$=Q$pZmEmAn<l@M}%<SFg<Nh@3Mk^?({IvWdKS
zVDWtoK1YbDBJ-bJw^ih(N|M~OdhxI$DzVByXo@1IYa<jnRF-x#*F=l+>T%HLG}TK#
zgf>36l#EOm-HbVU`+-trd*^8|%CVtc#H7Q7p6FRuE*AGAMl<*tYxLbqz;o2i41=}b
zKQo5@ZF-M@AS<`Q^w@Bjo<dS01!^^m<yEsj3otW4@?}EGww0`cW*b3XN@`zk(S@|n
z3nvM0Qxe*rntnx#q#F+SmhW@3USL?i5~X2P-C`1FxT^Vu%wHEm8>~e-8J2E_)9=5c
ziEiBf8v#?vopnlXDCtzkROi!cz}Wq@ESWK`owGo+sVPjQlZi6q>D+F%p6`V)z|T&;
zaPe()X}<Z@|8FsU`dh<@2>9lAekRO*w7^U3G(t_bMe|1Ugj;GqA0HWrL>sJu=x>Bb
zVRkOef4MBnC`fyK{U=aB!`k>Kb<b@OG~dwM#fRylf)5TlDo!KheDQI$m=Oj6LRWNQ
z@82COe+D|U90g2gD`~dqRw2Vh#)@m2XsxYIj+<UW-vh@7XUAIK$T8ne+2;BRZ$okd
zXET8%NRhD{C@!!+)?oHf12#G()JiriZMS_hQle3g+zn~)^5=p5?~1N7=(cmlh%!N%
zYJAJIe~>Z#mDp3}eASc;kEd*jRiZ{Y?~f}VR?)S3p+kon^P7Es{n}_z;@n{KaMG;H
zS#uMo!}S)ttcdBJO2R7%?dE2Plw=+n3I&Y!?_WdQC8rcizpKUdmh2SLNwzx+jB=8t
zKi~of(r*<B<|L8eekT?QlqU+U_F33)6&b-sD`)7&qn5McUOvr<!?si&g!~NBb%~!~
zINFK;lQsT#rC%wwJBXnOZf16Y=~SWE^#PDkg>kNuAUVL$+~AJwkkd)IoZ<*Rjh-PS
zUJnd+J{*tfatb$oK`KSRJ6wrtjVLM}@GgFDdHI7Zb(|Uu3l0kw!HJN7>k6SxNme^>
zWANCH;$^vg-|uIA>OJ_%0PwWOBOAH~!X;L-3Rm~9pFab5gJ4>C17R~U;vS{<#m{z)
z@YR2v0ueufG`t?ckY8sOn-A)<oI9Dt>Bb%I@XBcU{IyTk{NEM3$RR-R-HHen8_vGH
zzUXAYWXHrkKj0kM=QLeJEXh|r5>cQ<R6G$K6{5j<O|{PbIglJE3(NJ%^a${&%`$sC
zfZu60_*GWvRACmiZK&@!X_~>)&eCxNN;am53g-i2ejLsSjo08C?6nFVt0Slct}xo@
zm5RInwbRU){SXqWn2LJhG3<@@vggU|R{E87y3C_oYvKCO#T&7I2X6g23!mMmY7@ol
z75M4A3sa{5?6rBy1FiSRU;lPpiMdVa(n79&1*Bh*8K6E{hLa+qgP9G4v3O`ow2{5@
zSIZ@_24F_Vt=K0`O_*k5#x3@s*~+;S+hH5^YGSa97feEzMGSIz2LM0;a^iUWxvX&M
zY8S^SVA{l4jL!UU<ZF3OXyW+BwHacFo}aMf9Yl1s*t^WR3%B@8`-)BY702Z{%M-;P
znU;6Vb}T!1w|a&i)I9021hB*}eT{L0S<<tVyxht0pZ~k^9Q~_dHM^TAfd}`(*Z{u+
z?Ir(KfuQm2KcVfm#O(L#YA)5b+u7XqVD~PdMNa-tt<+xW!Jd-wjksMQAHC)86xcay
zdN)7yks-LJ^B%cy5E%oy6*z_0ldpm!{7c|x)?IS}3%sunUN#mQC-!u4b#iYt7S7|M
zH|9Qu`4?~7=E;r7%pZw<rGxP|MGXDlRL<<MRdAcs6s0KvFZ)e>u7<A>ctIK~^1_Gf
z!H%pC;f6;Y{mZHND%YkME`hxGn*E{_g?Is^>`3|n@MYZk`9P%o<bW`K26$H=w>(D#
z18Fz47?M+Z6kR&a0$(vpIKEu%4P>jy9fH6#GW(Buz9(Oa<Z{g(ekXO=z?irCu&yGt
zDr2VKseG)&B{Ki+qd>P^94wvbDTnUT<e0heezoV)+`#L<i{2vXG{z5OxUue9FZ*?B
z@0aW1v@S1bDIS&k#zEDuXU|8LkZHfi@rFNWN|lIhB;KO1kr30%aR85d75!8*GXxgm
z=GQ6EbWwtAikO^xIH)!jNVDE4`yzYXmo@GGbYIXnRE#D&Wud2w?VQb@?1s-Ka^SmI
zdhsLUtQ4>j36yv^$~XMDweq6aY)ajiEJBd}9HbEP1_C~NFrw|&hEcM84_=gK@cLIo
zkVuVdJVkIvcf|$L+0n(zH#SYD_htKZtNSl5=v236WdBs?Z=m@kHPhE7qDNobr{a1c
z_P+1r<>lD5zl`w_QZbWjgCJ^*Op>GUPlRq|Cw6r_#*dPJIL^ME<1&szV~uGY?APqy
zTh0=NIf8P;nx=`h0uHJ;BKQWm)}Y_|T*oTYC)}GCaM8Q#G8)TSd)8)T!WCq^jJI2K
zcv!>?rLDunNf`@z!nyH<oTOUkUQSw-T2Q>tze~1P;;%)rpR(jw_@hMaeod!{DD>f{
zovX4jz0*mitqpqUiDV@_M=v8IMRf(gm$)iJ11Y!}iNq{W^hdO&zL3t%a*M(?%Rb+|
zHaB)=ZI>>V^q;HthdLkXLp{$2ncP$h5AZZM=-=Q!X5UK^yPD0_eI?Ji@H-eMFu<Kt
zNdKo0IOg0zTur?-v~vXSI$&^S0!R_>$RO>8xg!VF&F&Et9Qqv~`yU-;HIUV;C%wIo
zWWQ(=&X)YOTl9|Tcv`&23h$(z*x@^fzpGY3*S2#Kz`Ergj?AQ)qr=b==<Twm>`?8D
z69JPHP?{Q0lB3Jv`-L`}?{(4@*;6X!H`aM=GT+yBep|>Ef-4fzi)<C{+cAoc4(3#Q
z=v!7<Jkf_h`Gcelmsfau@9M<><uO5avBPVTHsRuQJFG4`rSw|9QF#!fJIPy9fvk{@
zmG*zmu7y95SH}>yIDSYE)$WiR9@Xa$mH$9pefuBhcL8x^)W^{<WdO>4iCqWXh&?wE
zbiM)2`6K8x1i~@@4SF}OzL|G4w0=tB<UB<8V}9p%6(DmjKrF}4&mRI?5zt{2tBJO3
zG^@$uoBzK)uPGmc;bHdnYpOaWAT^cPqs#mqk9zDxK8K~Frk5hce;=xZ<}YL|Z8$`J
zSZh53fBpw0@#4l;jeBUMgY;ifz^nE9cU-PfBNSc@<8RX-#qQJ>q*%+`a2swHI&($v
z0$I9ICBjOKcc6prlP*eP@%h7oZqFp!v5!C^uP>{ByY9V3U9gRm*LuO}<dK_aNft{9
zxxwk}A?U4YenBZo4)6V$rMfkWp9aBnmVHwwQ;5`&cg-sn%Bpl{gz3X|&U=c4dL6q1
zTK->aYsT--CC*elG^u_@XW#}CI`2LOY=P_sRo3lwtDra{Vf^;_;|A^A-ANCeS7ytk
zf*DKuT&UrpU~JluWtZcsWL3<8=M8+GE91>L>%4kS{S*wuB#VEWQu*nZ<?qC_%<`#Z
zt{MSLpQtno82^a!jsn3R#bXpAe0^tHv*yz{hmL%yX?<;#6J&KmuPi;u!6U88uw+Se
z%-7>(!$oqg=@hS%Q@KrZK`=HtYx|mTtBy;Udt5rRy?}(o<F*phYOW{tjG5<7WUHqX
zSr@`M6Es4$kZ`lJip<f=tx*^&DIK7v0H#jm+EL`=YiMw3YO&Gz>=G6rycEX07#CH}
zt&3wEhL8@9qY99>5f7Uvfdnr}iq+aCfX4y#4PhPB;T~WHN>Sj*IK%Q*byI5j;t0gQ
z(rz%!_4p&5fai}$lg4^MipCm)!KzL)>G#~K5f+b*zvLws_H;b$zm#rO)fjC`j*ZoP
z065}1s^=+j;GqhS|BkaxR2#~Q=$W<ZLzt=_MWOu}dOmBb{_^;AzRV^X?n*OR3^b(o
zT1DFovRHaxw<Z&#So564P^KJ_v&$OZ(qj@6H3n4aGevgWQ|T49$u?rIx6DhqoGNtZ
zo5xB^RYb(Jq?s~H10oW(HAP9gIVG+1+_jmSZLC^0nEwKKIHrk31259Ic2wGuRruAO
zzH9M&+z*$DLzv;09FEi+Bme+d*r-$<cz!D<Kbg3cdk@ss8o3<urpd2QSlGNb4fXqm
zRZpw&ZUZ@Jb09)I(Xo{h{}sNWZa_}A2d<Aq31d<(#rBZ0@R+Qb3;3z*`nG}!#Iwex
zw{anSe9aAMbaX_`Sp!$=RUIzCxC@X92ldFC-5S=2`)!n`KzC@grZ~XqHuU>_I%ZBO
zMtd}N^3_e<!>ES${oOeZvTe+)fR|8WZJEH@Qa>!?qHCq8HwQ_z+R?ppHL(P?gbMvA
z3BNE-Eor|}?s$KrubKLOxyKLlm505d%Lx<Gc?}5-KMX@T5tdIS6;zu)PnZRwR4RRI
zcK@|F8}{U_-6WQBr@dScPWt@sJ|Jz4kPDjdYM}R4ns+<X4btskycC#ej(ptWNC~*V
z$S@E_pMqZJx*WO_ob-NU4`=?N_dtC7Sh!_6g2rQo1+x-QuP`d{T@{)9n^dyQG(7_&
zDpas@-fJXt#-1rc=!QRX{)mCN+F0Dl9F2$tu3Mo%xFR0(J&4+x@eUlr{5`F0H=sxV
zAbRopJ*n^XI)0DQ-4o<FLWZpnItE2<is#q;HnlcEl>dy)ZLWSWDMdF9b>qbt)s?(7
z78qi`A{3`qMdnkqDfKk6|Mm%JY7xb6C{HK&X5LEAxW9)D+7H9lV5f}dm7P|_Oa@dj
z;WheL=-(kV<=J+?2T(YlGK32AOdfv^$iN5)2_WRfAfDo@CY;KDL0dx|Z0-9}-QabO
z{dZ^QX1gE1GJh2FJxeY!iMsm|4|0OBJtcsDUH<Qi{VbM7Uc$lgjBvD9S_%0JDlE2j
zfO79PwI=8K>?jt}Wc^-z*WxH7u5=aLZItM*ScHbSif-iCU=6I?rvgqG@8^ioiSm5D
ze5IEjw1@gKiu5fc8RgCc*r{K(gC>`wm(y)^v4jr7p97tf>t;C%W^=BFj|>7WLpm3?
zrT7#qAva33(!TR|t#*aQHb_Ghg!10hCFhyx4YDuT&l!X*Rf%+E_xnDDYL2YAuKvy2
zXsb{NJd%*m8O3B?%oa2*59XbVklkX5h^J>Di0$u>tBkR3Js=iM4tuzo*`)f_3b^qa
zRe!ih-`pcgaBt_mmg#*jVhy@of<U97EKFW|S`C$JXV!xSdI&csxS!7v##1$^=C^IL
zlg^)jb_dI>J%FK90ZseM4hp)u7ii4pu-w>G(|a6K7yA<0;UMt-`7|1arG8-j!%`{u
zrU277`@+c6ADt@Xt{zxSghB_lj)d$f<e_j7bbBxCOeml=2bn%1Vaax21w3<k*IgC6
zoDnce)yv08e%bb|d3xVFvutWKzvRUOjNaVe;I+Zjc6cFcpp--pyU2hoAloQVE{|7i
zCNPXV4iE{qa+#Dvn`#+p`6WJ;U96Yt_#kt~OrF$lsg3MUn_jC5r;Kqbg?C((+vV`5
zY_e>c)ur)zX8oqg;xnuyz~CYmuxT>pUqJ&}8uN?P(*_@O(vJ9f_R__r_*%+Wggfcd
zg_!ruWO|sl_|o)PZ6>KWar=S$$};t!A}|~{ItWaU2wxjP-+(iLTsqwPLcQbN(96HN
zcIS_2CI?R8P8g<(E(`7E9AiwcNal65YE!|nDjo@|U8Q(+i|TW+i)?hem7DVyUb}9`
zYaLw;Q<x4`O4ws1Rp<|9+}zVhzz^0?otf?4l;So(=gpG>`iPu=zXk?o$f!aN`F)-z
zfX-<1QQqJ}lgFGi*Ei+F(7&jvSm<?k#P`d{@$=nk3^rwwup|ioBD@%T6`<BX<9isp
zHrR)b`RI|OQ-$AZX93nhnxD(y%OibCq5Y*Ry$d5@x$#FecD=Udt>O90RsQ8$`x@Ws
zT7bJ6^w;XgjEaAqYQh6#(4E&04=G<+A6knC7MZ4@sV7j5)#fT&Iwf}Y2eC?m4(aJ8
zMtg%Z1fS1*x<)lGVi%lcGu>M)N_G6IOq0cAf~uk}`-Icetsu~P_w_FqC{2}ZfQnyC
z7UquwUkfng!T;_cw81s+?lfjwE{o1dwo6cdg8ba}-6s077uVKzbmow@OskCLX_+#z
z_@5*6E~?P&_iNATNZC;cc_3(~c@I9mx(i~yxm%9~azZx{`sA2c{Bw~RE>7n@?y;h3
z9>Z(h3GE-Ow^cLhK1n&-bczCaJ=lEZz}!I222hX1c;{TVZ6-p9GGaE>ZUQ5{H=BLK
zUR93mETo@Hx7$lKo$PPcyHBN<O?}5HTi_3vJz^LMF!$Wm3}Eq{tT1j05Ot8Iq?3vV
z3d9WU?B~=~LVSxTz(~#3e}Orr&W*^gc!D35K4rX}cI8_;6dI?fX&v$T6P^NP%+)>9
zm8yy!sTeTnojvVP4am1yO^X&g;~uMdu2mHnUTVSB8n1nZ>U{+zOG}8QkI30tCk=Z`
zcd$8@>JR6uyKGwW;Sx|r{w0~x&mD8#`%$V>Juhl6<tc6W12_k;NJ>CR;q!I-&}g~}
zgdu(u))&-t=a(Y|Y1nio-}>U`MT$=QoL5G8dDdrPw`48bF{{-jx8rOIvBX1eYYqgk
zs<B7y%g?eNo@<cJmN}N$EZ7Zol=Gf*xx{Yrd3slu#Bd(LD59u$?N7e^;lD0KVn^dG
zVbr+o3Hv{tiev_2R$VP5R2W6N*hPKovV*puYrTGBQWng!!t2#MJ}feiHmCMFn5`W(
zHjx{+Gh?G_q+kJL0?=!`KxuI!W##*qX-!zW*N>5FOMRy7wq_HB`Yc^_(}<3uOONdS
zZ7L9MOZL3hEbaYtx0ppMRl_#Zw;2J#z~Ra*dipibTMP#+3?1!CFu@m9GQ$)ki^0z4
zV~~8$Ol^@qD@md1Od&1}b8k(bF-uyn!W<$L)|k3QwTdP(uJJQ0z|;2EWa4(!pFo}X
z5}olxmhP_G3LQ#)+?OqAhY)VBtYp^H=(X(w2Yi;A`vb!^N1MA3(!n}^y09F*48eWN
zR3xY_VU)kWKn=#y3s{Jj*=7Q&F2vV*t^zmSn!tU{o3X|P!YSHKNyEQ4o#4U3G?XyB
z;mmly%(Wr1fH^s}$2b~j*I?U^REGfDk)@p`rDfKHwdV!y0T(=dKeyRiEj`gh={IJ<
z467X>f;usRqW(ux8K*{VGTp{;d}=`14FgnDU=rc7)?xgjb>c`ve599qV>4cUV^UIG
z36E0EU0f_nR(s0Um(5~`^m#KcJiqkhLM`?i<;96mud7WNJM3X~9jh<@%cOGCV#j=1
zGy~_)Qms-Ipj=XWCMVBfosg9c0*%(S#2Dtj_Ti+r7kF2C6pD#x#oLzZo7HH)c2U>1
z*H#%QaTXuW1i1;Wakd>syd$BGQ%JD>eHM>p<_UQur#p8+;g?^Oo?#FN#qUH5c;%&b
zpOzk7W}@Kf&o~4ES_4i~as%(kNt#t8)5KN3P0awLJ}dlSVwXFRTd{_(nbnb`vfh)z
zzS|N<b|Pe(Nxu`xVYV1RUp|t#W$V#u(|E?$@a0^-YYIzOqg}IKb7a{<R>&;2TeQB$
zGmUiVx<%>j;pd2uDU1hmM9?8#QlbfR$D?oH`eEhmzF)Rl!*_JQz+D}<!}Wi!Xp^#I
zJ@=MzbUX&u*5D<csxl=G!?s;UmU9pZmSl)J7g}Z_ZN_ICyQcMHi5$i=%fpuU>KdVE
zAwTYu=%|OQh^DI_WdB&Avq_Celhv8vn2PL)BnhYOVgG2`52dE1w$fj}R%%;B72OWx
z;P9y1sGu&+Nv21#zIkZ9^%7ng5^d8OSYECbP%&05W>&?i-z3<Phgb2_*AMM(;?nEd
zwCZ`dW%hJ!gzJ)5ZkrpJ=FYBveIi|a{HtIL#Dmann8q&gomk)TP--lAM81<fz~s27
z4HE)-!XT1yiJaHTRmUg_8##qBY0jkU-4Rje$twEBV%KqaRFfV<u6q{QPQB)eSR+hq
z-o?~}q+hqmzp$AQaT6g=_O3l$iEros;$h_rQEU~;y~wOtci<Z;u=A3B3KJA<d}*(y
z{;;o#)hU69)1S+ytgLRvV3TcNw-R3o8Y(X6-Tvk$za!cgWa-(<AgDOO@S!9+QtZBO
z0rK9MpX%q@kk78u&`KHp1aurKHaAn7-%ImNrFq0z28+km5YQDCk)6J_Y?k%v(P>6L
zveF5H-?UUjjcpCcdgn2lBst`6)a%*U*bb6<`MdX%#YznbTM@iFcm8Ctl%)%;H-3A<
z$|3mz!lElk@E3MgD;&9xjL*0OJq*62ks+lIT7t04$z;ZUZU%Jhxd1*Dn39<l?3Tj%
zH~^ko`rYhK?&*LLXyBRlq81X1Ik2f0e!(;(G_<gO9Xx@%9Minw{yPCcDc+cP)E45m
z735DNB<KVlOTM(a+oCci>sUzIUj_Fj({3!CQ{in)@L@iwU$(}nBP}G<A8<6i`CDT7
zKzkuxNpbaw${Ip84kAW?l<u|s?J+v`^^!Q8nu@@kXx@8oW>TayS`tqA(`eO5jIcV?
zP&!Vbyf3H796S7<@t@8E{T2RRn{t0G+`l)cv~qA0a$1(Xny+j6tpl6llBIE+_C0+-
zNRLTh^wlOUQsi9WOb_7J=C35S2d<ToN;mt^wD7_{OGkj645Ojw7}{_cwlMu6F@zF&
zylf|GqT*p56N3_fLEb?8e9Qv*3~&!VmtMcf2F}W@n*OF=Qh+~cKmMD|;0-^T;viB`
z%kjo1=iwB=7#<U^^_w91Es^26gv-!#u2nUDerVyHb}Onl&vQ9o+;>vvuvIup`M1A^
z;lNB`^}e(id}6-U+R@P7qUD7OvZ2fT*n8`+x$WWTU&lKmJ8y<7(PnW1Q8lV8nc`@A
zlKDTp_y>KXw1)Ju6&X9n&DdTWZ?hb-w`xqF<-^`7{7GUd?ayR=u&wocn2Jtb$BfC!
zM?>j1X@(~kAfR?OF0d=%R4S{5V14dH$T#RgvJzjBHsjP4&~_A<6)7UO0wF`vY*734
zXJX#1&(siE;b_mRN|5?*&h-7?%7LytP~*-0_-wO_s+;IOMjTQ<Z4>CcXpIWxh}_*@
zn|{qSD9}$xEXPde>P^;mKLT^^d1i^?UJPv07B(pW2nPGe%VR^4$E}gD<VK}dd)#KC
zGifdnbJ9Wqttw%1d-Q~s@;fWg7=13U!cjpl3A#7$$S9)mt&U(q7w%Gm&KL)?f2Yaz
zYura3%?z<rYWlG7xI$<p-jXMEWox!_0ZV;9CHP@U;=QD1G-C>0)K`OzQ>Rdok;bH7
z!qKcq-!z<UZy{7E+^%EnlCFIFjfZL8w%=>APty9{Kc~110oVQdg=cA&JO2M1Ny~+|
zzD#IL{~h#VjlWy1U(<_8YZpa*DF31KT!&_ndeD}5#G~xByUd_@d?_m9ReWYqvYW<%
zO@T-1wFNzRXdEc0?9lbFS%Z3<2EP+8xh#8!VC5Rn+?(Yqz<T3j)Mx7Nuc?I=8t%e8
zaMc7sjJbs5+xP({RD!IeUx>EA)yL^02N^E$5*?|x+CTUBRT(zH71+N_)=#SL;vhT!
z_zk&42ZF(n?WWKg4gQfM7R&mnfU@UBF$99H4((t4`e&8tfTt99T@+q35i@jM^rL<x
zjRL9|D*lx^XTmFEd7%sUI(m6YU-^J5=^)eXzhBL?kMFfPZ&c4us#U4kxi9vzd}Wl%
zS07?sG>Db`)Gb)2<~K<D#o1eLR;TfD*x|vFpck6;V`5w}ZN0*8K1(0E55viHqW756
zldg!Vh)@rBSnw;L19sC>8bcvp>$g@+2G`m{oZXis9QO@Mm-k6qLGDn?iZ9lBiiLqb
zzc1Yd;ckj2v@V&hEIP@osT&yCrZL7Fk2Zyy4Ry^r+8%aG+>d0Bgaa&Lfn)*m^ei0d
z>l*CZBh+;P0e_p0NQMVq%B3a2G8&lS#(yT9SO2aOB^Ul)N1XrlfqrPbUm`usnL+!V
z`T5W*EjNkCngOc<MkA=Fx(toJ<6*Hxg&q8?alsIz>qT89{CjsXsNF170~frvbP)(D
z+NTKUd?xS!;TnWi%S6C9PR_gu^Q|FdgThn!Ypc$B<QUB%2$K)4k~f1MWGiNg{P$K0
z)5MHj*V0J6c!;3;DdRG!$>hPE^_i@C?4V{!c{K#;1F>x#PuLkBw?QFg(~>nWWWvz>
zbOuuO{Eb{CF$VX2uJ7`Xg3g)3dQ=A!FpP1HI8ZNRJW#Jj&u+QpFY>liyqC00$0^iC
z_GFrm+sFt9aD-7Q#fI%~#Gsx{pI`M|zYsy(0X$jDd=w2}z4(?e$v$UGdBXr)m4(I$
zyvBypGJ)^ZWfKjc!UkQ;u8@enNzBV?5_N%LeN_tG&}In2xjJO6DkxO>&@jNRc^KzW
z5EJNiBx%rUx}M)f;yYex>=>W6+li~0)N}jj6vGA)%F@eHE>3<TxwqGC!uCY+$74r5
zWi(JM0X1f_2SSln{TgAqEtxX+Nb6RrE*qZ{5Q{_MuW_Dn<DFbyWvx(OIp)`CGwUN>
zD(DP=N>Z|Xn-rWZAI@*kd{OQ~p;{Z53^bom2L%!m^Cfx<6ei1LwZmc6kVZG6siYD4
zs|WioAHxPGXa2jBuE^zUfZYK$@BElz=S04?IdI7^gHUq8C)@SQ!V3(w2s>6WlLJzw
za|W}4)Hv+~iG?5oI@jp-PqZcOk2x>aczT<yNwaj1V%#h_t9zNO7|a-sR7t0$($?h!
z%loCY+uo+@<}gxoV@Vo_zt{KHBgE6>;jRX;5xTcMll^A>)ed6q7LL#n`ainM#iAuG
z`Htop>H4@9O=g5Pj0sG+c4E~*@%1OuGDi1|59T0yt43%J|5M<sEh@kf{;J*bR8Q1&
zW|3acCCUnXGp#y6zl)G_KdB&}^jyk!P1KY$Tzti@lScD5meX%lAqhOjakC${aDh4M
z`!)8qOE!+imDMjpUP>Lu9Q*wi<DT95(aDAozQ{ti`_=#@i@_;CxJj+wa%#uc<=l*N
zU`%RnZH2@7tS<Rm4GccB4`D@%XC(JZQkG?8*J7SE2PC~{A+{TwiARiSa#P~*g}0$r
z|GUCzM(9c|G@rpp>7O`a+s<@qzWxE;=U->M1E1CBKt7Mhz(f*O^$+v{X>Wdbj_Ci_
zdRHkDzHI|K9kI0D<@LZq@tvrI<mckD7F7qr|EvH4k*O`_Yp#P4?)>Q|NjA?V(uUCc
z{+}qL<iM1kzj`xRZYi~<v!OBBgozgUCWy?3E;j(Q=4N`4q%KFQvLug3txf~7|KoE_
z%Jpgr(-$&2QXXIV1dpBv=-_VA3OC!Q&h;c#AYWH3W9+!ro2&(L=6Bs__eC=zk}gLr
zTQj=`S8(i7&fTYOZv#~jEF_pk3n?oddAkbr$IXrm8f36to>AbjamBWW)WE*BwPjJc
zcg}0{e9<=H1`q&ZJ1g|<W_a{9xWF-rG#BZOP$1>vg8@8U2|~J^tT9toNRVL|4<WJO
zf!XrS0VH@L<OITAg)B9Ih{u(tLC~Ic_opnVR=`&S)yA1FrwX~w9q?cdNT&?Nw;CZw
zdCbz6T(r0VN+=k&qx3qLjubl(B%aqC!i1p=PhP;JCK8r6*AMDf47l@D>lPi1rBMJD
z9g6xqC|?s_qho#dX~-qFwOe)%M+KdU;q+!`+c0~A+xtjVAB?8Q|A))F5MyZ@$=Vd=
zO!!*4-GkaXx`+7&T2@sq#%Z&yrn7^aRK!etIB2aYRRJCE2uRAnhSPoJcBfeC{O12f
z5V38AEbc3J0)?hm46_dUn4qof9ZrIlRMwsK&6hv86}CrEcH<KEw`em-GBHS(@tDy5
z&D|B~nlUv62)M!$+k?rWbAyeVcUxvJ2mSq5iD13P#?~pUhU2FBw18sJv8mHj8Ql8E
z$Jhh6dq^!L2Gk9km-&9WyMj&a-=Q<6^|-v=*+3Q=Oe9RpNC{+H)F%^nlUkpdYLrz}
zI7-x1KEUPXei1Oc$Fv9j2yy`)ovLHTi)!_N6{>TgRjbKBB!dTV$B0KTzz93eC{3(y
zmHkCkpK5Gu8MZ@@xWD(tqOJK`np-CRV)s?$bCzBIA86kG^Q(?3w+wO!4{a>&s{N3Y
zsWP{I(P0v>p?Y_E$2?l!!*Q~`(oe_8!W_jZ+7IHF7<7U=C%f0)8>_EW{xOMl$zFAK
zl;KLTxF~V5^~qQD&VSxJ|1x3I$0K*ct1--~4?G`xtWRn43lLLR!>2M)a5kGQGl%<(
z9@#mbs*JJf8Yp;BZ|`jOajRg?UBcdm!d3X(YpD|seyBl{KSL|(Tf`4!9qK!PLA}>P
z?s^-+|I1xdyloN|Ag1uK5*};ToN6%bifL}grf4`@cSS0+<Qg|XV^RdOo_NQ-!IeUn
z5n@2;*GlA(1ktUh;LcQlmz8-_!juVs%$?C7ZeS$eByiQrNK3zY!x*dVV_lgg;<5Hi
ze&LCCIh&%`m=%{<LGN^m%Jm8&P)0N(JFjDRk*&++$O#cUvt_NEPUcSVQql2gH8u4h
z%1>eQCr)GBqQAQ;@1reyURF5L@{QH#zs&UT&e4CAw7Y0;=Pi@76WG@DH=E4zy^9-L
zm<+lT!Ge%)rI@WrIbU*YCJ&^O<_17i-hseB4f0i6B<YBs(*V75V#Q6%dtcoo09HMD
zQD!~=HmX<NL`JC!4qF4gBSvt-H+3gF>E<cvgDdpvh6E&&NH1*uc*-cdr_Nnd0Y+zU
zx2@U~16ymEJcKwd+f}GPoBZ`4B*I4WivsfHLBtq8olIb|8aVvH>4L@Nr2v$l)eER0
z<*La)w?hB1T)sQ&xcYT3_r-KTqP16Tz+?~3v~<aO?XGa!nF!*_3{Ou1d+U_Kg{lMp
z)7is(#TD%tY==r9j1CMnh2lEj*RI$+^OC^~1sYTcpD`Tu`8~f|az8^MqA8ZJN0<CU
zQo<+2N>YQ3!(m*i$GndqTr8^Tv6mMD*)l45P|^A^CoLaR;V<)_Y##4GJu0DqCxJZH
zVPo*C-`Q9G4}PnqLWtYLu%+tnXv<%HTE)mvP!Q#bi@!4o{oU5P6v<u_4#8{Oti>i8
z*hqOQsO-s8yd4SM!tGrjzc`EbVmF3h?US;eDX=xSx94(Xk?)S8B#xv*d?f|ipQEvy
zSiMyv`R$_0xHG<}Io|Evq;(!zLedD$BVPYOJ5;FuckU|i?uc&00#<yUiA6i>@82bD
zBhp>sq`olx)P;H1>CoJN%q4h4vF$znN%18c>l+Z+{Y$n#LTvdeg7Ix<J0?|6py)rx
zwm(=hVbUCp3Cl!+T!ph>))X<>3d%p?t1!zoGx~a#gTa8aMdFE0hWkvFic!?7VsAYm
zc0w`KugWu`BDR$KW3LM~w~yfABxRb1He1ligG|+kwSaTv@+Pwt_6lPASdiUPAXniT
z`oHk&X03oezQHh<bZ+wyA{68*mtJ)%{fGL<!L5k4cM9A5w?V+sG!HuFngxCmt%F|f
zy;Q=ToQ;&k>R&)viN&!K(oLwdcJy^NcXUUaz4e&a^0qr$$s&<6IfVl_Fd_?C13-y6
zD+%o?s6V*m(v_%lxm7TWgX1zMLt~NKT89;ZFS{%}NjIwxNkYSFOM*e_R>ujIHFvQG
zRK%q~0`K+yE}9kXSp|m&YW$4w6KiYvg~U&nbH1n{{IBC7=#{{B+1_9YVj5R_Gveg_
z17_9ZHRbe&BjsT)ddlS3qN=o#^*`BKXKGm|X)0!j=o?i=KPxuPcQ<cKYAF^eZW+-P
z8S(v_<hQM?t|^@FkpZCjV~!_^z%-WT+i15@!{LB!vkZ<d4lZqI(LpQ`s5$|3>SYwE
z2N{bF3oT&%86jZ5IJ5?ewB1i?S3k|%j9p&PX;2L+^11=k<V5w?R4Y6?5S*&zR(o4=
zJw<6%W4!x+R}zpcmkbmMU4YON+e?D`_l6qIC20ymJMWM^HKoX)I1v)@I9lmFf&2{V
zmfPb<J$bLAEv$iIS8<M|EKl<FlD7ybOY_l1>CpsUqL9)GX4^wpIE9d3kC-;i7L(si
zCfM!ZW>TXGA(EIjYk}sJ2~Xik)WN#-Ip$F_zf=Suuy?Bh0zhHx3acis`&?*n0@#7P
z6brCEWcpjZF42L3)e9?jQ3rdlUDU_+7NJa=q_wJsXGR+mj<qI)Jw7<Srd||~y=Knh
zmMf0#YoE}bs!*}WZmJl1mxyNF8Bdcd6rbpK5aU<Kft%Rcq)4dr``+SUGGh|=A25lr
zFXhJIcbQA6)a_?(WeVn14CXFpHR|HJ>Xo8lop&$Cy8yZ*dTXv#==i-$FtBW_)Dz5Z
zBn?(9U3{<~QcwG_`;#+IPcmiG$Mtnz&MEiiK<EoC=+nR~T!e)rTSn4Gn4<E%!_{|F
zsRR5JF)JbyLFT<PUj6hc*`+g;5JO2U+wpY=d4(Cw?_(}*ajwnmNzE)6HDNgz10ex|
zG0)do1aH%L%IwCTJ-2S!-6APUITNVfV~trI;Kepm2qSejLYs2CHl(<a1zz?_s<@@)
zVE>3Z;2(yyt}!p;VY@W3E*-gX*Ll!yM2<VtV}tXDC)upZv7}r#M>cc1v}$6hV+m_q
zbn14SR1JOQa|m(%^RiTj_0LqY>vSG#fTgAWkVNeQUl-Z<n1KQ&Uw4>MHz@{FdgKT)
z>>iGSWTB`65ZQF=UEruz*hPSQt4qh`y!=0zz26@vg-jsq$6%SO7VuHJOPW#AQ^TMH
z*|iR(7nu>`foxrUXx6Rc`e!Tmn?6bf(z*X|p?=CGAn`ZJGIbYO^OUfkz>n#~5&*lO
zbQ01XNe3*zZb~hfPfI(^?CyEVKbs-8t4h)1yyjwNiaYG$pM=SU2u<r)mn7G1T&j=<
zVvqBm;;s6M37-!QkPEcoZv8o)j$D*t|4M#9n!|C+55S00bkEZUU^I#MeRkLjBmVxY
z!an$A%|F?$IVNYM*kizE%#!$BQm&NCG*4`VjoTDu>6a=0kH^P6!_?35kbn;3XBmLo
zqoXR#O0B4(2h?A9j47~`m!DaWrRf*zTbdoG7-xa#-yDTq{ycv;>DkVN2h&oXNON0z
zdEUw{Yxf1sclMVq4Dy!vwP$lkb4kupJBJ8o8B{Q>i}*i8%U=`$^@qrq70k0!jm=~f
zS*UbBcDFWwsJYe~e9Z0Djcv<VG@w6`+u}I!;z|el?bRQq>AC-^6Zz{Ub4abgAG^#s
z&A-N%8d3>Ad)Z8}A?)9QbTMyEUh*J#rx4CA74F$$kTS@L+!DO1?@Suwr8?I~Jqjxt
zbD8F5O=j=<Ld|B&>EKXm6)Euhzv}wuHJsvm)mLrq^8Vnwc3bD_4J%Y1mpmn?k-Our
zbDu@u2$Kv%RepE+O)=55o$xO=<4q~VUwc?=Dnm$`k8cd$_pKja`O1<ng`4xuWQ9rC
zl>K%t;#=m|VlEVi=-(l2oW2S8GZXMKP>x_#$UbH*P@*j3o<U$&CsX?*qNccK=LuQ3
z8x0PUHW>DCdZ`;)SMM_S^5|5O1!QKyH@e)6Z=5s1Sdcw(<&-8HB>Mu;oDL>^g2to&
zks%MrUXPjQ?G)KydnV_zpS;pNZrp4No5?#4Mk5-(zQTns%-dsT4<6U33Ysc?nEXnE
zzh(hel_JYgnLA@<e%%Lp83opfE+%i~4j!5m9zVHPu&sJVVHuUpbQ1Tg;?q-Z5uGSC
zY+}!YiE1%hPLzE<%&2c?Q2kIruWB0mD0<V<z#JW@(%eR@3|cXy?V1m@Tfo^4m09!H
zT`3z|oVVkwDX|oK)0i}1xilrhaOdd(i`DLLgSc4}`q}li>ufzynTQsy>zTWErH?i<
zT?A^y_HI4j8c<$+mpY>PNu$nWDA@T;<7jvY#8rBa0K|aJ25DM5^5mXCs6Gw5wqyu=
zBCah-zPnrbp(cfEI&WqJuo${#l&xbsW@~Xr;f`m#8CyMa_8*dfN`w2XyNyOeO5VAA
zO{5p1qyW5~51#;;@zu3LqL|-%{-rI)4o5kX{3Ey`k&DY3cyhX%_)uq-p5HVMrk%^T
z97n+nVZ+5(v}q`EVKl=1jEyvSe&>HzCSRIpv(k%xO}O&^>m#9L^YYZFB#N24hxnZL
zIW&az-M`sPv+0m;9amO!ZN6*xyzr#j(FfCa@UJVh9_g;H03!lhGewCMv3E0h&zYi2
z+NMi$zUDK6-w`v;S%*o8f5X+ht>MXBZ`2rmlVU1(<KcZ<xujQ2`QKBF^r%#>A8Z0n
zRaf3eb~0~~H2BP<7+CBwYg-8QM$XCe#x{7ud*N=XoNxD6&VH5|OFs;nYY8uauR3Ah
z1iI36tq-RKiQ;54IbZrbx}~?Mr+I0)dE}{{7h=9;78ELqWm`Z6H?*p^`x|vQcu%jV
z&m7I3UOL)-^6!hvUT>y?45@!Gk5nU{$8!DtR{MyN*W7!JS7%j@IA}KTxHiV+Ujv3I
zjrHom?Y>RrqoK{omYp^6;zB99fUBHubt{~g9`B_1{tQH$nocaOczI7+Zs8W7J7t5c
z56~mwwkugn`K>{-3+@G*Y*oa2O81M;-pcY0gtF}n@+xoUag&hjg4A<qB_0hg%*Oqy
zxpkPL&9ZpF9&uB&MvAMziQ4S3<G1dq?SARC3x>+@WWQd6l1lD=6A<9~-7Yr}b~&OZ
zOebFVa((q1W0PQzNK(q<qdhz_-M4L}vfj2v-e^g473G@KSm93O!Iq&7E`zs%kjh|^
z4U7YB+<mIs+t$Sa8Lz}`<8=EBsSLjvxbNM_Azl=u1kAq)G2pQ#E(@p`73DK4;*y?I
z{X<S;lJ&QLdN5Itrci}OyDjPTr%P-dxpL9XX&d+4FMrTx*u^`TXWj#z2INzI5}2a}
zMtgqS=ba70jPOe9P33zO?$dE{TO3d}v-tF`#GR_b(bPC_<8tiU`1}Yy_PYaJ_vwD*
zZxZbNSJGxeyPik_taJ)tSpKw1;XE24EM%xSE3x2vGkIg1HD_Ds8ex8!bLr9``9RWB
zR>hEB^OkasPq9`e1ohvRX^v^8jg68?8Iki}fM#kmi4*LcT4Trj$0$&I8b!4)HXWHH
za09(pmgcp+&^c5n7cs6WK>|g03R0ZfU2cA#6q(s|$~mQT7ltZt<S1x*22E7u28l4U
zxdm$J%nnRkbVPh_y^I(6{$KHw&^yc_u*v9ia(^IRckzkRX5vm;NxGT}75`?2NwqIr
zwO+E5uAu)|?ew}WzBthGj*AP=Q&GQ2g~4U3d*m^i!F`e4@iowGD7Q#bz@IL68JdV6
z+*$9Wv1L0}RuRA#Q7}&0w3xm(>sfRD1hudedb2hcPgERQCsBZE9XWXK#e;+0)|yg`
ztgYUuaqMT)u}AiQll6CK3>fXC(W-lSl{)Ol<P-eOv45o|5`z}S&`i05Wu?&qv)nh>
zq9?CWmRXuf?y4WlHb##iYDSK`w#UIIIjtvN!RW4tc_hiKi~U^V;_IapLV~mse|aBl
z4>um<j(PtT(#eb=8D@Qi!JJ`ktfBTmt(%(dES5n_tsG0$-eH$2tn2=zF-800;GC-h
zIG%LcLsl=qeM+Vjf5Kq20*u|Gko0k<ZrcpbqMvIrlTzqX(pYlre=djh`a8ch`*2j=
zLwzuA=>8+M4n!~k*cC1FQ;=t_b_k1fZPIZO9!zs?JBhH7PG03__6RQEZ=X1Hu$&D`
z1S&ee;?|y%=^rlPaKo*RWiC_La`pdY);_#=-JG6!fx1)~B99Y9;?#q^b7syt$fcR3
z*-7dy74XfzP=}J>V2;x9cyvvGS;T~)zo4;Cqh$jpBD)!rV;170siwGgDcrq@^{akV
zY#?QlN#)4tDfb?3GmtOt7gav&mod$zE2b2pINKJk>Chc=OG&Ks(`yUJ+WJ~tvI;>~
zeT(p_(mc<F`(u)M$dYnNcH5l)3Hn&+q8aFDfj8jKLxEzwICjt-LGtXo66pV~+-`Sp
zTW#CF4ejKaF3FenKCH3QCjHI~7bNMFpD0e&V2+3BhYyOCvj5qg=_0$$yS!vr&ke|%
zQEw=tHSpjb9I&bHc%UKCJGtPl$c~HnT(yWBy#0q=QhU9pLSX2=8!cU(cc%(qxc)u+
zyZ)lOlYVh*FHSwANbbt8^PP0TXKVxZQ9doM%3N3cpktZ}2<5`Z7gZ4=TYUGYJTHF$
zXuF!?y0jCcR=dn;*uH{<LYSG)S=zIfNIii}p7r4<kqxvRXiQcCjuia?HFsRd<{_eV
z@<de=@+!`hyIeT?G3g#VL=B9t4C6+IsGH5etxVA3fHl7}H&)!r$Ku{avE!^+kT(vz
zTjk*mZ#u4|ynlV_4BXzR5^IFtDlC`bKnX{5@SNj6@zNr)wvN;#kTSQAzh$!^Tuq%m
zR7Bm~{~Ld4DRqR@7!FmcqzFZX=~Sn{JVKOGMA(mMI`tZe4#r;?o#A5=Yv2XpEd5=$
zphw$sLZit^g|Bm#H|G1mP6ZDq1<4UY@a=6FKSE{d&Cg5T9d4@Lu9&$rN|*(?wv9kk
zyu?WbGSfZvqKcAVfCQ#e|8iIy5NyJ@%u20?n3tZL+>uyDy7o7bF2>)18qiKNouj0=
z<ANy}X=l5*8dEQWRdkX}=G6k~vNt%J59-hNtn$RH&>U}@6L}JTd;_w$To(Pkbha@<
zy3F}B(<t^ls93-L%dpZ>zSO5vYwD>~x|01935KRU#w<EDB9b5}_a~zY;*Z`#^e=b3
zl%Oc*Gog#FBSYtIpuB)a{rNH<869^>Ee~V0^$6{ZUj<lsIT6w7s)M~tI<ss2kN&6z
z6^E4dS1c@mb#MG;mSMmyYKifh_n)_E6Oi$9os5&6+#Z_O=A<Kp9Vn&_vg#_O@Q856
z7xmb0@4=J5$@v(WGQGgcC8({`(Nb9vevY)1RfG&iZQ*8WE2sMD-A;W0S>YW#whtCe
zV$qur$l8Xn|5*l245WKBT{>dO9)%1FYz-;XOkTbZ!$d_AW;ZS;{Am|$yYC)1cw9y1
z0lRQo_&aqCf||h&a1~$XofZUh{#v1+jVZ?D>^{whQ!wVuLA@{5kjYf~Wdqa`H$XND
zV+b~$YIpwX9-5V3<)AT^%h}KzR_k~##==<RM{!c`>rH-0d<vHn5KImXuSymXJ_;yu
zgWEJ_rmH+^`eYzH;u3|9j;e{t40&yi8aJ4KGGj8QpLQnaRo?aVREdOqi_j%c9s7|`
zk?mJkS2*Bqrtc!y7d?Pv^6lnHXDoK|=ub>lWl4ePlmO5>=#Qdv%fuw+Cg#6*{45>v
zVCiRpniYkS4DMEJ0^L^VnjarT-ceX#fgkiSlI7OsqCGo#9TkgK8HxWL+0hxtYToT4
zTgB8MWGX0WYGHOj!`ANM=EP6?5qD`fcxeJS_VPBMJk*`UV0dq~KS5Cr?CL18U!kGi
zXyh80&M?q7Ec^{Fvn#$f;Lk3?=4*GT!|1N%PhI%8=Tp49&>u&I+&GHdQ*aEDLsJC)
z9*-JOi4cLFio8YeMM$6PVo6lry|{ZV8=Ge|@9#L?oAbVfB{=h98&Hw*3pHVOQ-M=~
z^d>;IIr#WJ`j9_rrcNfxXS#y$t<dW9LjPm8S}&Iovb|AiEYTu7SwbH$5AiQ{HxDB|
z6yi07rh3K`>MX=x)zzbqXyunRX_>pt%Qm&uxue~i!#rvRWJAp{Wf@;<*G`nachOU-
zEH5fI$=*$8DhM5l>}uDoEk})?mwe-b{EQou?FLH8dzczn|D_Tovu4XtcKYZnA7(dw
zm>34S?QWS9zL#IDeH@SKD6reiVVtaZy=Zscy?Y@tm~GJa-HN*ZJL32A9~6}}FfQ_c
zSB?+J(uHK19@RyDdWEhi7G2VXr@HT|*VA6^;3#>ikXKWh_Z+uuVe!&fy9>7grQsdK
z%KWC;w_J;+hC8*%DC}^=XOD()XB42?+8TuWLS6iQ8S-AR+f}Sa>L%b6o!=g)#{Eox
z`$KL(8?nzbQ6V{Z{iYe6#q5ZW5y-sXfI~m8QcTIn!gaCO!aSn`W4CdfJgm8+J5SOM
z1<za0t14H6W)AM!i%VLvb9!Le6nM;&#bH_Ir8oKC%+}tm^TO89;IDICui!&1{3<k?
ztMSjqA^cRlOWvKjX=oM}p?|=lR{-b$2SAGcj7Q$Ib?>_UWd_{GM@>Q}YqDy4t*wzQ
zhfn$~fA93G5~FgG%L>aNIZ8dfqEqT7?AQ{f@UYVDITH_ChnlgJY@{}2giuK2awazo
z0*7}v>8u-kN0X1j(HlWMEu*gHU%diEJa1J56Wp<oBbs&@f|Qn87ZupRjW^08M;MbM
zKDH-YyWoB0@9Sn6<?pZAdAQVXaaVr>Zk4H+0WDeI4h2pzzXja*f|*aMqf5<HlPg{F
zBSbijRrk~&L9AN8cgU=J`nM^9IR0_|Of*dFU<4(VGXvi8E$dIy7h8WDqA_kV9T~a_
zN{0Qi6})$a!{3YR&!bQ;k(BU`SVxIZq}aIJ{s`VFg`Gm6jj6|qgG7TO?I-LOeVaS{
z{Ql7hwA^lfX`9{kP2hc(hK{zzOxlqfe|5g+BPq`hMX?Jo`h2jlL&S+u^UUs{icFD%
z>5jqFo>a}=kwh3rV5{P6wpGx#Q6GW7&zhKYz+s~3&zZEOD$~TMi&82D6Wx`U=J_a*
zk-!m-cJy#ooAqfz;J3dh+F_HIH6y!uD}p84HUr|18vFnp+v4aF^c6WfQe6!oMB+AM
z5Zap_ns>>t==P_02RmcTG%9Aq?B}`3Yk8uHUPC6cO>zOHMuzqCE@CGgDj0z%?bLjK
zEJHDIE{Atc8BAd%G?WG&Ee@3r@}c0cYH0-xtpk(xmY*^|lKsD8vghg-^`tUB)<67z
zyq)JioA2MoeLJXCt-ZCickLo*t9DU)OVx}NMG=IwYR}q5QM-1H*u<t(6(JQfv1%tR
z8id~0@1MAzdU<(pIj{3N&(Coj?<30Uib($jJ)R*Ebv2xk<hW^ko3z!Zew|S94tb%3
zTk1FdyxrlJgIi&=|CMEXkiANTUcJ_cUKnU?Q7NlS;TD&LnDqs|udU+_C}ijgSk;JE
z5l{y__IL-rVa}^d4v?wc4*97iEOMeDs;>5Wua=OmL9eSeJBLvl`wYvQVdHCA;<UEb
zEDq>*)%qr-)t`rytIK%94YZDt9o!iW)=G)t1GhDIzsE;*XW+!@Vw7YPkSoHnUXt~J
zGw!1ZE)6%@1P9^12Dl&zy1K&N3o^y7BnuFS%PQ?j@qA4%+kt_=j+7{*9#Y)6VOQ2>
z+wz$~5NP^wAn5mkp+FKiW2JR6YL&o}vd^=Y!a?F6nJgl;;?y&X7M8S#Vkcw2S1eoZ
z+bw(*hqNk<hcYYCGc#h1o#m~n4k{&!zX+chqno>df^DhhFlS>V`e^*uQ?@LXsAe`x
zt7i>#P6f*@9%YG*i6xb$4<9^O+W@D4ugmkrE_0(nYLy->R#=Cn$XxT>*K<<_P=$2O
z^{~X=F|)mX3E>P1hbrcq6zVtSg!<iJJFss7PoGo?-q1J6H8hJ6v#+ey*Av&tJr@l1
z`h_D}{3gqPeqQug#>j#(4dM?p9I86lnuau|cg{DF*N*DxcXtF8a}^d>+};n?gqzV`
zDWwJ-N=8=kIoaIO6}WEmB)-=!yMI|KQ*->&N}*)0&yv`;B#~zgqu)-Yg&q%63qKDl
z%J_(Q+H?ORrsoP=BK;(ikpGXOf1%cH5C9P|P?Kf`-uG1tPGf&%FN+Z6NO?oqGSJ*e
zZ077-3~#D?+4doK!~D;$m3DSdpZbk(zAjL@$U(Wn7S`IPdl+}JJA!fuV2f$@7z@He
zj{5DLhTRz`ALqR%5F3ykBG}mrTJEsDY#HOxBl)GZ9U0}`94#I5%@+nj@x=Cbd_Cv*
z-S2Ox{|sIy3vnpNFUMn`jxlH_K|7Y15=Zk>`_-}s!mrCJWKH+Oq~~^<TK`;ui>~D`
zk6|sgZyB)Ezh}Lz-1fey2Fj&QTUAG;X2&kf;(U3#o_lP)E-qZa#yRn&oxG3>;{FpE
zSzR7*sQg2o(v3HpsLB-f@Nq;FOI;;Vd&Y#MR0Ek>fWIb%RvMf**!2a5WaSZ@O$~;=
zklt0;F4+w!6EX3YJC9xwAIj?rqW7rgBj*tA@xJGBm*XveJBUPvJ_oBO$i|DR<_w|)
zYwk$IYC5pRb{Vvh#m=4-JOvu*h&l=G9qH#z3U^P06H8z9`EUzhu1<VmYpgWd{#7&M
z<+tPoUEZx*IN3h2koWx9G7EO##EhNT?z^>UWb95-lKOYd(;OIo+r`-z^C^DU4zv)c
z{?B)#TI=g8{fwPHV@g#G3R2kz@2Sn9k(`FKU1O6E)`zbb{PrbYeV8v3NsMRCACoKG
z`SbMRgND1L&_4=8)EwYh)M)@J!&Vr7lA@x!SHo1)M5UZ^`KU?akJ-+i5+4CaRdLWQ
zSiC3}YKQ3#X!J;sh?{~bts3tUnP9Yrofp|;Wmn0SA-=d}=Jw8PD}qJk4B1#f{T`>r
zK&_PSkzNDN?q^ro+-tWqv&!+x&&UqOJQ!<9{%ZFu=aiAr{rIMpCCh0=fNfn(JzY6I
zF}9o?)Pm6~t2;rRdQ1`jl5g7$sPnWJ;@KkMj|eRbcvfUJNt?$&zhHOd3>7KCq}hT|
z@M5w@ws<k=V?edGl6IEUwbP-UP_Am2KxbQP2dt<-S))QadgUrS2$zS5#s+2+LUE4y
zpGaU^!q6i2q;@Ug!rf}-^^)`;XV^heXxX+>`0ZTLfO+{{_cml_nC(0crDeTo<rJ6$
zZgSs465g#UX8RS=UUHKVz3&EF@9$vOLnIrY2z5W7II&)U_hXD3v-E)R_<R><Kt{T~
z0<ziIS5EIQt>?C@OX}5oH;QiTw1Fa4?tfo|muXKA^0cp}Q7t2?PwlH#8#3HuD{b?|
z%rf=#9?RB>R2mNFTACm0gD{!tf%AO#{@4#2FzJ`6+^-NrI<ag2&hV%h=M7es3W6w&
zrRjeSh6|n>1KWQAD}eH0g|*_#qu&GW&6NoFs}AFo*OSp!C`JKw(5zukGH_;H_P{d4
zDM;UZ#G9%1z09+Cj4Mq45~~`#^&h<D09df7Tb?V7J*>0<cl_7BU@5OU@j50#3aLS<
zxf*)m-+!VsM3%ur52<UBF(>LJ0<!wmJ^kN<?<I@pcohfxg5QIg0Q7E{0ghorBi8b7
z4_60<%v448C*^t7RHBp0B9)Q=p*NB(D{w4T9}|f28%qc41bDd-_o8<=T$lVe432er
zr4x9$i9y4Bks7y!vY!!9F(&GgU{5A!Zrwibh{06Xe-+~aVv~0xMC6wgMV8&Oc0`u%
zyQFD{6~!!@<LxQMl^uC&6o{m!3Zet7)!z}FeLt!bx+SEA+a;b>VVh3UjPxF8i~b~E
zW<5$C|BWrUV_qxxX6S{dStf(C5ntD^Rapem-r?|pQ;BiGM|(5<zv(KIZws4riCJYt
z20XHGkd06g`<zrnOz%4}ZH)qsPc{-YRD+UMCb_$MfG~!ZlJESwp8KHA1?kGDMN>)P
zGugNsPC;aNhwvzzH!vgm4A$Qwo1qmD%y8}LJs)JZ^gxJ;M~GB5A!Qgygml1dS+mP?
zY8k^!k4F~hzm3xQ*2KTLN{}8n#71Lq49S<Ga9hGi(motYs9LZm&KQ=!H1Ha|hF1L;
z&dJ0c0jLTl=9tI-G4b!9;oV~NF@izjwntEltxGnaJCr2Q(Gm(V)d+68C<1X2xq#-9
z>@J5|nEyl4qtKe2Klau`Rj|J}mgC961c3LULdwGx0w(DJ759NdZdkGMow;K*=;I$R
zUw$=MNGO9mkAU77n)Ya1gszeQFkK`hmOQSdJD*>3kFF_FHV_?B5Si#R^Q;Q7>8yA?
zn;a6HMQP8G;Z*j~N!&6Do{H|%?xr%OQEs{I_g&1$cfHX|zUBzJY<2OXlaLa5PzTyY
z-Gqf~zWN*o>d-C}=)042_YDUx<x4G29d6ABx>L8A#V8acy=q^sS=ZF=OFY*tiM!X-
z(uz!SPAUZ|(pz<BopsWzo|qtQZP+R7({r0xy^7t1-~4y=)Beo+(BrL-$<Q^Qg|(B4
z84Z{E`I(`@TTvTb1#;+5*#lq(`5bCl&u|H}*T%Wr^~VCNXD;H36+!nhWfm6Xu1q4i
zzKu45978`oZ%k~AX&%{Z>#(-<jSSoVUbDu!Io%mQXPVKh=P)l`Xz|ev28t0K+MG}F
znC{zX^ZbxA=GV;6`FbJod0t~ibE0{G*SvTqu-plD8Vdpde<cNSE(23C`_sik*ukr5
zjsz(-9we9(YhpQ9jNOx3#wp*uT!XuGA)p_=++BO6!3=;V&W8}x;rC#wc<{S}r21G8
zTRr6LB-59Bf^qc3tmG?HS;rD;Hws!%{Tw%#^~Zn%N7_{A4)I}!+GfWo)anEOcZ>pU
zx3N`Mo3!BUK^X#+t(46qW9q0^k*4FuCuPh|VO38C0o5uhaLW#4Gs%~bf{#fQ=#q)8
zlb5E1{>_CYEt$Bsqo;czSy>CC3<1GG*PEZSrD<8XfsZR9ANWK*V2ZfkB^p1nA^)YB
zAXkw)$&%PVW!<HHFV}h}lf`DJCs<iaRDAg3bEI$krHik|Eni^{qPKXQ$7++!i|Q9R
zP)|M`s~Bq5!=#e0vOm3yGFvRs&NrJsJ)@&=xo~fsnDPjyejwQOfmx5}^?ZO7D<@>l
zT=%h^1Xgg$Egp!)wIW=(ICnL>lh=%LbtL6eZk{^)%+h$$`&NhQ)mqQPgZnbch>Ngl
z;^8GV!?{HGv_|7rKZ*+=4I+oLOMVpyV&o5Rk>q+)JzLHW+Hs-tUT*IOWp{$k>>NB!
zzU)LuiW!8-8KLX5xDrBl^J1byTa!^QR-e!&k+-PCMnH7WBQz$tkNGwVc{Xyi4To|L
z?A~uafX@gQCD$I)d9ylBXFiqRm^8}$d?~Cgd*YWiZ6sN}e0agPYCkDI(PkzzvXv9g
zFE!!0S}Ebp$Hd@ng`LsQs}#{&R-e~a2zJQzgOncm>F-}}{yiKW{305{AHzNND{=c4
zXtn*n|MqjqX@rp>h9u6dm;f-}!sTo@*AzK;Ef0}&5@OY-af^h|oRjPl4_#G8jvnQK
z86ao=*1MLuburGRTER7wwGMg^xU@;`eLDS>y3wxm&O3?Ei?}cRf296`PQLy}@eW1v
z8pXJKDL<pmLy|Kh2F2HwHWT^cyg+hgk7{?bT4hen7Is21EE594n2F@HvcWn*`?#xg
zG=Kcy82W6}VeJ+^EV_1&M^uG9goqT?8_TqaO<1o`68Soo-Ls@_6I!SH>-+CSZC5)g
zu?H0~W!egBmSSa|W`4CsADt{eeqP9}71z^NkT#m}$vV-vgYslZKryXf<fwC!ErFH<
zgcA%k&_hKSi3`6Elf?}2a{rKq>#Z(X>LggAUoX-8ecBbKX+P^4&@i*_ocn!F*AmZe
zzbNk#u0`@5A3Cfe`8bmNo$+Dez>7u+9CxwZ1u-RHSn?mkcppm0)NpHHh-=wVZg9pU
zfqxWT)|#xD>7pMIHjXMJYC_%+))jS9KT!W4*i)T%s_tloW+$XRx;c1dK<1*r$-Bc9
zJ!d*zwy^N6|GDH-C^e;)VXxKd3G$qWY(QeEvRe{L!1*xm^4=w^01iufTd*ArKQ^PC
z1Xo+V5Z7%>F+$GDEBgp{6xyUb)8)Arfpt);Et5eGld8vwa%@p}V}`rwt7>%)No9qm
zL;6TDScqIEO=>l;%HA23ihMn9tQHg*_LMQy-XJJavAy?Qm}r=(`0#wkW%mB^Sbz-6
zovP`~8^cIli!KPdmVTDKZOnXq{Q#>DOaLQZag-42hvhpu3U+Yel$YbJreQ5Q!FRI|
zw=buEPx>f*80`1*p`WP9`ew2>C^S2*6#4mg3RZ0Vq=xh@4ZI8d8ZBHbrXTw^VUJ87
zuv%+3R2#O&cO9z8>IYF5aRBR(l04G3vCHXx4GBTW#36YrSI$u7+B)~M`V%RV$r>sK
zx<(%~Jb^oh0)mMM$pZJG`9j<-&l(NXZ&Sj?*OsdT1otX*r}x(y^9)H*xZ^Krm<g@!
z1nUNxdo$15yUB~BzH<Rm(?B>S1~aTuIP{==>h*uYCA()SgT|Dw9;~5{v0g=2YjdcB
zoF1k*jLj15@<9#RoiO3WkSDPM>F#Qu?@PwpgK1YAcRolo0U(Kyd!vNuK{sap1amPb
z*^ewV-}6<HOf&V<l5{7=<m{(5ldHCjsA34@M|M2i-p(mwm0f?72PM?6G=EuME|8NO
zoGY0WgP@;9@+fPjJxe!j+6%vXIgR4H<b*Sm-USm-c(?{Pay+k^y}r<KDqLm3juh&c
zy!jyO+_d3KF1@K8t!gJG$E&73K(%@{Swj~8w4>>aZEyS>0q3~*D2(bRA%NX`^HV^A
z$iBBTk!`5<=B_bp{B+wd)nVHp2NP&9`!iEALN1+jc<u)`A&$fcNYjyohnBesn~5O)
ziza_3|58WKAWZA{XRuPPw@XjHbHuET9<nvQe<?!-;*y#&4hTo|N4t`mdhLbJB9=F$
z8)}<n9hW>?6tiSMB%&Z`XVX+IrdML8IfQNUf8OTHqE;7QTU=p#cQyoPwTQG>EfSNz
zZ~eMGY&JmQ#@Nl!@yzlTTY<^XWqrYJjLo8ELvHL9M)p&cc5F7gq4PuInZHYGN^?UG
zTaRtlq)8Il?`Dh}S~^LBZ1FgBjZ=5p5As981u#c+YWpzaTd~p?jQeFNzTWbPKhLJl
zYe0{Y+7-JB6GQYpyQGw=<T=u4Txf@6>DJyQ7Dhe!>U&3<)`!05t+;$L&e?=9&bmtK
z>UG=8mmqMNP-;~kRQZ5&WpC~;jbMN~tuLK_>Sh$B#lsDg9Fy2Sr`~ed&7%Qe@GHl`
zHV#a$SbENaD?@1q>!>M8?mzoUMVtPv7i6qHWV!LV@_C+bARx$_prCc3r)my+M{3v8
zowi%4te9(oO(i8%jprz;dAlSKxzMOFm3P8I!Vxg|pkCwa<QFqtlEQD~HJBH7S+{g%
zk2VT?sCPM8+dq5!J##Fpn*UjrgzRf;2tBvSd1*M2v{XAb6z7M~sR<~g+*OfZ7HB{p
zi7#<7=N}wL7JQqxOVDBn!~~_?=4nGd>RJ81z5Z!QXm%4-SV$7~*$+C0z}+wMn+vbc
zlekV`dHqV+yz<k{UO;n-x-cQDBdG$|+#=aMRkX6B$$I7Xr<PfFGol$3M(wt81e~C3
zJ5<A7{CG9go*j`vn<y3K?7wyj7rtid0j85WF60=hZ^@=iaArx0Oos(Mob{Gc=yVVn
z2&3I@Je6J4wLRFNbw=Y79p&y%-2cgKNCOkI*fFU9X>opue7-Z6r2K2WgoXX9p}x0F
z_i1Ty3T^Bc(o59U_~9RwAO}ytY8=g5%6(8d<8P27EUGMDGJb7i-u_HZpEN<R8w`08
ze)osEFkBh)8od7jq~uex9WDtd2G8M|K*OowP4NZ0`R87y8@;R@Azx2&8qPl~`rC#G
z4<n)q_=(Gvgh?$xkd9IS$8ri-G1S0R25g%<FwIjgKgt#yA%xNCKEbBNhpp82ss~*k
z?o`B+1xTsH<rTcM4Kka|biUU5RspCRg<){&sN$VQGHYi$=74EH(i`Y?Rm`~x>F|SO
z$*AX-%Bv)1pOqEY=lOVOyjCrIvvLd2P%qKEd_<+UD0c+*FHSvwEhT|hz6Vg>7;YIL
zs)3}tR8(zV%+vu>f5^lU&}!R}XB|KH*Sxdohy3^iYd??v56|2@Blm=p9D+7Ij+hQR
zecZxD9apQLZ|`kqA(r91?@aj%FSO`66PXe0JRvq+anpiz9VHaQ<=kCIdB4}R(x^w8
zTD$od&Y#B1v|doZB%wYgezQzj^y}Bp=MTp8ex;sox2?I|)a|_rdN2Fm{$#!JmeIqp
z&T!nHt1YYSELcrpBXzHeJL}HODO{6G;w3{}%omGwX;rc;QjLQqxC}}`ThXh-y|Q|3
zlsBpv1!LL#;+gy#f}T_Sm%o(rllVtfPL5Gepa3Bq5?--mp!Kb0cDm^gG8aSGF{<oL
z@7<nBQ@-p$m5YRi20wY>!T(WH%wAhCiCafLG{W%KtH)3C@?5GcvVH%1Bh<7nzZ)86
z`o|1%EUkVrJvXN-ggyphIhGT3yuwY><?ZQ)GY5i7Qc?#swa?p7)Gu4>fgSiXR7A&=
z3&J0v{CAXt<Cn^x?`mSM1SILW@gGIB6l0U#&QX)$!QKgGA~<a86PY1Pk9-$CeWeU!
zgO8-?b@%j4zxJJ);w|RdpMA$sxy7xOGFWTxTq}awb6Hd7Hfd(4@-B$wgXavjxpP(Y
zD$`f)g5Y{ceJq&8(B~YR`;TH_?`+&g3tH;b11NMfBE=v6-{@WcqlB5F^;p^RLN0Q{
z5uN81%H*43`{pRFnz|7U;-S*oc?-Mxtn9QbVhQnnZg)1^eIt7h^QskbCH(fdcaxab
zDg&K$=KFoIm-3?$n_gv&qplI!I?9k+l=jtsb}<-MlN;WG=;GEW7bgyA+ouRqYDq4(
z_Y#Fc0$1Baobt=w5)bF!{v=b8UPR(n3Eic<X5JDBKEA=;&$5JX^yulnf0Y`g)qAA}
zNOeTiY!4se3j5Ekz1L^%8pm46$@TfYG#P_g*&{^rc@=(cy?t-4@nDpt$2or*cgb21
zWcjgrfa*<!qj~YZ==qlpOQVS;;Iw;pwJ~S&^hmbN!n`bYNI%0>(%deiW*HM`sD{!!
z%38CUzRE|+-Tuh*K7iJUp&Wkjb9dW*|FWStVt)3hsFOcm``h!>e-sXFYie?*R=>04
z=~XQn5=`TFet$E5Su;2O*}+}}HvVLCvn$>>*ZGg`$aTVfimO9#vrp`0_qcY4IiBmb
zXY+5L_mMDbKM{Nc>x!{Pl_|sd_7{vTlc$Jp=Vv{Pn1PAm;AXDKT5;2kPN>%5%R&b>
z=QBJyfXkpnf>k9cX}n52qqQr--9lh^ub(Y-<lwtW%je~X5)8&XM6*W%Rx%Q!lhhY@
zO1kZgKrS?6FJlerK8M(=8+{rHz&*>rOKER~5AJ%I3Q7_lP<z$^c#2U%-JjmPI&6Kl
z_z<+_?@W<<Q9+c4@a4M3Mw};fT$k*A@qU;Z_o0F2T>+bL1sDs{iG>i=O$_9tsG<|A
z%}XnlE6>r33f<}O#TB7~iY?{kr@uk{<=4??14$1I(XE2BhF<R2g%uyw!ij7$Ybb80
ze$bE~SN8#11u^qz0b-F|CLVtVU0d3-A5ZN|*<x3-jir?D{$X)dJsC6m>lZddMt&`~
zk8`nheQZm;^4B)})2n#d!KV^$U<njI8QJ5L#}g3-U;;QVU&nx;)0gfZ6yT}A#|X<d
z?mU<H{a8xE`*mzVsLeM&;k;}8cQ+rNm!x~#Oe~EjXU}Rlb9o7$SQ3o)si=v(#UNMQ
zw)bSJ|0m;55YwSr<5J_3<JO)+TVz|5g|~A{=S)$u$0LsltkLYSO)?cNSfWDAEXfn?
zF_o$N*vu@ixp=9Eh5gq`nB)r*^m=?fU6?V1!z>Ddj#4(xPLnZ7%m^;*+7SGf5dv|o
zB)Y$YD`EksPBSgn=Yz!^&ioo``WkvqoAS)t0%<n*L<yU_`6V_tD2Sc8mmU8oo~Oj9
z^ANzjOWs@h&9PA6Cn<0jxN$Wo?W<HtK=DqKM~jhj0pu>yAWZ%H4N#|Rgp$X%Y06xk
zz)SU`&j-zt?gr=@pGdYAr625d&r_$hJjzY$e>Z-Fqk>4$kLXv<G%vC*HQ;6hKyDB}
zq=DJ>--o+}JvQdqwVlf>Uhu?Pwyx#~5#@iK4I@LnHg&4EJK`q<$%-L5WTO|!lu?py
zH|xPZy&s;2tBQSp)gFd$6}9L!uby!D5xG6Gpjf66C@NknD3F&_x0Fi!=$g>`Tn<!t
zJLS_(|NY_qG;@n!?b0kBakFLP@1n@iPJzj<D3XX$g!2pn;*+3$r>VpITxXD$RNAEL
z+TMBo_}3Z0>Yb7>c<Y_!={=>j!Obep-@$U5%=kCt8%E;KWLN-i#b((+0#{7xmm&Sw
zKkQL%j8v-519xRvQhRLAW7fL2A};S;&V}Da5|dl&NyQ6;jsjEi^U@%;7n1inyHSnP
zwV-?en{g=6sSSJ}=Hz>Z*0W`9Y`LY%J}6wEJ$W$$Oyuo=?!u8<b4TL{=3hG25i^6e
zWfN7+LIav;XJk^dc<tjMI@(&v=Jf6#sr4_9xq|P#!Q%c=+{bf!GcXKFORWQJ-6{){
zq>uQW9~&0yo728qxf!$5ix;%_2Jq1J)Zst<We?0Ml-2kJX-+alM3$BwOWjXTn#=7}
zbGeB2;s;}ua2tc-L7rH?6p)k@=k}GZ{m{TK*Q4&+m~i}!eqWfuGM}{=rgPGVil020
zB!(qouQxX=lGdISI0R~YxFOk2PE1rdoM|?AWdCyut8V*z%^wGDNQt%4@Gy>2dCjB`
zKjb5M3CAhYx|z2#4o|+}SQ5I^L?_D6Axsej&|?Y{-M|Y>!xPnzlY0wV#N<rc#mAUe
z0F>snqM459d!t*URTEhr>=YC<+Vo*k9u;;`vcDw5$S)#xo0SfMKX4N^?^1M=|C^`Z
zPDzAc+VAd@*4Id=Lv7{h_S(6O&-p`G)*LM?YaSHpd*!ixp7k2^IMyfadEX1w_N=FG
zs9&x=5B~{BLpP5!Zo`D}H`^=ibzJM<Y9uWHzc=&zOGjK$H#&eX`t18#RekgEt)Ywj
zAlSmamm>Z`I@wXD^>``dDm~K)0)?Q3z3a!Q03hdjHa)!Yt&!kQBrXf$HO&2Sfwb)q
zw}!Cdi8V=a!!K$5)1hyjgDS9J1E+_}VQ&7yEQI<Y&QBy?_b|$8fA=6SAj>w;%ElU1
z>(VxTTzF-dwYFmX#79y9+0mK?RgEpvv2prX5+S?00SiioEskGRX|usO$Bax3NJF@c
zn#xq31$eo-ib7ZqU)P7d?B-SMAED1)bJp+j<z2YySd-zfMy2BKnH#huSiJy+yhapJ
z4X(_`0GwK&*o9^r!L*5?%)u?G?_v8&9kwm!X6Q{<jFhIqij^gvb%C{!ymq$TmF9oo
zBkxsW$vVBLhLyddDhONnb%GMmzXLpgffh@v38346KKzH3IPN@5c|FbHi9O8S0M;DU
z5bOx?N!>H-YHV(_uWoAMlg%DlX{IdrN5Oh|$Cj*%!Sr2HU3|K{MZWu^houjff6tK1
zf&fnJQXsro8M12aC~6Gz#%pEcS*wGceIdS#)((*A94wygw<LKDci5j~gt&G&i47Xj
z?NS9^lW5z?-fm+v0wzwKi7czakPIxiEyC-$j*6%*Xq}zfaM@==wiqe*IsRtFh?POB
zGdN-KnqPwO(IsCDzt)S5_{q;RDHs`=ObJN|9{tn|_esaw6<`L_I-wfo5|78FOh$%!
zznc+?&JUu{XQlVM)GWI$E29EDf$r!iQSH}gkueJqOcY2>Y4lLpEI+>(-=2~3qkbNR
z1Ck@>iYct5aa_d^kLb(ruU^G4;31e3FB3jP6lpNpP}reimt`t;QEe<g1r*tN<+GAM
z*bSzHHy%L5JzHLZQ4JTc6OrBTMp!mRqK^}JUWn@naFxUdzbwyjcDMgRH}Gl?fDxPo
zB=mM*5)=>=cH0_MJ<=XO;6epZzPJKvk{4B!)LxCm<}GWO`^XswGW$u}Z275=#Adur
zg+c7*y}56U$m5_rFI<xNfJRfrzzvBmjf!7Z*}S~6J5XrZ0wgF%NxTwV-1F&f1a(D@
zGY!kZRh5xu@$2{=<Jd3k_H;6tYYE@Vk}E*mB1#}NPPro6k7c6fW!k_^%=W}f<g-q|
zw+(OiqeZn3FMKoa!z|v87rm*bdr71=8=S4A(`GGufX&yRt)9tn+Yu^VzhuQ{jc>Dk
zX=Ho%j5V<2nd0y_a99C<h$MVKX<ln?Qq8MtX7lvQqubeA^Ihw!up~iF-o{GAMYiZP
z@=9(c7piHUH7&9m3)66WkjL@s!%1Dgb-&c+H9y_ex5?CJZ&Xqz6@FXoLy5zatL_nG
z)ykD^>KcgpeKZ-2yMS>1wiES|uNB5A4T8BBjol@l89DCgb@6#sM7i|qgbA$5J!wFV
zY!LHbT0E#mxh(}Nt75Zw)v?uj%O@4os%l)8>N9+n$$Zx>O%269HuHNiRXUoK89FL@
z{{G0OIQDnjnRtlvt`<U3^=Z(-l}RXkXFZQ6nCX(s5$-_pshuE#hxqYAF(ss|6^Abu
zpSpN766HzANg7Cj)R&pkS@I)!nfkXrd)~{_qUsokyWHhlI2cJpC24qs0;(>_U`=O)
zfyQH*jbsl39ECUFa?|QuLr#?SzMy>^9;CGfriYsKRO3aw4(=ov#4E3^&;<cd?<q>g
z@YisDQXF9tmo!m0xIzW@BVJ>AR05+Nunmetro<J{qon{nmlo!NY>ftS)Yy)!W}?01
zFK((m-kb))uFu;Gzb~l`OfWWwV`|B^grNP~YYEl+M&qUghQww=6*X~t;QFdAu&d7A
zJ_mmgpk~RXreS3u0#8U~n&)d09E65?%yil=J#O?rWA(+e(c>Gy*bgrq1vlDsE&9gU
ztgdu-gS^#0x_#OP|3yQpn36dSD^2wr<TFvSUtt>ReK^4^OrJ@zb3&yK>z8I?V<t_T
zJ>98&rlW3$MTHnKV8+nA`yj95f|+y`zb`igT%te<b=!`2i52mm?mH~l?;vhT9>u~v
zuu)NqK+HO1kCzXac?f{#9kc|y-Wh*MruyBNRCZ1IH<*`HqDP3?4<M9S5d|-@68>i=
zzJ4h{@-gh0bxR%_{_B7wf+G~1OC^{3bj_Z5sZMr9FOD{Sz25a(JNb)V>llC!)`4q~
zv{tM48MFumpL%W)G8^7$sk5e-6KTgR`zOu2IA;e_zxuOQ21_2T8wU$a1o+dBPbfl(
z*(Zm<C8yoP4>os*`x^y};-Pr=H#OHkw*GGbHmDM5xqQd^TAC(H(t6|VAd29g;5#jC
zaV{=#In@5dBe|MthJ5@|$nxa%9H)l+Ml~PBB@|V}o_!SF+q!O*IW#PrU{LSBzxC!@
zgR=Tf=Fc4;zR|-$7y<L`FlQ=NeWrv;>T`8yg}~vg$6k0<ZA=8ff$tnq`UCfz4QE_f
zxm*YtNet(N4fLnrI^W@!jQdfITkkG;pjgMG8d$aN99hPPS#A;5vS{zH9rC7N_X!Hw
z5a}><QVp&H%Gg#Ip*Pe;$)f5KNK(vd{ksBw!d5hhYVC6~kQ|1jgCRl7TrtnO3AIO#
zw`X1#(k<=q-fXk3E$f*&>Q?8F3=kLbmY6=EUiwFoo((*t@19EGw^I5zD|%C+u-R{G
z)h93VSI<|dvBtP0DZ8Nj;!vJ@rgMsE(s^=&UaRrC%X&HNtnUlw5F{ZsG7Ie!Qf(+6
ze1p{44}?*Tag+4cHmGQ_GERdbNo@KOe@1j_3pG?V)_MMeB?~%|JmLHkzI_0i%<N9w
zP4xTdXp%4>VGG3$?EJLNbXIvC9F}{6cBWIQ6#H$`by~4^u#{m@zp()q&wc*KUP#K?
zys#;45MODM;W@k6X%5x5SW?iwX`D9YZ)y0ovv8^=aq8|1mPf<tetsc*8NW+DUR_)#
zE@yseLZ`V!d(=5%gC)Hm_IZ@291bqJ$hx@q$h@0FDIz?K7t;8mFJ&60j^34nVYZhu
zMzPB~&sMgZx-VAZn$^VYx>fMziHler=c=bgoYyH&D9sday<<rEN8v5$-p@-%M8uJq
z%1KcBcEViFCor<Ez0$E{N#`@{o&I#Wm}Kp;`&%y`m(-1TQC{xBuiPV|V5UbBMm`zq
z&4L_jO_@<=8PXnl_;w2xWj!fJX!S32fU#Scqc8`ZlvU2=aV0vLO4K?kF*ilN<k$iF
zU<e{Eu<u?s(nYqv_;5VQM>fEa9ZE<gkEXg*fpPQOkdb~L#$VaFf)m5F3hUYGLY+U3
zFEq@f4<0;^9{vk{Ti<-TFRTP{rY$AP>!<kzX*BXBD@<?=VzsOBDgVjAW>)*jvVaQe
zL;bXMF1IdOT|hcoA&J*|d3jk){Tk6H+Rkd)t@-@=w`JDk&@grC=&Z9qpI+kyGcyv7
z=x#`;&5B#yMbSd5*E&^=N!rL-t7k-?$PI$pa{fyNFvrg&h-Gd-asqxPnBRl``g*H!
zvW&c#i&xe^3Qyw&=OF~er5MQ_2abmGt&YFN(}H7O8Q@Vou(b1sGx7_EaVm$&M|NJ$
zUz=up47Z}YID4p+!eu*cUK9+$9~F%-`<!ICo;2{XtyOLLh}CD~Hge2MBn)-Gm!bKM
z!pDl!eK)(r9*tybTR9&2Pz9~d5Shenq))o(T&*{ncLwMwD^=Ukk-|6a^yf0%^1SuG
zPi2;WG*t6Hu_o>>jl|X;^Krs%O93=%`m4sX`5<a<b71NJ&CTeLLNe*y4Vu1QHj${*
z!`G>#!kuobr%;#VR?pby1q4D1d3Q0qcQY>qU@CJAjN>@tTl$hc9NTR7Rz{Y2p#p`2
z1rFa94r}XHn`q=~wSR9JM(f$yg{u0o@rjbSE@_yEZ1{mfh8?W&z^<gFF(Bizbo~eU
z4D+$+%F{$k0(AA&@le%W+TA?Zfz(Td-6XITdKGQhrRC)^y&p;6p|^`gPA2BICU^1G
z!BuC=&@Y)x3~G7*QJ9fj@rI9AhOlZQCko%IA&82dxm}20MYh5hy&UkXIB!O+s}K#*
zc-&s0H2$eE-6r#A9I=gEzeToGv;)2UEQ!Uj6klATk`~3fu{Uj+Rjs)^u=R7#TPp@n
zceN5spO^u`@hfYmS6W)Ia6ZeZ7cn)f$}rEL)>BJefOVeu61}5>@u3US@#?INDuoHJ
z5nR8V%}G8*E1Kn`_&I7xq(Q=HP%k#Kr;@p}Ms88nTK`%ue6Fsc!%roqk6zPCDX^uG
z86;Dz#WomPADb(<Uq4{T^=#J5eQrNsSA+4_-@mQc9JavhxZ0xW;~UN`82KkN#fBPY
z(RkhZmjHJf;pwyR0<$VSh`71UN7wbJ9=nruMvH}gf<GfproaOr!G3fm9JR0aod<=+
zuqQf6SjgQda;uv)yEN72He$7ok4@5>BX0;nw|AG3#mpDCaH{ksNL2fBAtmk8t4FSr
z-?}gga5k#PC?Pf$112LeVyy&^y=q5DnZEtBaqYoE_g=2*mk$N^s<jnlK8WI=s>;uz
z?<L<8lg_NzcOK1cxjaaMPwtHj<PIg)L!G=-I{KJ>DY<<_SZwXt0+;x&tT%Ns>bW_8
zJ<6-5>}c&9^{QZ`Fw%K=Q*KhTAjG}s9xC(jr~4&M&Ke?)j|=c~+$P(s3J}5zae4WE
zOGnZ)J6Fvx0hx10^uqdtMI~XY_T(WXcpn;V_}Ie{%kNP%`OWt{il}<>9ZYMtjVa)o
zxdOSptwBgzfp+v1etuL2-mYIgytOM`HgNKJU#jL<Qp03s-*EGnE1(tiN2>ejs&TT{
z+~jAW6JlU7s=3Ih5`;X`W?tPye=I36NoX~coaO#mU*q)ZScc`xtZ1KkB+sJ2`p$Re
znfS!~nGAe>i_wV&yM_lJ-7mJ4W`-di@sW<CiR`F-b$PPp+(z4s7Ir1)6M?Ef)@%4z
zje;)gY<d2jwqW_wctd$9!M9hLj@<hWZ<73nS;H9sjP(Wh+yUuB7ye_Jd-`a6_xyI{
zK;<rq=0(ID=2^#;?_<pE?YXSTECVQL*nX_S4YvZf0f74{Nm!{Q`~VId<tTtYhDjaA
z-I+U*R0x0_9=@)I9296}@q=)vrhUnJw?9~ewwJXgza`hK$*m{$7fljf!lh(^_STC$
zb$W=caKgTXRDhulF7qS<<b*q)aJP-=Lts^+Q{77+OVmqCedOC4Pcl3fp0=2$Yk1P%
zUBEb6F=%g-14~GqDzRC;Yes9UASM>TZ)weTLnqfVGHqkaV5uW1eX~j3C&547Mv2aq
zd_Dh#40BQLY=vW@$BzKW*!^McGCjYMm3K|P8QDsbrv<sZeTZ{V_>{)=QWORxy1E2C
zi6_1F#qq_cuniz$FBOTx1LOI2tFFlMoJz>D#FuG#Nqq$Mw#snXC-tIg2a@B?t(LRw
zlN#3C@5OhT^SwJm3#0g00(kg=_=$9M4=rh=_Z6ItnDPc>wpt&1h8dE+v5e?fa`pKP
zc@MYLxDDbj+EvQR{Tth5fXgJh#gu3k+d;ETH1Q1qK2@-AOSISOg(7DcTQT9Wn|5PY
z*07U8O+)wz>wg7&GH(i)zUrlmt-UuAqxQC<k`p#!$Qr0*A6+U?o_u;TIvhUS8k<wA
z#pe@K0<sVvwoZXqf)3<)S#Q5~64ZLkoUhw9EG7p)wzSS|<of$bkTl$eGH&<9-ROE|
zT+FjF4{eLJxa_8?wf*)oOBwigqi3(m(~WM-oO`t`?!O{je>@@Af=;~0_&tcCi22H3
zdVWbkCg~Wj20a00R}nR22yvx%lF=hvBT2)ZTBvI}{2s|2{AEVonEAgd>t7+q&6dS0
zX02(W^^g0!g4Bwa>}>~peVv0}CiesZl$7gc7d1M2OXm-ERDiE8%&SM3Y-5MI0ef<H
zKA;?u_LyyOSug>5nyQ#tVbn5b#eEvmQc{st6L*I%yO5wi$!Sc`JON#_UV>mA5L?Wk
z&kYDxZ74bKv$A<(bMv%9b+uhyj*H))NB)6N_G#eXPiSJK#=)OpVZH51ymS+A%@Q-V
zh>0p^f{igXW&oYZ;GQt-EP`uzFpoAtbi`Nv8d}I)F7_rqJ(W^j1NGFiY{024*`K;u
zaq~*c<2~8q!<Wqao$facPW25dSyoHCRCTJmp0_k-p=M$RQX)_^muxWbz$Fub?@br~
zr(Xr!P4VM85tC15O!u$JyumOoBO5x~Q6Jt(&aTgZ{xW8#>AZk0NTB6C**J#pQ?OH{
z{<xVRbHqY6y&MA*%ux%P{Ro!*8X>fTMhfet5|P=|0r<ETh32(O)qCrw;%KX_lZF#V
z8#9s@CFW=u#lAAbziBl2+=Lc8$Z59E-HXwjRR~iV{%y#4d9Wl6kos!zS)r^Bs}l+}
zzZJR)Oy9d`CeQxi6($7@b2EH!@*q+|xR--#mGKaZqQvUhj~{C#bXo?`>D7ALB|&*9
z0@Is@FS~&u9O+LKY(RR*{HyFphK@wWt3MTXwE9U3*AIS}`!cU_25^_K90*VFwkk8E
zpm;C2!@sT29si?9C}atUo+e8dmnx2C{kW*MKqH~^tZEwiQ_aWXLM5M<WyegJ?`U1~
zUs?oNw#*pv37-pv|17+Lc!|0W<$XZX^RF7BiU}zH5pY2@XqgJZUZw}m5glwM0$f>!
z#<+O2v6_-m>r94Ts#*cw0&I#w_lL-BKr+@LT>WxJ<F>jqUku<Kp{;_;kbGA2!6xaw
zj(iL9XW&?a=9W}a<CcxZ`OW&UAh#$lR!WbfU5IP+e>rtRdBdpH4~58Y|0o)>_oZ?B
zX0~XTces>6OC-T+Fw~hpENglAWSw4kaDq25A%$+oPjF42rA);ITU+C-<c4w_S5JcS
z;dsU4E1gRc@!L+z(0Bc-GWQ3cTVBa<HidDBdF#Wl85yNmL}&GRX&#!KE_bGB*$XR-
z!eKuMN8+qs+|62puHFArlnASwFiTeC-hO~9Qnz59tuSnFb!9rwo;yxJFnDzIbi*6J
zx)*O}pVck~?(n*|&g_?U<~V7Kahh=p+{=14@kW;$Gtk2Zyv1)}N<)_S)nfWq5_j?R
zfX%Z@Z}pHyr<fFEHV1Mpfkkhs8mj*_%+n?cm6Sqa>*Y-y>SK{=yau}V1}eo7(Ea?N
zrzt}{%yZ2NcFlH(+a4-WQQc%g_b8{?qf;+jXJVzegq_s2QHz$*QWobnPV!#!#T&R5
zVWyw6H3sD_%}4UVx&BS;;U!7;g{z}cIF7X7<0Q?2TLaL_U9918^Y&*5BPnZg-`Dg0
zh<Nd&%JRd8#X*7kEndE&0spf2l7dzP_T8Ci)&McQ2=3RgY)UIECdM>B&A-_~*~lA|
z`g*~F?Er27j?c7b3FkQpXgrR|v^T%2pY&4uo&~?KmQy}N4C?8VYp6ZlX*9tBW<snM
zq3F7_K6w^097$7>uwgzxdm|0mBJ2UWf)E%{zzNNlbDS=lIkpa1Vcy1sBpsIxWo*LW
zN<Ot$c}L!EEa#9NXVulo4@nklgM=>B6%Yq;dCQ#OKETKHi_<3s?p{i=1v9{mht9&=
z%Y=$>KRTj@YO++IB*TOH17QaxyVlNGNt*3?74;(DGYoLUmm`(nSKfuI5Gavr#?fcO
z@0urLEayT-e_Y<yxmoE$71_Lv9A_bgt#O^tRF-Bp%@23X&K3Xlw{<iO@rskn;7gz5
zYeFPycrdW7K(T)lyZ8uywFrCz#!&^7(+b8+FrR_51yX_`p(UjbiiOWj)b1+!*@Ci`
z@1gI^(%pKA7LNYPJ<xEQ3;?4EWI0|2z?1g;&v`(eX|&i!Ul!lg3@3g2%!`^|xJ7ep
z?unS}t3-ZfbNGo>uL3L=Ze<I4L<3I|3Aq0!|AtereRZEvV&!m|_1H7Zi~VVDL#@zO
zMD;(4FNpZ(#L2`X1cx<%1`z2HyGXj^-hBlTuhGKO1{f43{iEP5px#peZZADEn>Vvn
z>{jd+z>*mR!C7QiS&{Liamupv#TW1Jn=3=aprHbpj-JlxI!?8#m&{wqug8H-+L_~v
zN1Q7**?o>Q>bz*5fFw$K#T~h7@ZvIdd1<L^x%^l8qrY2Zz|L;aNWjE5^D#gQ?llu7
z>!SddyfHoO#f-_!(YV*WVGp=6&{_YgsTJy=K6h|}onwhBihgjnJx!!ocj^^eVUD`S
zB?im^@*?;hns$?1tA1ghg!4he%xv?_XI>Uzq!tD_M`Dh}cMU=_+-JOw#=`&~k@3-Z
zXf>2%xxBYew{ms3n(89weVAvtR0gkJHuk~mh061I@L+4fd4QFz+yU&-i%V327*Jv+
z(DcpLukPZf#>@S^)2s&1la^e5((j9QkTYRx&=4o?b+zA7bP68i835_htAoW)1A!0+
z&8NA4F0PD;b6w~MU(0Hg36^3qYFKF-o_zI84Gt*1c($x%J;`GpP2()C+rngnvI5af
zO)j>SZwU`9v20%-SS@RBZ1$vIbjxd88HRJ=!}vxNFYgd7>jFX@+_jJeV>`g6L5osc
zF=MiASr6WDjato;Y2L{Ec?-IUik{N<8mt!FlL;$e-$)x}Nta^pPf=8QL@SQ~z4@>C
z7Wq}UFx8%O)}v<uXypx`8sUBEZ<)DSU3K5Tg2(On!eRr|8@r1uCOm{H<%_eDmk+WX
zLib+UrTSLxJag1ytrSjWPY$y=a0+#86_3giG1*A}3rp6`(w&cVW?~<gNOQ0ma3%6<
z+u2A8Mg<^lc6qtPzJK38G%7R1>{~iIG`-~lVb6EL##2(3zd6g#j+b6u*4-<SX8!Bf
z9vm51j+d?H&e~^(*oFU^o&6N}AXf-zuL@B9N{TBT{cYf9XGI_<fJP+mxsA3{XmO+l
z9o$`ic0ds*H4^H@;n<P1&)^=a)04g6rKo>am+uP+m4Z6_>1-ElY;0^DyR_11lK#oG
zmfgq496mOOm5xTaNVCoF03q_M_Um=ktK-76$P^~y&sx>nwq?Vqh)+;){Dc&(G1K;b
zwdb?48WjmyE=wnci^aEyr(}2a%FuIGhn;M7HllQ7-4W0NiGE$kxt+Tbi3}B$|9W)P
ziT2j6_pkKS^R!h4pjD=(>E%xiSlJn(P^&q)D|<dbkuf9=Bo26-Ou;-@=(70S<_{!o
zC#_DiU1v@O`gx2|o{=07C8Gh`>WFlhM4j^AQ=2?QAP<KQIiY-1mrRflM-+aN83x4*
zjwB;+N;6#)a6ai+qyy6<l4lQpp^n^c!$`Tjiu#xIi_X1?>l=f&UdClExQ0>v_iB?b
zwk?^%i0gJ@ksV)5B?APkYg%?)EYqb-v~;J8`hlpzx6>C(H7n!3%LuDGqvG!DiHe*^
zy6e{F&&tTQnPU3+5Bji@RbCUyHu_`x{J&?0Z;`c$%^@BnpP*XJs_mv-HrtNvv!U;q
zVm3QLzx67_s`Xs{-d-BI%*uP(mpc2E<4!p6=JzQhC&VAkz0McLE9Qj-;JKFcCHZvI
zPE@P6?-1$BPR?VpHk>?G3&)|A_tHX3V);`aYP)C>v)-P|!Ig-u@t4$(0`NXDR?9NP
zp0}mDj^c#uXxtCGflC%ra466<7KG<x-pR%&O(Xh)LW31EFH#}p_T6batbbF-D<-Ze
zgkb<=#6OCQ)bQJ|AUt@ep35U!d<{kYzwZYkMx6spidVa0Xtdx!NKFM<;Jp+P4BKbV
z6lI}};}wuiyeQtIdA%+1lC*WWOX5p=bs&C!a%*sY))P%=-qoQ7sao5npX@|BQGXwk
z%}cBj{yP5Pv0nnjfgHfVE*E~c&$XSNm+x!kvjQ>mWhs`Kq5hjOtsl48g|^s5MKnSP
zAB#A|Te1%f$3IIpKWFN?6+*{*^MUd;M%cPL&=%e%(-<7sXfK~GHfn;S^`RASdfKm}
z?P6(Rm@1K$9iSRW&2#PJ(>{x@6k_QGSNFNlYXWclsP3F4qs6onUCi3P^rgO{71F!v
zF-fD>H)6lWQLikJmbA3uSdU!M#;i|<%XIv$9WOyWIYxQal2|`nd%gm@^<d=XmO80?
z8)K!E)nFLvB$VSfc^|4Q+|mx45>9(iDrc*w)_(p(H~U7Vcr)~lUf@_=l_-zg55I2@
zhlAJ8oR!a<bDJskSFgUO`O<fdH}ZCY%%ob!&1R#^z@~-cnM*zgE4wmw#e(|fj*wjz
z_lmlXm5R{=^(%G>2x_PY%MYbwva|HJZ$quSOf7p28sc=fD1qZV&0iWK!<!-Cd_!bx
zy4p0-BlAr86oL0q8lQZq8qR$a;LYIqq2E{joK$4Zqy-%VMOLbXR+5;H&o7N`LkV9@
zv{;_}zg9GA`pNkK^^oOWhuHGZn;h|vb`mvY;!WqzG)AETyBFT!FD@rpP3FlQBsZsV
zi5~iCDFLa41jC@KOOtnA`u5nxJXaC9b2F0=LuN5z0g7hn^%BSI@bvvr2L>=Z2MT|5
zdhd6c<PfWs6$;D*Nsci8jJ|qxiAS01KI5VYJIC-W#VaEihZ>Y&t*{q-jT|y1A9i(k
zyNXMa%9?Yt;Pv?SOCh$E7ad=|)w6P}{g&Fen18Tn5wlc7iV+%ghqJ|v5sY#N@xOQE
zf1TT?ygvO18JkWs^|kdb*_h&7KTV=*jT2cT>Ki5Vu_>e1?WZBig08PS!<KH7J4v2w
zO@!tAn<eGr^q8OPvRe1>x_#}1<8+Z}H+yU35-aH!-M@is)SCU}!m=sWy@qA=)JWv>
ze-s+OF2N+>!d|PebVUF2VJ)B257H6)CU2f5WKcC8xIUox@2!0xpqX7mU*rO~@15Tx
z!>yuT%uOAdcn3?p9DdX9cO#Y(8%HgSM%S({efdnwdFj~?;}|xt_BRUl%Ih#0HlMpd
z`L-JF|Ne1NfQnmGwkojyFt`$Ot7F#D%EGZjb)}{53?K`T1b2u0&mY4oO&7INqB#d#
zZgOa&a8vIJ+UTf9M=FF+FT2c2POCO<QNG-N>CPw0p&k{=Fi;x|>~_XKXI3kErEe|4
zc5$;QagxY<vqyQ_Imjd*Gjs$56U3T5^F+cse@;2qPUL1FhZ$5`B^9jc>HCnj$ZWHj
zk$#_JzESIEFYmW&Z|Yvnb8uiEUZ$;bzvCLPxz1gG|8;>-!M$$1P>!)z8&$ZmdO<cs
zz>=L-RgeY`z6(SDadTFtO~LHvSdxfisX5mxqrdTfjToKv`k$A^02m&{#{f5|gR7I2
zE|N-Cb{QcBB1FaNAl7_{!eYyrLvpO+&Tnfco%em7$-Kcg7Puddl4x`<og}*~);f7u
zK&rsJCAHaF_WkyX7aFX8n@z%*6PCS)XX2NS){ut0&*B%@x?t6S)W6~7CXIU)EqMZ-
zhB&fZ70mA31CkpP6(Co>_|>N#GFj%?qU7#UtyVi*-T0O3u6oS1cye_QaGP?6v$k}6
zG^`=5?9(0cui02gZmG(tGBmw%Xguwu+6D)GaA~)6H>P$hca~7UC+|#i<mtrYQP~f9
zY`(?WFl{os<e)LK{^hg)5>Xvj!hH?;Bhw0`X8oc>Z%j^a!aTBad^z#3h1k@y_4_K$
z=L%_Z#8GIvnVxE(qpr5rGw6LSvaCC!vn*`q+bXj~64i2`1O@vrEzM;jFqU8WxpI;?
zr_PCrJ<?#X9VU`3(WYwV@P}v+7v4*HAe`@=!w)!kRUX;ek}D1k^S5g|hhq}cj6fM4
z%gU@m;4TnwGQM^~vMYu~V=M`nq#nWT+}ez|4bPCE*!AZ2R*6q41M-2R^WvFK3l-c<
zXF#|S2Q($6^aU<6PfH)~d%4XX=La5|5pNbrRaUR;Ec2rUXBAY(7ut1Yn_Gi!o<64$
z9TAfQTMRrn0|{nt$~Tf7K;hD|l~EPrR#YmlqQo3$um-snF6fW>3S5$>EfDZ#+dI+v
zA$D?0xl>GaM87Lx5bakMZ&s-?Yr$gZSLOTHnceW~N|hzXc-8D=m*CwFw3OD8GRyhs
zv{qFw_${X#F;AzC^SW&@hJYt75~1CtHFKOp(bird>cVz!J)=!-%tf+WHrx<Hwg3bt
zmW3hLdgDsZxfY0gV8rR6Puh<O*{*cE)5Ck%)6@}e<Mm9-+uHgq6nsB5hJ1b=BOt~c
zyQt>lM3vxavdP-QFK3d2f6!;h34ls&jaH~9J*p!cd?rOt+ejZ7vv_i{#z-}lk5oLw
zzGPs@$`5t*`?F-PG=v5Bq2BQkBH->Rb_A)S64Lm9qYNp<m(XceILL|m336U#poLq`
zlCR82<~ejp*1}A;j11J=CVeya4&{?9B2kdGOy6OcZ{&n8l8A1~^&bp{8L&Klz+&0M
z@PE9W<zLhP`}R>(KuWrqNJ)2>sI+vqlEN4r0|qGFNJ~rS7&VY?5KxeoW*Z^Bk(2sd
z`(A&<@5XNPc)T~x*Xw<p$MHO9;?n%8&Za1IjM+8aH4Q7u@`d<1HRq#IT{`A5r4h9m
zI?{fcUj0Z{dt)5(M3O;8zrK`F%xKN*<+7NUD@b)5qr@8aUN^FkZyra;Rf-Db#yv+L
zL!5$stBX#~@u?5VecK#=zyI&82}}f!PqPd}@??h?o*a1oA0GDQe|UZ5aTat(KBzmt
zTejM%Z{Q-s)`gb5AJ0wOdKzf6vW};}ui|?|A=AMCN$^gu_pJbWYI8SA30M?~+X3G*
z|6QEe#BphQjac~?F31^N7cDff31#4*E8A&tOJd@@GZ#Of(gbk*g;qLMtb1is!@5J7
zS^9Yds`s!6U5O$+&PIkYxmZNz_N3b_`@y%Pn``z;Z)7!k<~|fI417d%JaJqliT(Lt
zxlD*4PZlxG5Ne&V$&0KlHzc=ZdfGft)y~_bS4w1HT*R9eS+*hTm535F4OV)?HN|I-
z`Bx#D%$nE^L^Sxl9DTNxQLTcjbDO&q*=@?V%NEE>Fg2OQRxd(G%YmV+jjXI#;9VRt
zJ8i|cVn%wni{dT%%dk<!KcY1;=H^Y2$2xpViq!X$_e$vqx`g^g&EN?r{*XmL3fz*O
zh9uYha|t$V$OTEN>PY70Vefv~tR*;S(DYKpjx<cGF|=Q)`DWb7gKS^3%<=U>N7o~V
z|L~?nJRfG!3vAT;*fgS7a76rk7#!sBI(wi;M2pAwkK2Wm;!6x^VS4SK{ogum7IqqB
zCA}UoV<{7J?=$7UG>uZM6A>e}0&U0%k_V7p^wqPaui>(@Mpf10R%wZ8@tK+)>)Xws
zPMgbMC1<G-JB&254uCW|N^}12WCo{2bEN$gnJL#CFV3wtz5wM6aqs;IVRx*oh$tIb
zFsYEsvsMfg^PnPvJ#TE`@soZTFh$=QsU{cgcO%bc73g)eUw_DYrX4*wzOV4SZx44H
z2lBb(j@f^y<!qr6N~H(mTPA(>AK4P3ua{G4PhOu~=is!Ddfpai+(2PS@r|YL!Rt0}
zyz51Ck07%b5sB$-g*hHw8-|6lpT{Qoeh(pc4QXuZc#RWX?f8r<gVGE%%eFaNTC({x
z;8*9;=s%ji4H+*dskdd#T&XMmvAf9nq8Q}NZOAnD4~(JplSS{^W)D>c_WUI+T&<;Y
zJo!NaP?9uR)Xy9cN+pm?%RQZ6!(H1=)qo?OK0K0MAO0HlS~JS{fp@4I-V^Vj(?9_}
z1Ff&+9?jNE9oE`z_8m#=zzDL9^VqI-4#P*EcDS7k29=((({wWLL*OgyPwd+>ONq&T
z6N(a~TAj!cZI>1KwPijIaFosD=Gvbu+d2x=@y_$tRy}H6)~Izo0?9oUE`2<qlfg4A
zi7eI;Zj%}=0|7hb0$p9lyv=_I>eyLTx;c)16;(WYA5L(krg@9|-wuzhk5GzHB<M%Z
zy06paA$NL#NSdxR^~2}{KQuAQim|Hwqh^OCJa3#E{KJbCStk6XS8dGjMY!@0yfn{{
z&k9YtHmmuj<Nx8o)eir|!-d6&5V%%oN57RYvib-li;sDGVK9S)#P<YatRHIQL76^B
z0ByfHU>Ln`x%5ZgB;^TB1tqt?acp_?(70du1VPlOA*f=uz>3q=7gf^REu*Tay#a*p
zIL+}Qg<UhLR~Og`47F6JaT1|HsdgvdYf%^1^Hyjn)*ow(0}@0pD$3znuY?AVJnktI
zQeyR%m7!~3;^E7MX6)xsao0t|{Y4vv!fjuMTQRA@vkLR&*NxS{Uz39LjrNz7(YNdv
zzTx}l9lGSAzmQ<@09_WvbexFgq~cS}oglB%df=Jj^~mXsdumC8al%KHK$=*B%WSi|
zh)^DF1eBnUHdG4xq5Q8bb&y{=HeBg3I9}VwX!g9{gORu#H$OY%)VZ_PS5<lzUZ#n)
zWV|l}d{xBF%6`SJunM4<6_^PLh(0`)s6HlZ^YZ(K&6tq)0m{}FKNSxOi$4T$Buifq
z{*H#9u^{XmUiPc?X>koBvG(HQuBt}0D6xE6(cDPn0k61=ozW_<3;nQWnPEb}!X8J<
zb&X6pKR2c0Qof9<!GNRLPfi_hufzUAZM3IBRC@YWrT!VG1Hu`a>VtzA_!d1JYaR-t
zynX6h@X)!l9SbVaM#iKM8Gz+<+PdM3b&pKL?R`Akh(MmBWAQs0W$WIFN?)gzcdc7G
zu#G4tag4-bER4yba2pO)dzJU9w{X5?428RJC4Grsd)_0O*5hhfm$0L1v<<v@_FKt8
zh)M%}p#A&8BMD~%>gn`w$Xa9^9VDgFnx_0`shOZ%DA#FALH;a_L*2yig=TXgj7=0I
z4Zyv?!=(<1F_voB2xRZGrQ6rt7-+^9Ygb&(pA+p^--rZh)bTsE2m3N|EK8LCnqOSH
z%~O9w(X~iU4SKn1(aj%fm;kdRx&YUt4sJI1%GBrxcm17?<S6P`0cKrwY9BPqG~GJz
zgt!}1?ZA?TO(S`RTZ&DZtC@g6MG#HNQRz}qxXG!lE|Bp*ywbHgLyNL$6%zGq^<UmI
zzq~Hf>G^3&U)gQ7ul}qtlR8SdrHB}A1_z^rhGGFoJ}iY0|F^US<YGT1cGh?<QR+%e
zpdy<*Rd#8>I^w6*^8)h+p47RUy@<$rVd++93?O>mV*SbLI)0BS+h>Tlv-t{h4Xp9E
z1Dk<tgsn^H4?uI#kuKU9>7Uz6RxEp0lnfFCNkD<Bt>}$N(7DDr$NdaE{Qhh>lo5k`
zLsnAj#ZvwYnyBNRDPUnNI@&2~C6I6Ls+!3QmXKKw>mHshr5Vr2^{KC()eYIIZw=_~
z5DDBNCsH-8<=2d~&|T6iaN*|4M*lsVbG_=+-18`3zGlBf<IFEZHe7Q(Yr#lpsO6F5
zj5fXrCM$<F$xGpIT^^mC$(8Et-XK`uOtNFw_(REuZvybMrsR9?Biv#eKz2_BarwSz
zwhV4%k?L=|XI?;QrBF_kjya+{NOajpU7>l=XN+T$g=WME%6=+`RwYCE;2SoGGWKe7
zOyVSVojZNdma1IKl8xqK<THwx8b=B&;4^LQkz!>=FMbAvPJ=H=ng&@5qa2)aU7Vft
z3Zy>av~H;BP%f?%78biM-y|#9R$=C1kq)+0`93XSc@s?Pp+5iH%4V#_hJ!Ot%a>}U
zpY*4$_Zi3d9;+PspTPh)sz2~j(8ny4<^ES?vXM38xy7J{?4GLFrSXi8rhLy<UELx0
zPvUqh-)HIG7<5Z9Z`bR_3*o|biI2uTFNBS(ceN+T189EzI#E3~@mH(6#h;dd#oWtd
zZCy|)ajaY&7@=X?m_-{7ZL(d2ZX|>aap!E@8qR>LN<A>0Hoeg#f94`Qo}0Uu4Py)D
zNyym(uNjAZToW4&Rl57u0*JbQhM9`;?Pd#o3XU086r6_jkpH!%koYBa&#QhYuHh~L
z3b>=4P{U+UV53K7)tp4vY_TSR_K8DhV}Kc3a@^2UA_4Oa%jzcj0hn&puu*kjd!3${
zE(V<a6u0Sv-Kw}Cm{>HWK_}@d@b6)qg2x~z0-mRr<JcAa@isz4_5ETfTj=EFx;W;i
zEhR((gFk}nVgYeS3v|&z4_HaM8c%Pv5W&PpmIgB|NA}wDP@$H+t?3i^kvmFj&R|XG
z(9*a|-PtH3{>}x%WqIFFHz}R9+F+I&x?DjfL`tG<G3#sOd4FE2SwN)1V?HinU*frO
z7B4TCGlLk->f&dcNE$FsX3P?)nHij}R539aI(;o#ZP4YkyuIyPmJV42{`=I3%Y<SG
zMh-q~-hB|fAWp&A$?1J>KsFv^m4gw_W^YN+sv|c#9q9FJx+RE$VnOw=WTwxDr?E3T
z0|8FFCv0~Qv0j@6Z&cA05ye)^!0daTh!MtFY`pE${ZmUDT?+Kk+_m;xM@z)jvV(B>
zX19v<$%8aeChx_?09&+f)jhy!ZT(gR^DQ?-cSKPPQ+~IRe0XxJR>$HzvQS8nVust(
z2>5AB26`OBZh5L*>8LjD8acu!)?YW4`ClSJ5)e~|2?3z8RSPU^Bx}3KsK}^^mGyUV
zTQWiWOug@z2~xooWu_HPEbl>?BKYX^(`kU1M5ykNG%x)LrO)xp0ZsTjRwZ6&<ltOx
zB0JBNKxK?=JLtPjiB~3yPYzxVyMCgTII@W);6l_{Gg3Fw%TGp&cCiJeC9;2&J=KR!
zu=+7-YswCHLw%QSAvk!hr6mS1%EARq(tJ4?SNdnfO@dUBh53)=if#)bcMh9u?Ix|L
zlLlwM-Dm(H)tfrQwgWik#^_QwZNu&*(jJiXP^XPpbP&|yFhRKb>g<WJX3>$><qGbS
zqVjQr5e|~P(ZNiX3LNE*CsZ9UYA2pq^255Lx-9f(pcQ0_CN~gMM^zFV^T|-cn0rDt
zs&*hO4#W&>$<ifS{xO`9$Q$856#hiF(#<p{0#T>^PBy>sD=(GL_N9cYu^(jzWM*q{
zoK&%^$@^4cxqXd(ZY!CJPXDFKjru?lM?q#WjqG%`=>547WNHe4<y07+uRNmg@B^Zh
zuxfrhE!tvQXGgwr3f^ZHQSus_fjXbQv{0&5<W#m<7T0}!r*{`_M&{5phzq6RT&}Tx
zEXwjqQVH9b5%@PX#2#5=Js9>1KHc)eP3V>-m}Mcyxzt>^(En6%xk=~uGl!O5BC)$-
zJxI)rQdqwv!J!xudoN`MdD}bpZC;``y7%b?pBy>)@?KkQ#jOr@6umnr;0NNLv0kEU
z?*2Y|!j*hHxg#S0st9KzndO+i&$^!jklm7QLSK(+VPkNIb1aTR8-NHH4x=4I7PyAc
z-m?&>Vf_$yY!XbWvr5f&H&z|_7V~+}DTna)R>-ysTCe}9J=tjytK$rEkCu&=OqMKQ
z_)y7JF8#ZJp<lJdMJrdV`q8;9&1{qN=X{K$wV}Z9O!bklUjtm&k9UxQ8cJtT;K-wy
zSfjc=nZND7o?sLz4k5wvVTj)>Lb#D2C$p0-$!pab@jt4K3iCr0x+T_m+&82HkCLAK
zB73WXwu)LCgSF$<cYG;yAHyEp)84+t=ng4800RdtrV`FQh-&u$%?shrd$pLVK;otg
zxBC1p)%?v?@*Nh~EC(=Zj$Y%@x9<|Wz0E28Ckcv5*aAmCq@|X}Loh2jZt}VAiGkIu
z(HjZSLrNt5;V6y<=}5nZ5TaUjxx(0J0H1Eu<hhgr3ouzqL14K{nHhN+T+-%NCJ)6u
ztV9VBK*QIIsw^S03qt2UC9CUuZ3nfMYJMT0iZ^vV1*|m*p&hy__kHQSu=Iw<Fz6;p
zQ&G%6p=X}=!P3(sP7KKa#=W^HX16Ss54%sll;Us`4dv#O`rC>5Zpag-v@p35vqLqO
zT^X{F^nT<1?WGV1Wj?nlK16HCFrU{rvU)btmANrnBE2KKW4-mJWM?Pjlh6{Tlbhtv
zDE&S9q>m*98F;5<Ai2<Hnr$j+BH8*yBQPLPyvIm#Vd2}V)i3d;5A5O6_Wn74qSPbW
zM~Lbsl2qr!__L+^`vD(6gv$!C2#d{ro~0SY-l)t%d^U?1z+53Z!Ng(oVBH}b+T8nP
z6De9@Y>Zmh3}<KSx@69g0j45SYGUU_)+5t6RdHUsJ>Hpo;nN{y<LZgP*AZ3iTQfmp
z%59G2i^Uhlj^-cA_Nuzxy;M|RJJqavziRK_l8|fSQQFzLg2g#g!av>5FSi|ixKY8@
zj+j9C3m>9?F0zti9UZLGUf%MRTm51@ctSgx9e@mOlx*{6c-vS$4^2!Q7#EdO`U6CQ
zT9XjE%cBU7*!o4C>3jbBDMf+!AKE@mEBBPT#1@i`mD0E&(w;jl#E*ET9MEny%GJ#`
zT!dD|HMg88FVr8(OK^Yc`cP7qE)Ww7x;5}^E0k~&h99Q{+bv4^XfxKzswiwx$i?0-
zvOP**)V-w`yxhqf&k~U8L&w>%huw1h{hX%4gnB3-l9QU++8}N6D4cLIY{pHB2CS<{
z*5^6G6z|=|iccQdul95eY*_ocmDcyb5X$SLmkmz>^QP};<$~Hel|GB$U}d(~V@Xp7
z=yfHElp#AWgCQk*lQP#C7{g4hrf4P4uzn^_uyj@D%d*n)l!~y;G(~po8?+%p_ekN!
z2z;eA11D#NaLxKokP}+$lM_#VIiRI#;VD-Wn#}IVsuMWm_#Vli0?TD*`wW{*N$iC$
z9+6@Okxu29H$%AI9n}J;)p}kM*P!yEgaV%y`l8M-FiTQayC8E;Sedk>&XvhtgYV&~
zSeC@aWe!eX{CL-$wY)ztv(evZw*K$Q>ADg?*1|@jlkU@$d&hh8L_sZ8hs3Xcjt$^#
z1h*7?m-}{~adR>zF40{8<=@8|;U2GB4@RY1FDZs>-qXc>kBIlN5&7Zc7V5*Vz|6hq
z`n#s7>oJK0ufc#`k`9>Dq^7|9`v{%4=C6v4q};90my18VZJ7H!TRpNin?^05eo@77
z<@}+NaA$qHMzSKljOqbgdPmbhU!(O>s}qZx0gqK;hHdB@u}n7*9I?Dd=2oDmHGUGn
zG~ojDLBYu0h!`d4rx`7A9#{%GxInjC=G3w&0V2kO9uN=QkJN0hP!63rI;xB1zDo9;
zO6n!qNjO?md@P%<jY=U6J)FGMV|XXJK1KGhJoDBhdn+cD(QL@^yA}Y;wtF<iuKo*z
zo)nJ%NsL8q2F8Dvwk`yu#<6q0;f?+fuIjBAjitan(oWppDGi;x7l{}NBa{!^RC?lS
za;ADkn~J^C&(>UcZej{lu-8yz%+s9%aS&FEo9cbpJKbe~5lc+nD*O<UIGZAcX#Dsd
z2GH;LzRo&?<cvi?*2dQLs>8$6`%G%O7vlyvCjxj3)7|gBGN&Xr$BTOx%5U<o$oI`^
z(p#-ZGn(N%1p-=`sz#08F33GYt-L>Wfu({*r4r@6Mq!&N8*o6}Juif*7l-7wSuvbZ
z6u!m3k&Frc08{pIf!bn4%q;%~1bEuKunxS|;{CfQ@Z!?~O8bjgj&<I}C2`yLu5LJx
zZ^f@Ud1>MD<23(?%0Q>+(vK!Nbx?d%JEa=!h%a#$rCI`n6kQn)y%i_{k0MXPdjQw~
zR1d6_D-T0%h^AHrDd`8xEhV+3*H~Ft*jibx4rDFPtgLcP1h+fH^N&)ic2At7WFTnT
z?LuTf|5Z?8UPS9MJDD+W#EZF23HIwxd_;*DKuw9Fq0Fk3^fk%Y>h}jPUt=}ltNVIZ
zUDJ_s*8g;m?w?F}{Zk`x4D|nySo_s@P|xTu(u>*#K;4j#iKs?aw@+eoji8z>rQ8gf
z@?#vCU16xv<YPr<2oJ_I5!!M<YJA>%$Y)sTYMGR|%D55d8%DlX{zET-dr3m$E8Ao1
zRQ-O{=UDO~YBaPhMaenk=^BIsP3?jKV>>p6L{|S=NUW`=0-_*nWX+Y!E31QcsW$BD
z6RvMJM_T{ZQr6?aN))9ba(T$bffPoFQgd&LMmL5m@7c@+&j+zLF10Q}QCZDpQ$9~K
z0zps8D=k85#2o?!a*a$(o~Ps;_R!yc#KKU3C;LiFz5qfj)1WOWgb$@n_8ZJJyxiJc
z4{o!>R77|nfZguvcjpCUx<r4>KOO`NB(;!MxxUfsiVkZVakD=Y9k1FpZeYgl>D>*#
zn>71sl(y?tojqHb-Qk;Ov#dYTuH=18yHmu^=-^D#>}sA+`KdHEZOCBaLv(?(MFy|I
zPnLK6CUxn)#qxj`-US)wiPROIw)nWS+jgX=rEQoz;(x+1{T?eL)(^dbNbQ{Nd2asE
z-$JD_MM6Moq%9~Q?mfEn&l^(cNu+p)`}OtoG0KqTB-YTVD{(wMhiUU<S?#h6%Z*Hl
zQWSPkWWa__S!<K6)3*S7V_L@^QSEp1lov1aTa;Sz+K$q!eQD3y)z+}1z0!NuIJU!k
zcY!{*B*ayyZX~bMU``?>aIU5mEWv;+G2K9rYD5S|ZaDjh3`UU1wg5V>J`{AfSw9#c
zuZUYd&@6O<7wLKNx5C&N)B=2NxWRG*T2*V{H|Ch<S~qW;d~s<h(;l8#H#gMlFXnsx
zxj1C0nZ*hZp9?eLBRl|q_)$?7hL1FAL<?Un;y?#1@u^&kvev+eZ?;xjRepJ)E`NVS
z(9fR1Fwt4Em{omby$x^SXG7yp=ixavX8WJ6MuS}f&K8kX+OJ)CYK(G|WHbiysu?CV
z=`!kZ0jnvh`=>-`4@<Q6RD?V*kUU1f_k{9Ih>M4F$%p_8m*`zxvqhlS4q+;ZmZvwv
z$STRxe{%hd!^bg|B9c;dZT{%$k3-W9Nm|T26ipdlSfH64i6Dhn_c%!nmt4SdkPn9?
z^-`zA9)<FOoz>AjDGHnD<IJkR%RRL|Am<PcIw>!8K?&8y@Hf6q89?G-Jv(0#hIH;7
z^RUhMUMiZ`DT(*A4>ThQ2Cl1&i3dIzn!h`u$NTi;3Eq*d%x47i@TMnvct^%jvpLdP
zX#JPwQ&$1Qf@(ga=ozn$4u6n&Z$s_S9}Sbd;_My$L<eMkwepCL5HhkrwcQCG5%hg|
z&oz6K7kK4Twc$#e`!;s*S(yvfsQdyZ%5m!J)2f_&)k<#H819cOyi5T2{yNVzjB((2
zsch~%UGjb2xCZ<8&z!za){R5z9Bgi?iu!$4VQ*v?Zz;l%CgnJMt#UKA9ewkr7k!sG
z>uRx{g3xw4Fu}0(=1&0y+gV0qcUq!>Dy&8#%WqueVYv=Y&+{j6r$gItLY%SlU74?X
zgs0ag@V7EYe*K!4GR{0r-@luCSlNGJ0uvoa2&DUYQEKu)k77bw*AKMa9R=BwV0Q&M
z8dAZy2)~EcNvz4u^bG)ainQIOBe5YjvV$0Wv-waWaGg}5ydikn+RSX95!#&vPkA=T
zilccmY_=wkx!;e;{`yQ+IvOQ!S|2)}+Z!owjhKo|f!&H>{UlR^fk-(R`LfG2kdecL
z+aN(T)uUzXTq{X{7Nj|T4^+_i;?VKA*&%viT=b{*p6FyVEPR8oPLbijMg+4PzkWHr
zg>kCr;a%|6Qn0(nUGA^bEcdeLfHbXNuhxB*hxw*_*;4JkfB#wn54JsGxxvK^PojEQ
zu)&)Oun7Bveyv*SbR_7$7^&Mh3~_tsf2p_8U!7C@AKvREMk(-+zECQw{;DaLZ5Bq6
zis62^-~-z4TRDlMAmt@<T7t{e3a=|}%j4JK9|V1O#&4pMFesHc0YrY_Q8jLut*BMi
zhh#-o%bd2q);y|&wm6?@haq)I{<4x{+#5a6MVpgxD1oPErg=KwQw9_j+MC;c`&uRi
z?Th#Jz!w~{K>Bs(2lno64zzV16Ooi}6sPvy+!H}JHy+qRL~(SD;S@rw+(03D-Uusg
z+l@&9Vr2evyuGKp5Xaj&3Au*f)<5^Se?9!cY5KFg4IjOGD;I!V?U1ajT)P#$%P6v(
zUp}_%rRuK$_l*BLKCb8Zp0+Q?#P?VHYx17Mn@1*m?)qD*aapEQdtrx_IAC1wz{E`>
zN<j!A6$6niq?_>t38`WopL7Br1w|L}B^12Y3Nb(eKav%bXE?{taq#g6Ba=mE+^=;V
zN5;l>R;|@U2Fd}rQej!R^Gle&a3ZHFZ>7Mj#`pxX`#khv3W>_F<E@A(ew<-;(@+;F
zuU>?!z}Q@pi}d>BWnz9oy4o7sBRPu~Mq8TF?A&Z^_W5anG8c*$9BzbvA{e&b+cS(Q
z$U3Bt+Vq51=auq!nm?@{r1fNCqE;tDv4<kNM@$>~3yG)%mH&-DiwQSQ(eB%#_#*XS
z>NR=w&o+>)bN6|7X3vShg@XF<3a}N*u~nE0S~-S~?L;$ub!cm6D$Zo&Ddn7#{k}Zb
zuGtYzzHVYbAXB?gmHOt<vnsQ1Z=)qvHS4@ys?X8#Z}C>)HFCxn=t|@}{);Hts@_(Y
zex9F3@F+#seJ<B=?c854%v~WdH{DuZ$2URlJBY-4il=!<Y$}l7Eo(rcJxeQsuCPh?
zG!+$Rn6)QW(LH}@TQqjXs3Y`tL+5hZzwLZVA4|%sg@92}TX!lx#}3n{U*-6@D7!hJ
z6ufK@HauuqqUY$V*d{u+9vRHLAF66Ut}`N^(BIsRjS;|tE*pII6}y25MA*7*7|3$>
zX6f!fylwlv?Mi{xOW&LBkbEWFPQ(;Pk*ZTxq1JowfAx8np7G&Gw?h4ZQ9RMJs{Csq
zo}Q@2HJOWo;a=$+(9eB$_vC-v`r3j2^)s=511i#BIHPOJK4t}lmOInMz=Nl_c7}gA
z#0L{=b-K(oJ<$L;=kidoS|vlL>;)<sUvhwf!`}~5uy4CGyDt7-TeOBI90r+ATc{0B
z#S}iDEnX0}r8INxaP0R2h1of@!@r-dj*Ji?lS(uA<MmqH20hv3jb|}T1H3wZFEs23
zX#+sXUCgh*+=-V5>m6w9eoK{J<zt;PHqB>|`3|cn!m3K}7`JbmMxd{7bxh>GQU1KT
zreQ`UQ&~oyf$OA{hU7e~95=DD92*u_Lr(_og&arM6sZ?+>Et)Fi@on0f>C%oze=%X
z)goA>;nR!0|LxLER7Z92m+J}aOgYFtox`d&P~@LxfM1nbgt}J5&$x(-f&As3qA$Lf
zW#l9yJ`>BadP<8Qge9^*ZvSLeQSO^s&_{HhWU+3Wv6)VNssDrScLv_Y6Zrk_VaaR(
z0m&Bb0MO#davNexZJsAAbS*y<>UcNb-TMQ3y{n7~{E&hVo=>sO9?XrFnR@iKPvPHR
zx$_t8Yia{M(%Fi(gC{InU3hrExtE14s{>RBxYN|7mo@t6Z(fJtBvP{XkyD(PP2){k
z6lPrlNR2I0Vvx68f>t06J!<01Hx0F4Owv`*Pz8uYmj(x8VfE9IdvmP~QfzepQlH6c
z>bgrqX9fL(7d)@~GbD{ag)K{G&3IP&!As@3X?t0&19~FNG+jbEgJ43(m$nO8x4Vn?
zbP&Bc1AP#>ca)Mr6i?Q#%rd}tEM4y%$yS;!!`20is`oBeQBvDaV7P5SiC!xIjr!?C
zvAY}XQ^GtOgLr&M4UOJI&j<4Ny*8o0ZHe7pGx+5#nq*01JP>z5+nELPG)vEC9UPK~
zpQM>Ql>S2JZ)~8d@*m!j5<0mbWjZgf>^*~@f?IAr0e2dx^y5>)lM`fzbiiar`BcA+
zyQb(I3S>=8Og#&3vxj@u+|U2b3>t1^8O$sOU7nt{7U)i}P+huV7lFJ}LIYvcLq=()
zM>b5vg`YB5pHDo)>mPX%<SemIgw{emi=x3*mlxz1k(TTZinOsaaCtm?TiP&rcpV%X
z`Q}Co!jb>h)MB1pwAizal@24&{EdLg$^5)(neJTUb>l7`5{iShyoK;SrN@SErQAF?
z2$Yd#5x-xXs^qG60{>{a%NK-ttWALgE_<OjtJf`zz>RtHgIO(3$BO^i5<g$Z+*0*k
zw#FFGi311^Y=qIf{o1A@KG>N994OKB(+f;U+??MTGRbEklm(kkH>70=B_Cj1Xycri
z`Y29x5v<L7f2H2Aa0J>(LY)1F#~jwr87hK3LnJ_y<{;!qX^CL+xI!6hCSrqe$+d_K
zC-?(Xm~g0P8w~V5l0RmM?edqPr9u#DFgH?cb(pNu1F(|lpZ<@B;9OVeh#Q^E7L9p)
ztSgf;xc=Ph5AN&84csE@_SrM$ysPRV9T2^LKIau4s!M`Rog}Ezewlw`FQ3e}lEUak
z!mSCF&G<WCZa|Z%DedaJuTw`AUv1)xqO))pP0O#5k*PefwI9eP+L|>?vXanjsMhhd
zmYuJekL1zO%Wf`b7^~4sETtoy-PZT_YQzfEhxNa_uziLDF~p>B-hFLh;nw>tZ&(9v
zwxL}pBC1Fqp}WqEn*Yu?j0E?{*nE^=ioNg(cwr--?f-Y9)0@+_uHr6RQJ&Z8t_UF&
zTM=9m6*Za&A?6pZ`$)kCk3Sg|V99@4x*fj69%YtB<;8Iyr*xE#7JRV+_n>2mtR5XK
zVr}&dswF48-78EitKKJ~(eYTZ-=xNq+g}%v?)#_62zl)-wqJ{AQiEVdAzoI}JsguF
z)5Xlz=61A<WCb+(IyRGJrWx!3B_Nm<XOsF#{}!0!QLQd<bP_>aT7ic%4Z!8)Fvs>p
zPmzLOK>NRdy3h$gi((GRb<$`*j6%!VozZ0^uO3Wg)}^lJ;UA+l(`6Z0vmuRl2%oKk
z2|2oPNY025Tb+E~(p7w3%VBAu?vVVkJRDs9sY`5Sbwww2)zWHZGMX=zJ6UEkla;4b
zO-=uLsHk<Z513JO*wGeWmiySQ^-A#}COONU8NXGUd;T2Ar0UF$2Ok&_Wmq%iR}#7)
zrv%VoPlj0qQZ%e7<aLqS0YmKXNU77zN$vFtug1S;5u_2h|HvN;=BE@FU2ADl^_Q;c
zw-=$=eYsFpN}XAep4_t!FF5J+-}?(PNqmvb=W?N4dD^-M`+m_axph~laFXVfSih0^
zitLq*hQNpvWuRMA6uo}6Uwvy4OXZSy(KBp>VRsHlyc>UDS>h^I;?Cwo5Xr<Mr5kT9
z`8I)L(X>q)RIzti&AC$=?BYV*TuJO0O1tn(7gPV6{7!syQNdezDwH&Mu`djFhwWPz
zwe}by7KRt8cFdUUOK-Q++W7r6{5P;J`g3@B?L(kGt8voOtEZFXAudKyJmVQM`<%z4
zrU9W7rWIrElPWsQ7-J3;?F>k~pfI(iZswwSU$+8li3<7EMP~qcgw1y4R{3ISeSj0T
z43N)X4NN`5eqT4jwZ#g&NRN5ipW*9?RYN^9WQR~;uJd8XDY1&=bbWpQ{2|64(Xs`T
zmDPAx*O1VeFjDh)6`z`kXufve;331&M-1$V?@{5N<o3(uZFeQ|_}*fa2lT7T8orBB
zr)8x5j(%>ezmm${U+oT?9gf~ZfWcu;LZmFaJCE9?!fH3yFHBWW4ER*w7x2T}-l@f%
z7Ie(;XksI-Ev!5=RCO_wGO*6bp9iB*$}l=k^2ujXnnwSY1{35PhHX}qOThaN54sro
z>>hop6tI13@WmHD=FbCpXK2VrMQN<UKiebH()2v=>4Uu)yC>3<fxDjqhk?B*g@lc<
zzr2^jhaPaIt<j_MF}n{X&-c!e*^ABG4prvx5??16wmYb-Q(&P!B>BmIc%v~Y9xhCm
zCl%eGN<$=zE~0Xjcx?}awjUMVdN05J0{c2vg9DGmmfA6$12X#Z$rBlQ)6@+J-d%}M
z{REDjmxT$cwtJL@twj)~R1YE)xw`T%e+J&8nHSfu0Il2uD_U_Ma#x0a#BMVl?xjlf
z;8W~`w}IHz5*vqt!*RzgQ0|_|XY+UajZz+xGF(Y`jg%v#NajC06Y@gGjf+H~QmSDW
z=1>=0^fD9HS*$Q?3cn6bSwIeK`nlIx;3V?|x+dEIO97k8fl^%e-3z*Lz~ftonpeu~
z;9dk?LVDVk&`@PwrN>J&-ZHt3l<8d>&he*U;2#)Dw136wPzB>$Obn%aY&JHO_OM5)
zP}LFN`?(64I;))@pbT^ayrt7m52*K=3v<v^%KM!Dmwa0vu;Q^<WuH(0&fI!Az4cdv
z<!!OgluseK4e!E-ytZ3{ijD7SNAo8*!Dc7A;Sb$}YlHv7ex2bw2V8e{><Gm0uPn?C
zmb96IZKg{}&Br}KOY|z9x9Ss!ZR%{H%%pb^xjMS&uoJT~P{9Sqss;QWd$EG;?GtHn
zex4!MrTHmMLy2AXiz1qv=IZ5LYbdD{v1IRe-^uiA=P8teOy6D_@2{exOmzLJEx!tq
ze%9T@w5i#_>5S#ITZ~?o-aFUkhtrWuy!9vI@~-lO(*8EXYn^<08=#Zk-GGX=?+t$#
zxVr1Cv)XD3J1cvV*W@n_!XCh}`j~DzT_uD~iBALlR08CgIhpWEEC#=rJzP?RrM-Sa
z2MfZuE=#Z8ig&4v{S-i^5Juy3b94YHxukzQXi|F*Tsu;7>5XX{rX{?n;Qai!j@@|F
z;~#ixiyUDc(l(;-@c6CB-gVoT=@U9GJ`u)tjzBJ@*1Yg-Pedda^E3HhOZw@<I|*tk
zl|Z1%Mn&s%<w{4eA7$yMc+*;45K|4*DJ#L+udS$37cZs1hz1hvgGTyhIPi;tD+d|U
zAK{H-Y{z5Ch?ruZlNmWjrSxymS*cH<x7i#AMv1|l%53owXLN}@Gs6vPKk*Wud5<c+
z;T{eVIChM=;WJgIpeX77P|+gROwz$Y6zZX0B4grmRGbw1Q}@N0t^BPqPN@zL{RMa|
z@vln+!!#mg16cgf2Jg()4FTwNrhe#&nS%RpX3z;oh)a7GI$ao)XE>N()p!5w7mgA{
zz~X93w#T%{b`^~swjIO#kARM~GL6QkRxA>xG)cv;i$qftEHH^y<xXkd!EmPX;JuJ(
z>sw+>xc7a)U@ZqdtC<I*3mG{<KD7AxooT(CL(B@83iSd~iMUKB31k;S0UrkV0{AWL
zj~;n@S~6e2p6g=yrViiP7^Neh)D>ElKg0b31?n~1h#Q$EV=b38U%NY{xb+wnmwMY%
zG|Ao3p*t^sViho@8bw0@(t7v_#m9y0qW4|hvhvI7ZQn)2#~C-wfW$e*8SfRks04$)
zJdjwj6+m`zO4(9npsJ=5G!3gGs_841H6$03y6Hk7lNK^Xq;|Ehqe!M6TQuwFM~Zl6
zl$E4|R7DrHZ3=_(AMXxKC0<7+I-&tlw9o&TW{-9jdDM;+(tZhgPsEgr`i9dyp4y@)
zxN)U}!d55&)Io#hSp*zHhLRaE^(WvEd5(WUek)i+8j;cne1wv|QK%2;-Tq5e_-Cq{
z7vg|E@8<XWq&)JD_UkTQKJm|^5uen~6?xPAgPlF=-?<vcf6aa2C)Du8+TPvu;;h!}
z)`$=RV{QjjiKglF@wGx*<G+v_RWQ?NC^t43ITgLY`ZP}k3q$-eMZksu#2*=lFSA)c
zW1cEShf&D`P`FCh(Rep^_rs*D+7Lt$R#nhxfeja5CEM7yaJ=j-bGbGtt+3e#h(dhP
zw!=y*4+TP*JR(E+vC3s1dmr`)V4tolC0yCiH_XZFqHN>zu<nzjeD5020kK^+zp()t
z&FDLns||bS_tyB!og3X4jkeCu9)i%`_dV>c%gzb6%HIxJQ#F_i0W%V7Tm*&m3-*B6
z`WE7e3v)^r!niW@alt8#RhMJjdpcH9WQes}fRl<KJ`JH7UdR*OcNB%X^***<Uoa+8
z`~!&e!4HK}#3todoPizj^?>E?vT?6z*ok~za<!MNGJ)ilHy8>%*YPEWO)@axubUX^
z>e(U0W>tq-iZg>MnPH}kkyTBpZD+nw%Z_E+zW}r?0`+%;R-O-OOK?AFQF%ClNFjvC
z&*9bv4+l-!(Z(GR<;CsfG4WcE;7Y&E3k)STdQhb^Jj6nY9#~tkzPb%UelF|kRPUMS
zm`|Ggf#5%3fBZB@s5{TKg!gpv=PMggvrnShAHcOk-V&>c*2eVAbe`P-4xjp*@vZ>2
z?k`4dKHhfb1%FRNu9X%tJW3VgZ<y%ju)ax6bi<EwaOA)nAB?X<$v_M2?%QH3H4BU%
zKPDV6gD+@Lmb=W=a&7Z1O-|b!8dwN+rEm>y{V|RjoUgS=FH#aO)#TxOS<dLoGh0qw
zl0EonYc?alY(=qUCd{cfX?Z@}Rrqfq$*g@l;bm(Nt~j{#Lyb5|ah7F52;BfHM@!o}
zArD1wmS@b>bpLaaB!|1Kdzl(4&Xj>897lEO|J#$|#+g&YIh2TvU<@3A&W}8GfG~8}
z(cm{raIj7bMl~+b3uZCYdetUtbRG1^n*P<>c9r(__>UYpG&W|E8qDry9FwIIbKFOR
zn=XV)-}cMWUOhR{nUuq2gKgcCyRLC|1M?wgj&IOF%Pe6R0RiWQ`?i^@C4fcMriE!1
zRDijxQxaNUpDsV5v;;)SmHunBC1rQRqZMMoX6X$wA3I?kDfGzj1|*ebM)1V`;6@`0
zzs2m~C5{?@gn+l3m#Jbl;yn^Eq(dv;lt`hEd(NULcf9EL@IT?5Yk92LD!21e^)Dy#
zTJeavW|52+YRRd;eQ5k#tCgkr%CYOG8-oH__Kk&0ZhoO2dZ=|fQyzNVMdsk|y!uJa
zRh_qli-EyIIH~l*q}b5T#WxhEc)8>8h=_|hh|{SJel@+{vBwDJbr<V$uUiz))4A+)
z=_!PAR>xJ|GGV*%9~ZqvKdcC#A{f%8kYn|J7=a$ZpRE$bpYta5^@NCHVa#8{$gw1<
z3=IbuVw-@0(>i-4l4lRs%pn6*-<<1H!#*;&lXxv*tx2X{JZ!V*wB#CL_x(JpmFNH4
zoBDGn{SS$Sm0QDk?f?KfW$%Fgsr{D&smDd^f={`UH9_tVIF13rqnbH(VsB^CfF6yc
zz9tLH=iM#6IeE#}A%RRwH)p*|XQqp_t<V*pDZ{=n+S2z_gNpbLXM`l7?7->9l%jPI
zfY@O$Y*qmaIQyM%s(>O+VTQ<SvDgpWP|Qq4l=U{x`r&Fgorg_>E;eGy<|?(c6tt|S
zg}QhUdsKt9!Thw#(bW|juFZQu*?p;N2%}0*ag}+{8AKbSl)sMyIT3qt(VAd5Pk+2$
zOA#KD7hkdBqF3wMLR<OO713g2u~UN<uxJU8;4%}7E53cG0Boz%{QRGe;E|b?OX~*b
zs@zc-FFwD)4@`%8)x2-5Q(E=o@nvt*ok)9D8^>S%(59ZL?(EmxT7p~Y1~`H$N=C9U
zt7+an>+evs_DY0jfIVP$1NtE2)o8L7em{!e>vz!kUs;THl!dT{RTf8@?kn}@!Pg|d
zD4D7^PPC)1EO81s$8I}2H_ScrX#EmiR{&db@$I&WTk+ub8DBcLwEPEmkvs6cGd|Sz
z;;(jp4DZ~q86SIGkoYdOdu=X4c%VuB_1ijSQO#X9eZC*cd@aAj2yfkUCH>GbgJx~a
zqb#FCFiNqSttcw`P}&ZHm1w`X^0y(=bxk#Kc{)tRAc>?+qMhX_nxV&YikxOk%6N&}
zsq3Pu3xvBs{9i#-5Y2YlmC_l|^6nT1M{Z>5N=}1+ai$w*rkz0I*p_&FSt{|f2WKK_
zqpF_QP1)?pT{Qx2Aw^Q!b!jUhQ*Ve#I8}H|v~pT9S4){JB)2u7mj7^4{EwA>TjpGX
z(dbaRxMY8FtXa=XiU%#A)eUr=)bU!UG~RoX_vx*rx6;@RACfr56!b6V7d6zFwz%y_
zhl6y^*bs(;RgzXw|GVjZ{|#zC^fd0yj17JprJnawl9jEe%dao7ztJ5cRatwY=uyy)
zIt?GOKTGHsWxzJq@izwcu*^iYx~ohK!>lztYnbjx`icKisPJh4e)%`8S|$Yidk%!(
zZF^Pk{IU)<g+dSaHcD2qujh|^V1G8LurAAsp|^)ePMPiSligi^$WrzFB!Kp!?aPMH
zAkY(qKepJV<~>pPfb*8mjfurm^5XdsKzNJpQXX3~IRdgo4Ah%NYIMCCy-UoV>6?=O
zQp%E|c|E2mx&GSm#v}U3h!07QD{Eb)OA+`v5c1;p8?Ln+^`CobeHu|De**r)YoRTs
zZoG>aFi9Vh3WNs2rhvT9{@l%Z{tc++o|x-ue2@9<pyZOz>ASzQ;p$s><e!`uRv25Z
z`xsta-%DM02|NnZ)#<ohAwTrNC_8d#hapx)<Q#AFLP9lC=&hRHJWQYUV*l31>{Cf_
z7>Ien7nyxeIrX59Z#yli<Y4y4Do?73a<yg6Id9T-E7-d$gLRkuh^CHVb_(s3o3-ni
zrY^7TBaR5QD`yKMdqc&1M8XK}V~THnh7YVfdU*Vbl>sj`pT&|nXv<|NrH?h_<7H0Q
z{E5k;<v?zL$q7yE9xlTW@NzRvQ<GHAay@+?3X|-X>b0rN+Y4)+8fFp6u*8-kZoPPG
z5G~}-blE<98udPCt$D!mWJY=4GF;XPD}>Q88449dGgH)jKErAaN$HH<^uZDi2R=uf
z7U0yb_5*^^fRQi+bG-O?(p24hTBqf2RFx??$q!)|5!`zYh&<^uJpzGM4Fq5$+&&Q~
zossvm$oxPZXoLYdE^2}MN5mW2%a(WR1*5w7zN;>OvnEYi3kr(fglBI$5B(!Ng?Ma=
zOEYzyJitc3@4MTSynXelYV5BTCUxr3818EL2ARvD0Z6`mn1+9|=n-@OB1`fI`;{kb
zNIh5SYq-?A|L|V2*ApJ8jjZ%D|3R<Sqji^JF6TZogT@*1_vA|WM@cBSpURM|LfIki
zUBpDXq|0J-`hEp2b1JM0tG`prn&0i;80#<KjhiP_KVVQgGVQFXYrUd9@^4#h)oA+-
z`OfX=8uT%%JAFDx;ZDa%DcqLwk-!f4p#RA(uYGDL>%oM3siz<-K8CZPKZUp4or*M?
z?Nfg{puaaZ7MHY^L+f)Ce1j+~zA}CubgSvsdicc~50At-cO?P^LcNXN9b8ELseDFB
zYNHjKvCB(qF5c<<-jFHbb&*KlqYsI#y$o<3<r~wO!w+uHA8wcxqIR4!D00N}?5I^6
zMH?P9cUG&I&2L$?L$fiyP1w4g@#guZ0Nv)EWsU~T%On8-UnI1{Qo<P|2zT;TB9!-z
zxLOxSr&Fpv3Vpm_kHR(pMo&+5*$MC~WEtmLvHHlWKMY-_h($b#8yMlfzIX7Kdy%hS
zWKoI{@+RRBYy1A`*-v8kxf)Zymy?wMgXKDk{7K`Ln#%bkd9!n9nH!$X^R1n{Xq@fH
zsQLcZ6qLKtlXYwMuOVPL@94M!-n6`td-D4L@)*IFLf~SW8!}nRS}Cy(t=gZ}rO7iJ
zNZS`{IaML;$_|*}@M;`5Y5!8BZ~e=2{ShV@JAv!CD{Ioiw}<XqNXH2>ZfRT+Ed!)G
zEmtx{QC^9BkN$Fm!dFS&+gEy=0!L#6iugc2za)=W($Wn(gL{Dc{^M7Rp=L)VZM@sl
z<`Buh0@V5@&r9N8;{9KJYOd`4paYn*H_vw~U#cn2+kL~W_fo^U5|t#B7AnF>dT|RT
zF6rZL)16SeTjIHxTOOroDMPNlb-ISEx5gY%2|okvjr+!Um`YGC%p#kNml}vyWvc1|
z`HJ{7Bs%mC?@z%8W2|rlpqU3`co~efb2?oro)&Z~2gO{44;s#$k9zffnXQw{nI&Aw
zDZN`sypg~1E+H(GnU8$0j`<|47bOV&4yjY!#Jef;O1GJ`rbe5Y{IdYNDdgH*W)yFS
z9L)wZOOGklnd*Z=ugmAxU_UPp78XytTX=QWEo#KXqa}#gdmbhBzgq8mZ2eQ!>=T~C
z6KQ%eVg5~)PxzCEJlyh)0G;kv%)yS>!I2<91Vo`0TRF5GDQgl_Vy+!hy|LD4c69WC
zc^ska6i8pA#_T$y!Or2zkpJ|b={*xZLSP{i8KSv!Gt5eZ)6M;Nhp$ZT`O)zExZrBA
z-RP4Ov)@Pc$w!(q9FFVkACF&94$bt_`*N=iIxJ;LX5jqbq(SE{zYO#D26K7c7m{;(
za{1sD32#P*oc@JA=@Q1)ftVFsQ+JbO(>1=UE@st?2_~CZD2~o7(s@aqn~S`t-?Qf@
z<~rOIq2HHzbis^*znA!Rz8tmIwV;iYsmse+bBmTiYaZ@S!Jqv+E*-g$_)d+lM>J9m
zJX*+KHpXFg@KHja1QA%D>Lpw;VXG3IQ1L8;BFu?0IK&BQOYYjk6?64>#Xxe#H+b(&
zJE%#u0p$~ab`ss&0*kyCaJ6vkjgsfa@VhXU_mp~-W2cPKc`iL<a{>Z1Tez1E3$1@7
zsW$XaU5*9RmKooU41W<`kRfx!dAk5h^LNQ~xzf4Gd5Ir2DK%Yn_9yeR`4WN@7+;tl
zTQmM~le$cLY)Lc0ukg~yAoJr~c)pB*fp=oDGi}ceR53d1kGhQWdpvIT^xx_EXQTSb
z>gUKF=ebZ}+uj64er)hSD8byVHV~aYi2M)FYM%0V`Og}-=07~$bi)~WmNGMztF|^O
z^S4}`-Omz$VT$yF8tfo|j(JPxGfn#d=gg-32Xy%(&y{8P8=BY~m@Hn6etHG_IknuW
ziG`xiMj5Au0Z~1;V%{jw#ge?pH*or}A{90Qk;kV?XS23ODy9*lH6VMO=i6xOGGk5b
zIB($abtR3#n&Q>PcP;+D9rH-E*%-oQ+}Eg~dBmuIU$mBCHa$w$`DRRJ)*#VHaG`#3
zIS^u)gF5}$L;sWCORQ3-DVdAjjQ4Adre}t|w5rRjCY4uyfogq8I?#U4_R|K9-$?>#
ztr@lyw;4slAf^cN!y!y%6zqbn#%ft9PCQnkmvqfV>M~Zq9VB?j;Q<%u3qPJgN`;%f
zfd-ot*rR%x!O<rJ8$=LNKNRtuq*06&MiB}YC&$BjJ3kE_3#-?lZr+!T)a>7$^_2tO
z{Gl$znWP*bqv+9r9!0D<dUQkp2_W3R<{rX%`xgggC3fR4!Wdn8WEQ({LGIl9!NCKV
z&AQprAB(+(dq7J^j_;iy{UbdN!WWOksO}zM$@{N$KSOv*z?N#C*_vng1&%a~AJlWJ
zFCIyyx2<O(_rpX3E55X(X|U7T1;V}}+x3d`>>6@>s|`zaOm+sRmZ!Tw48cSiW2Zjc
z6O-GVOgwx?=T@Q^s&V13T|Tvj6c&Q|$uATq>+B9U4+eONi&D!av{lKpv?+UcqjnFg
zZ&U?}JG7k<w8h@jG3n|z&hdxr$;xN){vDN<{3A{%H*Fsvkim_CfsO-$sM4<ftH{xd
z)=id|sRGN5$hrZ5>2K$@qK$fI8FhJCoR#N}Y^;^6W;h|Li~eHjAVK1#b$%(4F29=s
zTk`u28-iK5(q~pSY_Z43BJ@`XWlK9Y0dau+q&3FxYc@O@cPs6v-+m~s`)xR&e08P$
z<J&19<e9a(r50dvdT8O>tRJTVofW1a52)30<a+`GeoPB0JV@jXuIClh)ll7^awu5o
z3Im93E<xFOcBrC0d{I?)|Bjy~yDQDSC?!#&LD^D;Y50=Vl{WFiy8Y?u4UC@SAz^*=
zjBU%Gk^YE!4T3LEQM_s_Ofb~2VF!Z_9%+7|l+P@?f`X{R9q{i75wA99p!AyCLd`XI
z$^7!V8cq4hTCZOV6e!^^yAp5(8~S&JR2%wu`@qW{A54r?OUS*P(JGbtd<&=s=Ppc)
ze;N6`zPiMx0`h#FW5B~;Uc!cH+4&CpywNfht|$SH8N&4|7R5jUE7q}+x=jb!g<R;u
z(vrO|t}k9Cl?_*0aW4r<JnwOUxscTFQHzN^v;SZ#7}ozr@x`qndZ!V6(05Nh=Vwjc
zf6v|4*^MzN1==fAWY#EjuP6gz{8H%E8s(K-f}fe@kX(BB(V_)QY<hBT*nj}WZK{v=
zLTG{rd2aN`gt9q=+iMecSUFpNAr=f`I%=OeK3+K05U>bNsLgRmGcRX#XzGg0y?aqa
zvgzU(KUt%i(U^(g%?R|W5zJuIR~`okXtz(Aw769B2?b6#g!%|_jLakF(*}%7BZ>`#
zp%A9rY6IW74EtDPI*tz*ozjTKHT^YM+XXH}wZ}?=&VnMRo~?&Oyhbk+gg}8(pIJSc
zU2@$F*48IqBr<TEBI2g9;;mzsYjl?X!A5%FyAgguG3#7#v~~)v8Uc7hwgHRYg=1Zi
zKmP0oNKX3h6@O2EcWQ6XK4PN!kB%+xv$gHfgOYV@+otJoFR@F2Wb1NtC;Do5**gDf
zQN!K^<P%tC^M<+2)F3)}op5caNoTX>MHV|={J#<g2oFMu^j2|BUhBsG)?nsHUboC;
zkr7`l#907-m!|9n3#RtOdYd1e<6;WE%K_COAhXYFn-4o&hteMSne&5p9<(*4!!x6*
z;+`14c5a=5mnK%|(&!<XY8_0rSUB*lpO>JNczNt~1+8z@=KlNq10-Yl5t~7|spj0a
zDb<_Is%2LV?K7Zb^|d{E%3$8MukcB_b@1nUtxa6_LQl)$C+O1r%G)N8)=_*Ppe1im
zBwzTER@Vn@AKdF#%5aDW0&sYN0U|x3x1$w;`)z1t7rrh&gAP5xkpe~((gucz*mD^i
z;-Zc2&%7Jn!>dc*HU9ZiV)Oqfd+%^I|2OPkt1T_6_LjD&y;^&=RlBIYrKl09O|77%
z_DJp8ReP`4MD3y|F)DWK5t7yj!sofafB%l-cRbG@_n#b&cXD5@_jR4;>+B+W&Z8^9
znvX}$%Idx`xpVs`nzobZPN{!(^co>~+?jn^fvf4pGo3;R6RUcZW=k$M5Amkqj#G#Z
zibrhLOV--K_7BY%9W~;rJcl2dc#x}v=aBwo$=%cg$-O!ChSCUl#zK>Ih6hy5m3`;A
zrvhD46c@Se(ixw@@L*HJ)GXMfF8jDHHfUICY3Z_SB0<?6Ob|TH#;dskspVs9(84M+
ze~{Un#C|vF-e*<c3P_`+>gFD6@OYd6WHwnnfGO4Bdds*?d|*?fAqoU0I$t4_*a?<>
zS&k{Lg@iwZmccyW)zP`H*)$4~SYkaCY^{C-7)RFd9J}}Dgof!lwYeV*G^H)SBHCX?
zcdzDz(u8n8Sy!U3MR%9^aRZU%1uoZY-BZV+ca^$pTmpS}5UrY3hlMkbB1bmH?*EKA
z$9#Df*+bb~y3#cC14OQJsjz!-*1ND2WJ%~-4W^yYo0Ooke4fr`t*$lg%eP{I8f#p_
zMxOp&nyBgFS`@u_WhzCkQ2wPBGoRqbpU!_}xF6DE7*Tw*OdLhaOaD3sW{IOHli*p_
zbaiq`%RicJy1RTt0l_ru4vPy#*X5ygAhAIH`W_2jS_2Rp%PQR>zM6xv`BjdU4PeM!
zg=`y=gCbiKm(g3$Ozft)!BUlbp&6}e!tAC)I=@tLh@nl$JgC`q`*Uc^F*UkxAh0(2
zaiXD8m@uN!ZlAR*={>RIG3ps#zdXiZQ}c%At&0^R!+IatkBiXWKf+CHmc<>@l0hYn
z&697Z)}}V=E#IV<+2uh*Y@ckIe8~Ltv^<5yOR&HDojWN6`3!+VKG{dIG@<UKa-!5*
zVgt6Cr`_mot{bN>JKW{uK7X5_{g~qy^B3_esx`gHPGgJ{{U$sA=Rp<pxInZ0S72}+
z)$<m>vNyR5l#Ljcl>SWXx@gv%FT{t^cfMYmxYsK93_}c|EsT&IPb3w|DeqL1=P)pc
zpj4FQ<t~&el+}djrfqTqoAB-k<p-gwWude}-)7yBa)gXti`%~wokctKg6(ZRg@W$$
zMCrnHp>r>*SSZvg2pcK!!5o-ex>KT5dTEbxv+HTCSF`+KmE;ZAqLH&dUakj+w~H6u
zDL+OeLSx<va%bmBYD~`=D>W*7qS5^w?%d~NyrcMW=Z+YEy-N%E-l$OS^UHa_?g#&d
zJ>O=y{<Z;#!rbq9WLkLygpV}}`IPg`{&KN*QY&rJ*D@$nOFn%Q7g#oC)X?AsNTm7y
zO_Z1>W~RFe^$8BXlV!Zg;3TA^qs|Xxne4P&w%YB_lw&K$L}Pu5qx8VO&LQt%Z?0;(
zSBpYPo63CPoJ2Fir@|$xahy3=k0)U^#lJ-3N7mH25O-7S%kowU_qIC+Z{1Cfg9T5=
zuNsaN#6dAap%6GD)EnJ<#>8q6oIEIB_U*1<AH!0-wild_`{fijPntPP(x~b3@?$`@
z8Ud_dEG~cKDWks6Aad0h6ImRLrL!F74eG$VbKDZ?Ehb0Js{SM42*Eoh4(`BZEViCd
zdkUKa66H*+rDnJryOOXl{Vkm>u(RJJ8S1dQKyah~-vV80l)J#{NM&*+XaJ<KQrK+2
z#$)xwJ88XMHj2WLVM)LjDta1E70m8IC}n`CdA0+X>#!7E5&rzed^J$fGSi@$y}wh;
z-vdUyAr=!>=B(+uhERhsoMxFeTgISYr4A}v3(0C&w)>=*WkeXXI6<V#=m!cb*^u&|
zIWxRT2A*0IPYsvYv77$hjkjEGE+|wjGl!teA^)`RCqC|qB<1)O`)iJlSwviTbi8W+
zQr>Ajm}#xHZ{p4pOnXWsbWL=YJ6y9fN^^FTRRLYZ_;YUVfz=qL9fgz~Pt>o)ks5|k
z21z1-ChB>nppKuKI0bs<5IVxh+3VR_iTPvUXMIwElDR{toprkw66vT3Pl==n#a@N8
zJCd|&ub~^26-^;qMCIQ^!*%LN<bya&+S#Bxi+`y`<ka<PZz#zQ+BeK)?2enMUP6;&
z8aC<6D@M&*$soSQcN?MfcmYg~h!n#klM-P&kKLg?vE*Vc18CBirkaQ+e2CBaSnE`|
zzQH(oy3Z)8-bgY1F{IO~kl*O&C(8B3s9Cv%wiDEhz;#*+>~y~oUG>m++~*fgT?w8-
z(gslRA$JTkyCc(={5@iy&zA~{WimZ&k>h6kGLPP$6Akcg77UVicK3c<sVY(nY-{lU
zFl6D9M~Rw6grj~|#!QDbJt{Eu!BDdL?^;tGoR+F*$(@GQOLjE;G-5iwS%lGSb6Ujh
zk)uQ2%7~Kebq@$(8mH{cMh(xWY;p%d;-EE}E-<bN0`0nX@_w(yXX@`R7QV#OYwlo<
z|41+|0s`DA|1OM-N+gIq{8D)cYGw+<5GpTKpvrf#O~LNHZ}v|^ZcTOSl<y*+xC*(@
z%@aiSt|x5<p?BZLtkrk7H-<rjnp!(s+b<>J&CrjJCnKNw^Un;e?>peb3;2!7DPMOL
zojb7@e1@p$JjqJ=pg+kEwO6pJn;dv!CPbz1zNCWxWont~pu%*Ui_Wx*$e7oB(DF$&
zwDIo?WjE^Ri<USgx}8%nNYYgoOZ3Lo>fsqPiuXON{#Z{`*!Wv4^v`A)b<abd6t4X%
zbx{%tf78Wu_Hyz7aT$S(^-)hb-o{Axi^hh?O(Akk*WNG7bTtDsVC;wBz+icddUU6h
z4|Fs*s3*N|=ozHlI*n)}oTA-4!`qSlvNPs$GZ^x|jk2&;K@%_qbP`-~gR-4oA!0-e
z{Jows^Sv)Ss69qQAStdB^H$hkZ|VEhh|=#8@vmuL1nHW)UxnNtpaw&jaF)9uawLZZ
zOt-5YZZ@Z2FCC+x;$FIhhFsV=XTkC~QS`gNuL@14X%EK=n^IW4g<Bz+V3x}XD!h!9
zD2<RBg?M4ERyt#)KWt!K>`!29we<L=NlW8rYhf$8EQ93O&5UPp1YN~GJMm1W8F4cq
zHJy83E2!)m{v)Zxh(GYzH%OCF%N21+J{=!13Ezx!&*JCW(Bp(z;&b!5@$T0QfT&Xi
z17~$<7yVRKEjebQxu8|oj^~Xw?PL6KYD0^=Kuj*|hOnu3&-!*V?9MiOo0)@uC1x<0
z>^5$>$9A`vV%aYF{GIwzAOImne*N>b60d*0UUTBVe!01XPVwM^1^=MF_IQ&ErH%@z
z42+@yh4zw~ncHSZYcv`h7iTuJ9xWVFM|^Qr2=CQnTI`Mvbv&Yg$T=1lyBq=Wc8?IE
z1U+|)sX2`>`74*+seyHrf^hl1To*D-l&5VGr6TU*KP?QSzI41E?`G(B3)Wsc`ecVw
zj=bjF%fCg`=JKD@!o|-94raO+5as~rw|ddutjRFd=LRb)^rB>OzgFL9cVoVX^J)5(
zU%!x>R5zI&|Jq-e;%#GxMzeNfv1bFVQ{}e>)hV=6Qv*^9^wsW(#ZNoomciK`Pr#ph
z@rjHjTnhadW8SYl!1`LezHhlnrfEXKSSyKOkt17lUdkeK3SSCsj3UxE_9%mVCP;SC
zPJR3PdUShdSpdYszNW9r#%hP6#?l|!&&k~}?ZY8*=+mxo650sy81nSTqlf6{3<TxO
zGDZAr(N3q!zkx&`(@qqTBDCNSAo}JMzztx>lPVFV=5kcn@%TAu#xql(ITyEnmErPb
z;XEZiD(ANI=Be_$6VStwUJCkij$13Qfq?4H=D)mf$#9}Q24tnyhi#kH|FdtL_Q?h-
zX&f9JS1TP}YJH7*a-`Sl{4PFyeM1x-y2i0pj29R(n#wjs;NUS5SN8ojGBdAOgX7yp
z<5%<{_ThaOz5`vyH|O-5ThnSsU-m-3yL(k{@q`K({%|rF=QG|M;Ik9#1;!)V$)62k
z4J(Tm>2!uwt*fbbE(r0>G6HxlU}~bPV+a?>)i!VKB~~0ccN905UHdA(&nNJa4FR+I
zkl!|9zhR{KmBB2hPfcAW`-ZKt|Fot=L=RvcF|LX5?+K2529bTQ8<L+yvLz@y7pZgn
zqD5(kw876|>o0ZYcgw5&sZYP)ON!k}rqKWNkj=QFmV8K;5KT3#>y9kzqlXS@u%d;W
zO0gfD>X#mbd_yo=uV1dD(OWtW)qAm3`Q1XKk)yc78X^}`EN>2=$4kuTUu@fHT27d~
z8lO+<i@yhyZcd(-`mXGLba1MiNF(OXvxVI^i<*AW0tkNdRUP7wV_U1&vgOk)iQ8Yo
zQP_VLW@z)YK>w;&(AiQYi<z=zdY2LLgdBb}6~r+)7HXY$9ip!wY}ImCL5kCdZ#+s;
z&e$SXqhzyab4+R@EAXFW#oRmO*<?55XaQslztkJZN3bKAQQJH^bI};wh|*X=gYf<M
ze`Rk!MAGm%jBK+ty6K_S*Z<kP0HRqZu%?Aj*5teYk@&h^MU+@)-s0iXfQ_;8Sr_;A
zS4m;tiw}~{ZKfBL?b$p`Hb3$ejM+dFo^`Z7dhwP%9o_M9)pMn-=EJ-VOG~<=VA7Wr
zslazhI{_OZR;HvOr}c5#)hD}dwd$q8P1DE5@+X@u$sayg211~cHK)q@QP}cJd*EAa
z146-U@e3HnD0@!@FP?#>rC5ruRQ;2M3!_w(&nG)$f21!XEu#MZd2ay_Mno@7h(1U{
z_A069U_OY@w>A+Cvn<*T;hOU0upoDLYRTG^vW5hXRhQ&fI=7gdB~@;XY~697rWoeF
zT^RbKnr?7vyqQ%!`bp3gi$m-pMKX8Ru<mcC=Cm_~+vW`&Y!NpCshZAef4F*^gAndL
z?qr=0{_K3Xeu~@Y{o~Nu$=X!>%X17`mht6XRgzYsovK6Z`ma%rA`|1TqAZ^ZIal6_
zsR`8&DILuTme$QXo1@H^)9cbszVE)zw7WV@o?9ATv0sxBsE0y1I_YrU>+lFzNS0ru
z`!T&-OSpo{_mOpT$1nznTdl;E<H~TRqk1}vE#%er*HSZ>4xr>Rx*dbqz(lFvKDnZ=
z@l>^u?&JBvKJA^eUN-3dzdR#x!7oCA<?Dy~Z%H;zX_<Z?QL6KvOC^6&jA_KtHJNe*
zpb7$Bei#qRhffq{yqbL!&81<Ky#BhW6@~Tr?pi(Rv)S(V>^a*naR#s$P1Y47A!Cio
z5aags-wq(hsOglf1ww-Yjq?gY2@>-scdJCIZIt=;L@82}SXI~^b$;+Cn|^7Fhi6YT
z)NrS{RFcN@8@W{96?zrW<}$#iRaneeOWx7?x5H*)$wJEE>#t(NB0RmbekU);R+`Bm
zdn*}^NOqO3NcIafw?+?b0-Sp2X#rscpMQz~?%?2fFzv>y11<s{Q-uh<*~`_0sunt^
zg-LeXG&jX;Wfr7sw_@LBU0@*hcabA?g|9(pDPsdeDI3j`G+(sD8y|&5M-R(KyUzb0
z;b-BECB6i@HXoqvlnar#23CQHr~&ubWkqD;3{e@+rkcffI1zo|%V98nfii1tLt)*7
zf%91sd4Iwmr$fK|n(A%L;|^^KQS3g+J3C9eTD%m=E&K{;o@c)OAJc^m`g*Y*Rl8hc
zbE6cO>hr2p#vF9nFm|`#-+8sxvq7UYYRBEy7otvX#=D~qzOKP;!<pl{o_X@u`TEOc
zmDgLk0oz>7ex5^aD;un7(FP=awUp!vBmuXiA4T5xUQu*`XCYq|l2GRyt}6yid}H1p
zhpuRis?I>pcozz`YSm6IPbY&<TV5_`sHdclq_f{hDB@K}`FYIly<8M9y-i9&H^Jhj
zCifsXIMD;jUp&&UV*BC;8Ce<oU!~6Lrl;+$BIiHecCy=hp5MPQY+&>^xC|n1?b@(=
z<qQQvVHIsgMlN`v67A>iP0O1l9!4@&3}lHpIi7j>*X>(a#Db1w)1BtzLoil;SCZ|M
zub(1%K%u_Km80U<FJWxA&ppeb=%mcpPg&ED)74~Z`@|^HmeAMKeYFhvr>(WZ1#O?}
z5-}3#Vmp(_p*JHI(l@?*S*#=(@%}<3`5k)D#kzBN<a7q9kjfWM&D%RvJZYFbL(i_b
zzm6MFX}vv2&5gV7wIW(W#=;?gF$aRx7q}jLgAL&oKK1M=4@si-+9RrKHoi)PST`<7
zj+S4_J#HV=FWTV|`j15DEt74+x8&Pzcf0R}2oqlj2b8`5Y|zhBlibVvGez8*vUkR%
zmMol4i|rB7iTb`Q6k4BUG|ox0Y2pea681Eg(J%Q&bOLx#7nU3{fpq<<l81vMe_ch!
z=36RPrhiZ~vG^|Psq&JX_WVZz>P0-JEYLM>eR#65VUIiEh^n?Hbf5YH!f}v;Z?(UZ
zHLkY*7_sCj9c3}=P6<7G^SH57PG|i5xLl+ezBu5Ec>P1Y%{<&R3nogaF8043#8y8-
zqI?wvuJ_gP)KMqdrl=-hd%ur{MGC8^&id>|WkZACuhKsKJwcgdwV*B8SwAvw+sLl;
zME5~T{6Ri9Dn85oJH%U5?{VeozJ3%!FYj(;>#!19-ezu2eY-+2<gib7#x`-nsL`^+
z+5H&%lCLPB&=@&YD|{j>w`p<rvE!xWRVQ85`_~2%HdgpiItABuN9xfBVloRoBp-S<
z;_pZOt?IW$JQJh*fu&T!GxL&_tbNg#U}5(X;B80WSZwVfW8P1eefSozug}(CYp@~R
zb4&KOMc(C&EC&beO$B48(Uz&Z$<Jk2*qsssuz9jW3^v+1;^%Ekd0$t9@82g=lyj=~
z8pd#lU`~&;!wu{5jZyZ^8E;T_?UCC1%(V}?sxm%AZ&~`ZsfxP&Q;U1b?>x%Kt?Mgs
zgF<BW@7K(5(#<asGnpZVjrUCbxIB%IR2r8T0s?)JSl>N^NonXp`w`R^J2%l>s?qXp
zgD$1#$9n!xx}jRP^{$zAp>Ny?G>IBt8!DRhc})Fd+itx2$@+Np@cBaOyL%Y5l1i>S
zN%Xl30U$9B4-M>M@Lf#Ji?YqOhkvEtZnu#HUDIa>S5;S6HDiNTf+d5G^~w!9CM$)H
zf=(fl986I2!-<#8ZR+nEtDFmR=NDYc*xw~TCzToZKY3iMXAgnRYCh9`j9yX+cKf}!
zXnB3Dh>`Yom9X(~;pq03&UPa*#ncsf%_bL?=nk1!!`Uj@pVp1fs^5}J4t(%p=%u)|
zVk7$?2}R3|=OiTG9^6d)c;g44`nhLdYSLf<@eRJPoY1}2wigW)RezV3RvRo=3h32$
zf?9f#+4|Zi)wlssuz9WEyJO!@+earP%^r%1&_7HH;R^+aftPbpFtRVm2u#|ep^SAn
zjp#V}Ew+Xq1&T)7vY?4ihrYOdOu2&t*5#TGswd2HEQgj}NzM)>+<F<ySMmR|JSU$h
zyYT&XGghZBuUiy6N90>1|2cembp8e;I!YY)UcS7?XyJ><@H;b^1)TQ~r}jL)M+xeN
z+zk!iNo0Ax-aF48$_L($9{8<HtXk*tqv`L9B@=!4?B6_wAK^Yy3*UGNGaKM>BySv1
zeO32H&jiPyl_`)dz)7>^{`8j^ArP*OrY}~8$|}W*x$e477V#UEVac^@;x>Y{HIw#~
z#lfl9KuHOUgtpvq2Es41<@vsfB_3IH1ROH4-1yA6X7^T|$GqbsbQ|k_IzTw8mM16b
z-TzXh@oGwf;QDj;vLJiRPVG6FyHalDIa6%6Gko&$VYPykVeAB<g@&cwMOMnxfWAU^
zmq(o@!H3_(z?HAv3zGX~6grC8jH*QDE;WHYFYBzyO!NsT81U~K*_|80M*wSG)m`(w
z%DDJYx~^jD`A?<HC8JLrk!JRec{q{Z{9aC_kmbEEMs>1s|C`8!E>QQKP6UY*U=;O@
zSU4oy=|_W}eoF3tWup*5l6*rbh;+bSeYdzjGt%teLH^DfW>)!;hi_q~0`fDYUDG@0
zRiS|^V3U?;rY;+hWU=G-mJH(E%Gf{K2^p)byw4IUejUnc1=l~1y$)nsXBs@BSkboi
zTz6;QwTP&6&6>Kv7`4VsCvpn5j^2+-?lAKz3ZL-)9`Z+-Q^L^@(6-vSjL4PL+PeFQ
zk-hx+Sdn16vJYm;2tg@RAlrn<Xgt)}-Z97eDyDOxfB%@hK%lhrE7fGaV(j^vQSb(2
zy6|QiM~=%&&C1=s=MpD#!{^|$kXT|iE}uv**xy{j+zDRYr_y40sO?*1tyn$kIsDg=
zntX%qV`y=30WJmTO#JYHc!`7uE~j$)s$0XQ%YR-^4$?c+``sLNqi6s4mpLtwggeLd
zcrJ298$=2-8nS(w$Gpx;GhW|dgqxRgit2Ybj|d#&Jt)(!)m1`kSC*g~y0AgsMm=*y
zImOhzE@(eZztGL@q~l`xa7FK&PYb0d+so<QMU35Z=j`3z^i}Ce{$C#>!+&%ipK3gG
zDt&lDd}c816+gJ5f~qYA<?_G30&PfE+LRI7uD)7G5=e1F!&{;RH4F(T!)>9XZhnI}
z@M$@)@z8#@OWCZ=%)mTLmAq_Vlsc7HA?I>E$9~sF^-_G?a#gy|#N$COZSbDh+P%H3
zu(Y3c%;mRe?^3={2os!YDsNGhdfv10vGh@)!ON63qm4~%5wW7xXE#!g9QFvWA0y$^
zFD$idz2wh#s*Zvux7I<ICS2FZ>6CrM;au*~obMhi;1ZaZ8xv$J61a5R<{W-Etx)-=
z82=Ws3yK>9(!C_(tksR{TRxdxRhTwMY-qo%-v0W^g=Hj`Ft>h$Wy9rTR{GqdFTkIw
zdGNk7a3FII?4l$Xr`lRyk27KtpMTkYr#zs19*vM2uUj8UQU8?Z9FZyQ`Tgrz(Af|*
z8oqYcyTSqKrf#a#i)O8j>wHnXw0B_=w?-X#EsD>amZ;>N5B0n~5p|rsvs9%mXx+#5
z%yMw=-{<?!`Up(xOcBV(F06?WrT)|y$B*2Ibj%@`9ma(Z4U@3^NfF>>dDYQx@g(0i
zK;aYoLOiJ?>FLV{rJy2*zk{3Sy0l&I8xZBT6()nL^=}4-s9A(mN?B8KWhU~f=*xI-
zCC_LoN-BZaw8;{G;r#<y5}0TEdlRWSBJ&uHH*(3xjn;IFz87feGA!gSG_4CCD_Kn+
zi!u@)6Y4LY669av4hu2V;c_jBO`vEbU5d8KGk*#baJZ5Z9E>xah;}{3TE3ZiG~Fri
zckFgoXNxrY!$vHcR)F}djUd0~{(yLUD%9a}B1URi96oTtn7@8RwqH7QTOvP_qGV5f
zuz7`6=;YFO646o3DefjAoB?uir&TFg*ablvlLMFz^x{`&|07v5f{Eg5`zc)I^=6!K
z;7DI8yHTC4jDu$P09W$ZVYlsjTPW>V%~x4DJCPbbJBO@d8YIMn|43Mgp*WLUt%MaP
z+>8PUqs^4v7s`CiVZH}UT6{$5T=a!!v)AC!S&mH=`x#lf`PE=6HdlalS))_1vUJWG
zQhz5VAOONM_j|1oHl)xOq~$MgA5m%CcgY)XwEor3lYiN`uAyYzqF6>|WOrcXje%wh
zzcMLP%H}yIzhT}pnuB$<NG`MxsL7vFie<oSvcK2G$kxEKDJxk&B@SW^Dr;9gPqTl0
zHR$(xwN5m`K_~$IoQ&fJFZ<lUe<XA;s>+bbe5OuYTrUa(8la-+QKD+Z4VGfs5NzF4
zW;?8Uu@>qx3d+Th4`*45fS_$fE4}p1v`E6VNqSkG8q!-sKUn3|1wUJir&wd^g|qCp
zNOdnD#R>MSU`7|LJ*zs&46ur(fLJttbH&2H)>~e+pXz)G8>M{^{zcFp_!Dk6QCSY4
zqxwNnV1`a8E@&X+aYG%7Xe}CX&?#EIlgF<k`~<GkKBJ(xPDR$wYUeUbW2JYyrrMS&
z7uWKo&r<?lAwbmCj4n;tl9{NoGa+NpO?a<JsnRz@ryKc%fr~}fz@uzwou#a`2(w&u
z(fN-`VMVm3Q;F4VQBn&5o$FKU=o?3}`Yfi}>+9az)1`$pXPKCOaN@#womn6egrwDc
zR_L`do-9F$9`G7Rwv|~Brq<PFO5p1CosDzH)hc~0?RT<Eim&oI3N5Xyh9I8KqQXZp
z2zgxMN_Pkg{(cIki%bj87!mAVwktP~%5=(<-ca;=!rde6l|!=BJMMRtA9d$$>pkwi
z=`gi=1$=FmfgO!G;S;7i0n7w@wzk6Qzds~hzvv%sXxYVP@xZ1xO9z=*{71cLpm@Nk
z1Y#l=T#^ZO7y9H%@!;gRJL38YVPQ34{M!mO&!oGAqSm#mp&^bp_T97{j+oIxh5WnU
zhi=Yu>cFKf9sfdsnU9yCT6xz066mcb6j4A79iwd?7YF6&y)-K&soZq~u>>9ypRHY!
z%6kH0rygnk6X{e>3Z3j1)?$$pB!AII^L8H30LtBT8rVs<$lf4=f6gm8XI;&6E6Yv9
z)WSIgX*#Ifk{^e_f=)f~XW^`;^1#&AV)BGKGK8jiC|dzt8!J?bXq{$UeDK$Nht;-g
z&R6R8OEWWFm4HY|_Z;7&h0FC@AF5r8i1Y;8lI8ZNRQ3jh35=rG_=rmH;*$sn4&Hah
z+CJ#9HQa=KFmfXf`}>_Xn3fPXc&z{sZSsfm8DaKJ@kF~*)Sul#-Kjg_Yap_nf1~ts
zth`|eQonM&;`ya9Dg-+1w7Lpvaa}Lj)jBO1fEDt&)CQ$SGSOIQWfjZtOXO^{y{~2a
zyW&^Tl6&-hZkN44{VXL1B%JlxVT@mKc23jJ_1tX)tv;muxsH&vz80S+Jta}g3VEsm
z0VZBY(LDJtrfXYXP$o$wO18d#gr|Kf7cLd`<a_MeWTv%7t!dEbklOHM583^rMEUhZ
z&*g66Zs!%YMM67=pBf%njN=7H)4i37ZpxH!W<oORnsKF{%E>%=YI*YjCc9c`$@ktz
z*lk%bO>DtBpWemuTjDvwe>GW3>HJbmbrnQG<edakAtHg4LD&ntaxVsRbb#c+Gj=>_
z3QVc|+=jYE+vnWQZbDlg<HLu*%KH3%B@ChS3Vk)O(W=Fw#>B$fR2ZF7%CdHDZK2Q*
zZ<$p~-<5NCxNBs3R?Q*>kMDId8<|IPk;wr|(AaXBIWMEVfBd_8e{8gh-gn24HFSQj
z30xUyMe;)-u4@w{5M^rJv<l0Sb|AVph-10serCFJVPs#g)Z{{6#jnXbsX77WL+)(S
z>8B|onmA<=A{!2L5c3_TK^Um<FCDPJjveM+m11@d?4xvXT~(Tj6?M3YkH>R}--tE^
zJhQoNf(WbZ6WZ}XQ(n|H7tswwB?9C)iryf;#8XGQKTfwc9N;9w9ft@t;STDN;#E7W
zIvdww$&B!`ts`~ZVdX6iy}Ze^$F0f?gpMEGP3k@HXd7yRDW19)JvI^TBZ~+q2|F0`
z{I-O^{i^p5SGlR^t=4MVBFK|hYzy)K{NU}+w?TE1jWQ0n-b-2iVNW_ZKu3g2BR;?D
zI(SuUV6<oxt0jR#nU;^n6{k;#=W(IcYP{8+`U@Cut(K4V@UYS}N$Tqewze6$SHo=y
zO>6uLzN;WMf*jirsswKuDcMb}h`wn-S^+s@e7PlQaM!={H{rJC&@C^)jWM#-qyAuM
zU!F`SK4*p6mH@}-MWUs9^~fM{P79^DiKtHT!XECxns2Na`qs;k4sUMLIYzMoN|Rl{
zDIX`1ZDDvS9dp9=^Y}{bNT)8vY+4xW=Jp=(v!)sgU<zY-li9dC+TS%d2W65(xbZ&b
z8;$yMaBFTX5QLRqrBF1Pcu6R*#pHil=IU%s<dXpQ%~?KyyirXQTS_)#Y(wc8tniOb
zPL8hi>h2hgBZtM0^IRN-h5Y?nh;oecrbJqx*g(*Sb!vz;pUnKAfR-Cwgp7Atug*eA
z)u?nqnn`6uZMIP^>%YDrHrWw+%e+0eaq(1M*}t+{{N9$9g}eEmIk_es8>W%$kVczD
zF!3=0mmls69qrec{p*XnYHMl#7*mwAp2g<=)HLZ$(fAuTkYq5aBlGQb8TPz3&Nfh<
z_qbl*`Q;k8Z&*PQ1CI$2zn*WJc2(lq3jxi(w`=}P>To~1Nb;j;8=W@CUu!bU=;9dr
z=TW5ou0uPc6kgAVNVY$g%Jgj9B$M6hTnw#Cf8yQOye>0Xti8O~IhE$?1hpu1LAUO;
zKdU9hu19FK$NDU;>!M3v-k-L~=<v|*Xh+tT|DA2TG=f^#6yg~q@;@olDp&%Vq)67~
z`fmVnRqpm#M3zL#^QOdos|>y0M@>*g!#CQ30j#PTr(<4aqi)rY%qEn}Lnc?KLmt62
znhAPqpXW{lue8@vV7l;rgPoRBPUaN#G#E&-Cf}iaMa7-5yh5{tu<&BW4TFm4XLW7D
zR!OI*`-!*2ZNOuY6qD}m0FW0<LCDa#s$0kF#drFyx8Tx~aJ4T8Kl4a{B$Jk6%bFNz
zv_u>?!8YK2p}z%{);_pXo6C(`NB33BbEcIhYAQnaYeK=LoXhef+_8x?EA>G)9@Lj7
z(Kab@64xgu9q%p)o<CVo3xldMGRAmHMb#uQj&Z!c2uYD`QVScg&WC2c%TbK{@upmt
zVxPf7Cg!Dn%^HJA-kpR%WA5T#6)oVrZ2b*WPiuy2QvR`jd*_i)=tA3y6N_~{eG2t2
z`Pa8!0ss;BcWInj85z$IR<(}kYcC-As!h)51L>N60{uA}9z7i<D?gZZpY0<XSA0%>
zc9<Ufb`OWrf+oRmwNhRtojJ7bfc-nA!)8mO`Q4)wp~SI0P05+i9-kA9n(Va)2}5a|
zr5K5?ZdMx!l096!Jg?rX(B4dmPxRgfH@3t{C^Hb1CS859>!0nm8-EtP>){wb0A+V?
z(-z|je7dQ5D?FYi_B!H%&JGxDuE&&_rpefg%Q`UI@;pi1W;QA{DVDMB!UkBJZ8qxJ
zpZD#eA_q-Zb?Ix>Bpt$fwi#UPrh%gDAn>eMs|elR?zL&!(deou5)^RRc|Ul9`6p+N
z-^q3&@gX-5Nxc0Z$=-n8hRlJ+p+7VGMSkhN#-o(5J8J&em0c{s^y2gPBR0YJM>Vm#
z9RUHZ4GSv7#%)V$iDhijr5{QUs6&CTYZ|%Ax4q*3B_+!o50alv1QK_FvBOtLGZfPu
zdGWI)K~xkbEZOzz(&LN*;(MLQ;|UkHGrtS>;Cb=m$6LYUjy?;cxfcD$CG<3HUtNv$
zM>{w_>3jX^U%inNZ@N*6y<ETI9q6WcTZgjGbB0ON?xdSOe*YrC;aycrhWG-4`}*=t
zy7RYo^DO@4Wp%Tk^N+5f7v}3vFO+DuzFOIr>|^R>+{+Eqa&j%ab;kLzd_!5|ORm95
zm)nzEcj1G<4`qTFGF}!IrmuS6b(Dm3yv$|S;WLboOOVLQnVIImj*dYE^Jf4KuA#2w
z(Y*W1*3=Gqyzq3;_>D(CuD3R|K1G21K8lBlPtP5@u5mSxr*d?>jIXu2FQ(VRA@5VW
zU3yJkg@17=;GFbeZ^}P5;6IXpzxA}v=*M~GEUN`1w^%mH1&rax!fP+unZJ6Fb9iZv
z%gUVW&Jm%+=-S&XhKY&O<$#ZNp`6%+-K~b7#%3GD=bXS!*z{_VXCHP^?V3Aq6@y<9
z(GSlyKm|iyK|xp0^E2QRNFC*kKt6#P5Te#VEan9Ffp)UbM6QZGzpTjY+ELLcED%u!
z-eZ!>3m1vZ0Kac-oe~n-=!!g?e0{T*u`xBYe|Y`sc&h1&%d!Ew^mx}@n5(U|A=x+*
zb2Gyv86hoB-yVDSZmg=qB7LE~&-<Mh%40wbVF!lnqXK{x0J4;cI_rwc&%5#6VaJkn
z{G#Da+LbrTVG4Na@H`#E=QGI1{-PES4rXgag>9IxM+M^`jE67SPfz+{d+hOuQWen=
z8+RM=)I7Sq8Bc{e%~E4j(R6a0i^ADvY<kDn$$_^XCy<#T$IyAR535MvXx31v#Z0WQ
z6Fba#a(gVI*!9?HyYYG^zsV_~2GzSPkFO~%^mhq%dilHBSKghBXy4RoIreVAp?IDU
zi#gM5Mq!`KQY|5%?4~Iab1iR*DE$hQYrDx1@XyOMgy8SH%5<TSe0qP;{^a4xT|ZMB
zin#tj7}GN6bYg;XG)x|&-Qg;4*3{6_&>j4gMRIibc(^*Zc_^4Wv=j8{8O$5kh0KS(
zQ<5N(BY#T*uxCYlN#S?@P!0Sxkta}(_-JZJTCdn_Z<!CTKk1e*jpqI^H)rZM7i8bw
zo;*CyILrJWiIcKZXhaK;{MviO;NQ2Fk>E?kswlT$QRm95hR3y_V478XSy7*xwBZ!~
zJ)MHVUQckdUB$Z=2}N;2b&F`7ICw+9wRRBfZu%C%YRMFHpS83%0OmZNW;LE}X+gg$
zJGoKFGF?$m-yJF|(<I=At(55w0I<T$_F|HMi=%!vW_pU)%1u`ojPib+D%&QXEj2)_
zvxbaU@AP;NqAaSjl=5aeA6*KG4(P>vxH!Xt)}guTmN+ocn3HzSeunN<1CH@i>7SmG
zT<ZP|BzvOrL4tr2s)<TzU1PR}>aYr@1^4y2)I<G8(kK;y8=2@^=E9ry!J}E{23Uy3
zRX_3`<1=F1YD(vdJAX^;ThsQbBb$+ps3VDuDTxJbsK3ymkZTd2(r*(L@wDq#z)V5>
z`ZtKNQ)dnPVRWtg(=|Pm^Y-uK1QAy~Ekb_9eh4Qab1k3JMUJs?%{}rgk2&L&!{mG6
zt*IiQJGSn;RP8r?DH!*vElmBzDfoxpP5*x{^D*!QrH9TIqT!MgG0Rddc=iwq+;s~u
z3A~@X*1;j&m!%$w{hnf?Bd-<q_dgPS0MS{zZ)sk{FS($`X;7ke#T5%(E&U?u&=0cg
z*Ggn$@X+$tY!Z+(mKo5B;FC4XWdnY6C?&nZ%bBpuTo@neKNA8nlcTAO$rXZ?+u8oA
zFo@rLQfZtOKLcJw>xWEg;Wo8~+Fh8aH|4(Qntt)$yB|vFxjz8=gfHRlXw2n)G19)y
z#c@B#zU`Lx5J%-+uBBH|=6jA-=3!YN>J_&Sw-MZ+j-T6ga1hjd$lbA#K14zyqxcNf
zEPJz?2i{)`fDxxoQ5Tm<7rFe_&3VH|3wk~K-9%EtqbsDXwkVnjbL*z!S|<c^^XHuh
z(MNB&{MqY`KD?3kU=vJKh4HNOs9+M*#475Zr+@homs?Jbh*VWw)FfwBV^5jO$-3-2
zJ?+p`hJd1J+lQW75%T**IVsnOrLA!u`V?h;!s#TD$|BUGY08v@@f$(GoNbQY&|m=T
zcxW8uut8HL%#y&J_C~@v;)d6+Z}mMq>e>BL*Qg=MP#`bk?6c@u$4>Ln%Fa_J(Su*C
zuB8W3%`yC1OFj*IUAk^h3?IhZx_%mUWy{VhdKdPG`PMt?*N)%(+x$q_ga3+=TU7`$
zkbS(%!r?s|tunaz#Q4_D7vsM*NH@pDG&gR_<&X~l<W8aiABI2T(;Onn*`5{~(!bJ$
z-EZFekEC|`j3KQS+9evavfV!SeebD60*`4@sz9nhte16t8p|LFH!X2f-Q|jlKm$8d
zrc-tZ2LJLuk(Gp6%JQ^0#Ok}3?9&B*d9~u<;P%U9?9=ApH>wKp^Rc2`Q=7+g?|sJP
zXq~2O?8BJX)fZ?!^swb1X&$(X{Oaf9StwU71l=vFYq%;vk`uHw{Wn^0$ojP_mZOJ`
z2I$YpnI~+;i_#IA?;a$vsW*j};Q!H1>185v3+J1g=V}X2Lix&Z3#LKmUDZt&=Wf?d
zXVwtB=^%&#MtZ3Lxu$Ey-ASn=s<J)__ry@g&@T6^C2+F2-(7HVghn>bAflfA(zn$)
z`x!C(kTZN290hE&CkElPp}pR#AS!?8T1J0<G?HPqldT91u#QgagZyyKXw*P+hIES@
zJbM1ba(^G1Ph~mZ;bNhhSgW|%(}ikoY8ZP2->~*xtBnIXU*-AcePDA*sUV5B1CfGv
zvVgFRP8y7`pBC;UuiC+Lb>CG?w*@_zU-74_{~7s)t#DD*NSlEfsm<itL_}y4_#;dn
z4<7>EyrzH&5X{#>vC>NSCyzrT+m#cmN>B>2t|b;at{Bl6>Gq-!+BzI|BL1*C{)2^M
z{{19h$4Ei>B`x6d{h2%kUTTP!rk?xhp;h(t=hm|{<>hr3RH=@!f0lmpV_=$8p%tE5
zJghn}D9rz4O8FLsQvHF!1m57=Ki+gyF^kOGHU4p<tN2A^EtBSyueFUvjZ4ljV%mD5
z8F`CnhF^(?sp3u7fXkb59~GuMLhdxC2uw)%(WkF>cb^N4JAp@kYYtm6ZbNp~%_3Sw
z3tMK6&yekZwHI_*pLy8D?U;j(3hw>*tMWGN#?PMz%6d~s0LuZBU(dheuXNdKBSKJy
z;C@=@aF(I_U^>l&jB3I^@Jvx#8=ff|rdqDDwsh~^%%MA@e0E%RMmw~m?eDtT<7V=Z
zq};lRpFi&fg4zSw*Jt!t6i!I&mD%!Cs3|9C>kzo(ol^1v+ie#8)IxGKWB$LoRa~r%
z24&w$MQof0&n$x7srBd#`TMk)<o@-`j2K>wH2L#uwi;${MoE<S4ALgYZb1;$WrL}!
zuf7S~A}3)sQYE=fT5=Po7-cmBDZa}lazIr?^F{YAZ;KUa{t)N%P>L)UH-Ju%9qQ&p
z4wlP*A#E{{8GNykb7NwA@oe8lYu>U!alhC#uN;xSV6hy0a>5%B`RAhyFT2yXA?926
z{T1bc?2}53Uz%Zix7*&zgHB^k*=Jv`IfZH1Xn($+z><7-GYq2;rlP9wI$3Q`X}|F1
z-JwAE7(Y8CGUbM$(7=LA_&<4R5nU4Q&6u|u50jbKs=lY4xEzh@<ZH_>Y<gRbw)y@0
zsJoaFo-~(q%zUEg((tsSZTP8N&8nur&BGry{+B~C8>@l$2BOuWp1~d|%RkZaNfX?r
zOmlv3o}Zqk&&Fm27ytUZ0I5?j85WwIrCE5Pc#t6t<O*b%K6}09*RsX@C@uWHAIXbN
zj}g-H;aeLwWeuM49qpGcCM>dbcLi~`1YOovpUwy#5)+4dknBx(^>_e{yAv@GnToAh
z?A?ei%KG)W&h(A=<Kp$AT8b^{=YFJM+lq>^H+M)#nb+Yigu<RY-v1F&hvXQDQ_P6m
zSEGe4<Jikq#*-VU5-;^MdVLo`+Qr46J6zFu%+2UaYu&YuydXLh@vJueR}Qj8ntS%k
zX4f?%g6O^(l>Z`1({|Tl*0T#iKy+c}Y&C8@2--ejzBWGRzqIqW5&d739Mg~d7$uIT
z#G%&&yz9DNL@3R-<`?v=@HiOPS`a)MOs$~zRK3a4DC#-xED<K_>!qIU3-K!{s=^F%
zbXR}=G%Uke(#;EmmD`4JhX87%#@are2gBYFoZP<wWwvXsm6r>yKGk~t$lG}7KGDc!
z<~-xKV3XNuq9Ne#q|>x*N+?PBHovqSZD=}0waviG1HQkzG_jzPj^0_yziOX33Km61
zPFfgkU4t6(l?euu3-3@(`K3uS#S7W~X+`I6SRT+;|9krgmXC4xq3FGz^C=~$Y=~C=
z=vIWn{jV&_uM>%hin@ZFL9N)wce|oDB87Bq)OlHkm0_#Y?cYe0tZocKErt<@v{9v-
z8m}El&pRTYvbVnD0(m@I%E@>`?%q(cX)rm{oE`%et_=Y+Fd;*qc*#3@XJ>|o(PCXq
zL6!SK9hO_wTObysm?caAw|Nwc$i1^*g^%p6*a@M*ZDl1eq#_^U8Oxu|@1#p##P*|j
zBEAQI-wMzg|7~tL{zzv4y4}qdG8Kx@1Iq0!*vmO27f}NDp(_ZOJ>D}T<o90We`?~e
zR*)@sc}fV^nsma2G%;5DN)<q=7^l~>b&z3(4j~2em}aq`aP{@;G>l%f4P6uGgXT{F
zqa4JrV<U^}lp8cupOy^0KPGGa%peOSWeK%b8$bN}+p4&;8X{4*Nd8Cd1zwch1&qia
zti9zw+J~O&>*89gN$~#e%qRzr*uslsV{*ZOaJ3O15?*b+|7^cmYW6fsB&uY${oU+^
zZ)|qllA8Hu`ibkQWxvwp<30zlY0s56#m928_^4C(T&Y2x06l}2h#=+nxx>x-4!omJ
zjwFkdaPyn65wmzBkFQn1vO;v%WB$xj<&o)+P!**odGAoEj^8nDh3^VFl&adV>WR|Q
zQ6ba>bnk889T6QuI}Ip$4~&)FeK@DU1RPc6+H%{vC@sWPN(leew_0RdrE99mQoj3y
z>ehm;mImM-bIeD>2Ub{!+Rkn#qG4J2Q77({)HDE|m~7Bs4?r1ESQY0EW)%CEOhGHN
zU0s*u%Y}TcwbjE$CUj<9^M1vs+yHYCUtWFn1#=Lc8fIaV7}5fwFuo-mDGCW?P~hbr
zW&TYJ1w?n@!0`e4u!w^x?f@SA?ey~ZNS?Y&Bag+ET`?E<)~K&?#$o<#BpuPX4G-@T
z1ag>R;(+jcNaZS*_^84^P{*`~lMim*LCCs@iYUN+egly+*s-8+=6nz@hF4t9uUgz=
zEt?UNSTK8(EN?o^d%C|W^J3F1>#MB3S;Zf@CR^4+gUZk4SkI}_mjVWHxzHghRV@MS
zBvd)y<rpUwyF0UrWM37u2A5ioDA)2aF!J;`4G1i^(cxwF39xxw8NYNsqXAxeedYYy
z{Z>V({4nX4MfPKo5A05;xvoH+IQfIc=Y4PQuk*?d-r&s%@{o7zRPOQf(iUnSbKy$l
zC|Nf0m>g#PSj_UFAoi8QZML)&O14Og(_qQ(UkdcZWbE#5^4&FD@F2VOmz-HKW_4~;
z@)4hi`Ahvkb1h+sj=fr_ud=~uQdwKM)>Bih-GAKJWnuI}fDM{+5_jiA#w&a*?e<Un
zS<LrapUzDF3D5(5q*M2*;0p9dsMBh=2EJy<6c~VB_TT;?U~XM{JDh<eCnaqurKOF1
zuG_S?XC;56+W0?`H11%bYX5nQ<6UK9DWE+O7zSwJAOF8k5f>NBP#1|X{gfQ+&k#5y
z7nmx@)^ZZM@GU*ccYLI0VESc(Hj8(eG=5ieaL=4Tra{TGOPL=m2R%=-=i@&#uT~&R
zAdh18$YT8SAFdu`bM!0dWUc<S$`&aUApGj%u%PEN_)O>Oty9WBG8-Youj_@d%l;rh
zlcvcxAhpm`eFfPHYz9C}kaRyL01?oYmRqGKIWY5U_|^ke<|XdrQ7!?s=x^zOt)A=&
z@*bi4(g*MbiUt(Iq#N}Z_V5|8Iu>?#XOq8_<zjUUisy!T_J8eu-nKD*0`#pDm+C~o
ze;6zjn6SQsWHQgJ>J%^4-F1#GI`?v+O@NmzMSvt4B4R8(Tf%NTTAW{gB2aF}|4X@|
zzS%vLUqp>%A8*tm9J1oH!bhI|94X-}Wwzfbca%Y7$CansKFJYFUHMaOu2pDpDUs#W
z7&U6orq$hf&^6Eys0g+h^F0i#?Wax%rM>30)|8Iz)C*N?Y?KJJE~<7a>8%Pm_~1bw
zUn66;ntm;m3>|sFLRvQH6}ZivlX5(vizv*=`S9@V$;R>a?(P_gXPBb@#QS`eUGNr&
z1`nq7{9tb>g@OHhHsQ_sH?_j9QNaObY_f4UZEZgMlBug4rT_VZzP1V~-v0I|b6N4E
z;0;m^xtr=>;5HhP7BZOMXp>pJi-VcqXY)CZX-C$3<rLA5^M%bx>nY|PF@sN*6x=z&
zWd2U8&Ark@-t5jMN7`4}S3a%fjju;P!{+I&WnHH#uoTP_puKsVxU0`lhV+E*yX_7Q
zd_NwTTd2CToH?5Hc#oSUYjS5@pI+sLPy(>~<ws77<^wVUEP2*H{=DXab%+f756k?1
zoyE995>H=};{x~-?ib5w%CslQ@{S}@4kF5@;@_gZU8OpNT|*UhBgr3!NyIWw$xIp>
zNEjQb>PHxnkW`S7-1sPGR7HA|{O9rd#ndGDNWyullzggGD~EqjK)jS$O)Q>PQ&p8a
zS<{@m3Sr4fw!I%Z6q@;u3`=t<=kL8v79}d;T2+lWVl}fIlY&>Nu&Q(aQ;XlXFMG=O
zue!$U*5bJ{%ja1Cx1kg#97_9|)1rtmwY#qF$NS|~huF>A@4_(4CXvp6*v0tveuR$)
zQDVAFW=X<I39Z}RO(C?`e*&rUKH-lB>i-NT^_35m>>b8@ip$<7=jjL$yOF*>mU_&S
zlmGfZlB8}#X^$K0k9V2War2y{ROyZ<jae||e!;t1^tPE*Hk{2|x8tkH`35k~qf`dD
zTC-l|tf}WUYkmg~O`E&|hA9vc=W~m>4rDtxSOTn^b8O8CgtxK|W)wg?ng$CiSJ04I
zu^R1R-vGH6l>QS2f6KU6?YVJJl|w>q6B%(wJ>6vU5Y}J>9n`yrzWubp{?7KBZXZJ_
zZmvL!{*57b5_tnL3b&+8_y+hOxCFh|jR1Z6-jU#tIDZmHnEd!~ao#!OjIlQS3oHM6
zqJwhpPx(*a&WHA>PoLl~P_fvnOeIE-D;o|BoS~kep!7`1d`XveM9`%4Uh=3I;q?<b
zhWN^;Exq~Kfl(GM+HwY#G6PS8&1_w7Ih3x1-9h!3=uv<&@2+d$o?JZKf}ey`=4iHi
zHX@|?oKpi~WT>3MHazjOxPBjQf$#ndh|;O?VN?GuZ=M~rFQ;*T*}LXI`snBmV7~OD
zzEe_k+~xiec}ik`o-8}Hyo#V$-C{TFJJ)qj-H^?54g0Y*zt^vje>=ANo}@QZgqHE{
zni1OA1r?u~E7Ky)Ver9$Pgmbd-%apC+SCGZ5-VXqT`s$wAG-VeVSMb_Fk>tqpyvC(
zd<s(?$WML}dpIhz-sStn`yLUdf|S+RK*^xS_+eL^{13)q{-n346K$UqUdlQs8u9!u
z**nrNH`ZD9t+ug>_z>lA(9IBj*c<IG#@VAD&ik`X3ru*Lug*th<_i+(U%=|_zV^PJ
z^r#Bnd92%NTTT-F)2etXD*}sH6QFe=FEln=ivq*n+Iip!`NnFh+;kCFYdr89B;y*j
z6Yc~d&T7T(0~-9E%%9E-)+gCC&tKMSN@g=;klnJkefz?I{AX>bKusM1_C&y_z*@gR
zt+uW#yVP_Z72lOJ{r=p#>fi(%m6`YrFIms*Z=6eJQM7v*XmXmmxPi(M$t`AEvbOBD
z47mdXG;m>y#248^9*a9R%mm5x65PqyPr!>BccT3HT43@?7<AvMX`1_Y#M!`@ib;L!
z)}0{JbdBTl8f=XDTeER=Un}q%wum2+XqW)8!@cjxs&9<^sr!FTcD!{p6dfe*OZX+G
z@%%Y<s*~;16DNI8s(jFGyRH|VM@8_&fTNiLhY}A?<gfgID7<g}Lw%lq7IsI!X_gYC
zsMMA@OqTT}r@ttt#t2q&X-3e@ZK*Z9ZJ*WI%*(i+OYu723DLatw2xGlhOTXC)D<Kv
z)F(^o%&TOrOeg+_=qN}<St(d}B3l8`7POg2YvEzlHH7_+Gw2p<TKLd`YJlAi?^y#Z
zI#`8~%7LLgUD-Ha+0{ZOfeJCbEE6!@f=;sXJ6~mjFu=X`cJeD(@mF5GI?N8b)ohVa
zQ;6FJBb$(j&V+*2ruL>zLcK3Ez)7*A)9=C4QTj;@{0N*4>*fShm#{9P?vw%xa5TVe
z$N@*YvbNFgaF`$+_Klz#Ko+Ikc;eRyggxu9a_7@c^;!zHxrt<9XpvS43K50WPf+KZ
zIG~#Ru<#rFoR9H~K!6zhpA$mOEnT?=+E30RVA9?|NWr^j5W3}ksSFcu^w%1@RBq4F
zhM@AtEe;fd3c+(&x-!_qS)$$gT7KWkJp$t&Nc(eF!Je$^N{p+(2vK$0g>Ltvq&z@z
zY=kX*LpGm8!tHl|($A6_C7!L{Ln@?{jCXQV#l<VNMc))v2y<~yPZ@KSlrIUIpJsYU
zSu3y&Ob@PCEFbge)<}-HQPnsj*8RvDb-b3AueuB2fBH_>JMiZOu5ScsOiM3YrL2PS
zs%QjyrRVE46#@PuPaIeCDS(|-;myv)z!@MSqW`mE?rbvaSzLToomfs;*T+1~ie5!%
zU!3FhhPqjiY*tJD-D-^h2W%xus#$C_c&$3L-<v3n&&%X~fj-?D8p!Heu3uepwf^w+
zKvEEVw@CFvb2XnwAK`xvTL*Bc!}T2Kwlz;0R&T)l)(;a?%00Y|R-1gB7)$0LM$@ip
zA<{#+Tr}QB1jiH;BC>Zui6qCh#3K0?2rFwV9~Ec;3U7-39PDn<FveBdU}h69KvYgQ
zo#M*YNgPWZy^|??^?w*U&v3Te|9|ULwQ8@Tt-Wh+zS`OiwTX2rO3bPi1b1ui+BH+P
zN9@>p7DerfnOL<GGl<;3&-4G2{{xRgjw3me%XMAv*XulQr+}e;6N)mVHF-!$O_zTd
z^HNSHwI=LW#WqcGWNd=@)S$(D&Zm$euaew+t_(c^nN&Bzn0&c#Mv3c}!o<Ouh^ID|
zx_1P>Wyu?*yGc2et7{0%hF8cHtA8qQ>fB5MBX5g{w1g16R}lf!f%PAH<QBpP)13BY
z3l`GG%0??`m&?YU0mu01Rd;y;ojoRwni1+JcPu(MRF2+X8ke`~aq5W3vk&1M=4`V4
z@*YAD71}_N-oL}wqaQbQK4~Bp_S=VqBT5-(vxW7>0K#g@APjZiTJ$@-o<1!>DzpD*
z+vMkhmOAWwX%RkE*Y#GJYr2}S>l1WCuhHCEE6enV$>HlrE$%AnMiWQ?o2op73C$PQ
z;mo24{!R?bs0wG`-+NZV2X;YXuma|2ni?7WL(!?NDV-~O>p2yDlT7>quN?&=Yl-NU
zl4It2p8RyqxZr38CuOWl@dGkxGUJPy{2yCksUBvrnuQs<4B&h^B131sDhtaDg7aWh
z2LaP#&|t8Blc%mdbNTF;hrM%q@oYF;MF#4GY04>g389`9)rGL;UaPbg?Pq{9qhM;^
z_kO?7nO9hdI<M5Fv;?)j9P#v~@Xx4?%dz;;8j&qPv-E0bKr-wE6yx`x#X>Aa%jOL?
z>F2vi+-}T{hW;|T4HAe@l{KpF^%5YZONWcYzy}g6hyNpCQ8M}g-QJsOoTRYAd-l(d
zI9=!}T8onBc^lS#k(t|`KBy{~k<x6I`6(<r8PZ?_x`F>r5V}~LA*ijJcku!BUm}k+
z{-L#kyNwuK@j{dth&8yyuO(lb&Cn#g7a5KlWi(%A@TKg<?fru_?{N5!q)uF_4(dGJ
zKbPWLKJDXZ`Xucyk@zv~Hf_0JvO31rd%ob?Lf`uOX$8Yee5NUqUv4H(-BfC4Os~TD
zx!lY}?G{`#yIrVAZ9Rz+pTED+Rku+o#tNm~=;@-zPi=5{74BVtGx9K+INMklC3>9o
z7*yZh*3vdz-SLfM0wi%Vy}G))ow0ZK>4V8u*qu31H>7RCJ)<rp$Fo*^Y5AIKplO`H
z#NWWTnKGtd`q+fpTSOdZMR{uz$rE%=4>JB<rZ5+pnTIt4*A%hcp8DZ|CEeB5&>(;x
zlti_gojH(09oy6<MiBC(+}G5@ffB0I-Dy|{h+=iJ8SyA%I%c4y<XRu~>|sr{s$<fU
zZ2zig3+}Kx%ttJSlM!ZzaMi^m(OFf)(VmY-9=SSK{g6S);TX^|Wnce2C67{ZTI1qU
zHHt6SWDm>Wr2b|n&alcv78Oa$z(145PG*?ax+9nzp0{E-BC{0FFqzX+@$IRP(EFFn
z74)WJ3^DnF?<!3tO*Z5-GiXY79_{N))f;piSN}&+z{wWE>vHY>3k7N($|ABrSXCqV
za8WTspV300wD?nlX~#KB&4#eP>!zy9{HHUb9yL8PB855q3fl<fgIZ*TS|>NNZG-Px
zpF7uZ8-a0+x{DX8yTRLu{^kp;V?cD(mj*#l!|jAKo=lJG?uXJ-T3Sac%Z#2&eXAkJ
z+VdtoOc#Pcc%$4ZUCd6+E*ftuR9G#bHF`*VLMg!oZ->dmZo}=pOa5kt+@0-il(JSG
zsKsZ#RY*r1T&AK%+!5eGe~PcmV69!|We$nnJai3Skgw;^bAvY%vv$xO!<yfq8tG1a
z3RTqX%IRy<$SLYYxPU<u?OtBxx`=ze0X2IlmBeEpLF52TX%Em5T%R2C8pA)HeF|{I
z4fHW*w*&+Qz8kXpJNVvCXgd7L^%Lf~;cmC{^cQWOV2V=1PPeTO)Kpuq0A(*jaYT*D
z7&ZT(aT<NuYJ}F!$S0xE<5g9dlKlpoJ{6vGFrN!<lB5kH?Qd(Ux~{4PRSlMsle1KV
z&ay!r7j%1dmTsruUeQB`HscdRsC9o$uflQ&b>}=%Ss&w<gsZt|neHHWFK{Kw&mA9k
z2o=DdV<lah-tA`yl@K_>Ot8cp4Ee39PWGBfTXXx2l53?o7<50yg?2^j31MwR3@_l+
zmuIPt8~zt)M@}-0xCb~@LhT0_v;E^bIGS<bHA^eVb-1Zv!UyPf{&E2Bs&4RQ>_6?v
zJ<ss)DAo0X?uNB~fcN`9tWrJk_g@wMt^^rm88prcAK;C!wAgKf*>I*Tz0HvGsgzT{
zh=aJ7SXoWFdr7?ZykCAZ_rc{S2f0Z9ym`l40ed0Sa4uH4HkwcUBO21+8lC3GQU%CZ
zia;^n`~sh9KA(7vw%yB_%7{V@?;IeC#m9>CFX>DGTcz8{q@*@@X*V{hmK{gRvWg<m
zhmUXi*PIj>E|N-C{to?qbQqcJ4Y}Xux#&JGH@&)c;7Jn6knqMJ;(sxXf){XF7{m$d
ziMCDb;@=DOU2Sz-&*Ru1kj-}Qs2le8b*HZjxVV_srcv8^vxT9cdJ{yR;!pi+ZPEMU
zFLogwro8^Qg9~dv^c$uUXM)Y_UlM^3K<ky=2R^g*AhFje`})X*t=ZCM^TTAv3~~z+
zuCL7hhN_3Ujz2#Rbreg?_&snkCiX9q8I!2wksP1V`;PSLwL@6yzb~~nvag<AK8PJF
zpB<3uOn|-@vJ)Ia3houz30RC8mr89`rM2cA`@1e*Q#7+j{<3<BP0Rf|My<=FXI$|v
zjYpcinDuK!p@=(wC8SMh|HA#Yj(CqaYeO^NVNwWt{kw}jv`?hO%4L;ns>9wjh^iQ{
zdTt>wZ!n`mx)F^j&IK6`d4`&f8FSSlIIjMiw@@IdKKz-;>4GZmPI8!snR%mcy@6SK
z#378Xsz~J}NaoRIV*?V$klU7*nBUgWm|-frz*u?Dc1hpEzsg(5HXM%CulbX+p&6$H
zLf5d>M0bc6;cYRT1U^ox5`8*o#;DLC!zQ+KYi3_zJnb~@o6n#5K1uS{f7jISa#I)=
zeIjlV=izmZLxpG%(~!+mJRG}WT8lO7U+SbbpYb_<va8c{NwdeA-z-!7G_x)3;mPX6
z_VvZ$eJTV?Z{knOjyNWa9N{!tz|6aEzT7Zg87}$7PzO}){Aur?5HTHmruw>Xi$y0%
zL`#F#LvOt61ESD#WVh0+&8&`44(tn@s_eS4@Lpxp<+iaJ7uGz?(23^r1kpn~r4cqs
z=4tbim`s;)DDPV`uE7us7z=K2p|{ghhd4f8GJjCRC?LAYC;{HRP>;S*FRC9CYP?wA
z<QYi*pPgO1b2Kt!D705U^uuH{>xVdO(3|#Y5g*qaSNB({6t0qc87Y9aeo4DU79?7f
zL4*aqsqw7vh_|v)GOSW#7&!QsXbFw#Q>8oX5L|uwn?Q+9;Jv`eABvq<hCbPC{*2B|
z&svYS)OgnxdBT%n!OGxGY{~1tAd*hvkHZ_{;V~y2jH3B6sikH)q#B)W%7G$-pLBfI
zH$<IFN;&JKHfn^rx2>GMe$;2f9y#_cP6&}%KCm|Vu@PITkq{_ta^=EroRS9i+k%Kf
z6)Tr-l>voMQlyILw7aJVa^ITVAmgQnuxI#Z13XK@=soUFPB2fBJeHTRo=4St8#Z`I
z@nTbX8GhrHu2k<}N4>rxtwcp_bpMfE?mgQm6lVlc0qXb+SsSIJs|d}InmIZ;@D-v?
zr`k4d(+0KIk+k;<d$w%I^|0sSh`*U+T-i%v*6|-iM;kPxMx3<oKS1g89v;7-A+%V)
zkOsW71}S&`BT<(SD-mWi(Z8{e@^-OEP=M%(k9nEcDI{xaS0o$6&Ydb&R_<>RU3S*g
zez{J3s23IM)8)$xapXKyy6^HTF8wyw+I*r2oEU3!i+~>5AE_p+A^qYCph2c}*vhfO
zzn}U=@>bg=g~3hL(;CA!ifYJH`}8BeJ0{zPFPakOA)7INt%Ly_>E~l5f3$8*Ow;P~
z)Ehlgr_|obB5j7w>LhXuN<`IyDV42tntcXzkwb2a)ZJe8gls)u$JzFY#j_#^tQqan
z)rCHz1spfV%~?#NkGG{_VtXmLBJ5eKblF;BUW;*TmgAV-VVmG+5MLkgxuD1(FS1$t
zkHkaGCj+bf?Z~5GrVwdSoK*l(DiqS2U&<MkXnm!c4D-fi#=*>f@f$|kezTK^7kTs7
zF7I*qgqdl&)(~U84lcG`-$G{ckopdcV*U7GJu01lLxP~;8C#Ms#*CxiGd7LYJKs@p
zNpaPlT#42B9d2@b3lQde1&%xH(bRuZc80*R|03aRR?d_U%S(0xC3Ly0!OOeZ${h~_
zFkgs4M%;DQF9I%#8Z0F=nL)*&Ka#>xNAPMGKs&Mvu2_NwAbsoV6r5sxZn~+)OZJ;V
z4L73e%hI#I*1z0OaCPJ30rNasUpQ3;hDgV^1uDD*{@bq|x<Bx;=!GbP?)nWgQ@=uU
zjHi-8aM6AyQ$FXHk=3Jxey9KaN21k`tM_H`Lr0{8D5I5D4J+{s>M=HC%R=OYTAJW&
zQqi_|R7%VL?6dv?+a{gmz1kkr3Su+zR9sc#sj6EpYi^Epb?|I_Gc!gdGFs=kr6M#g
zS1SBV09{9~QqK2^E<so_4V8fTUa4K#S7^&Fb4=QmP<Z{CtIxrlAmTDBG)DJmp_~(9
zGnVytbJrCzqmPE8EM<#3W-b5&(w7*5BAx~_i1#e{OMHQk!pUr3@4v0b4kg>$*%gj>
z*+2bcqste4bpFF;b#?8KNiW+kt89%2QT!{#yri!blZ3jMMDGmfquz&70!el!tp0%C
zDb&6%#lnU75^uJy&j_7BO>gvtJfGXB%NbDNn?eRyYNvuNwWJg!AGF+f+w{~gt9fmy
zoroO<qdnu+9{oq+x@4Oe=ozjV7s6rb`Uy_w0_NF<m!X!LqtC28`!Z!ca#r`Yq*hc-
zkT)g=)MT9*r~qEe7$yOLyCl{NXA7C>W+Vy#*xB*p{u;{CKIMDsng9BZz}^u>o91D!
z%Ul(BGdG0x$AS>D!yKGbRqj$X)X>q<VU5=OA+|hC<2d8#tuDsR+UrEBJ{;eZ+mQTw
z@&W2PP#0;Z`10rhyWHpCDrcQEm#Mh2t9|1it->>wC=@hT-}3oLXv0?gXol0{Ij2W<
z&vhcX@{5@Taqxz!+g#;5L0?-*Nado<-r7R~<8R_)XfsA5;``oO!@|K~(e7o+ny!D@
zYpfF***}_bA?yE&r+Gn1v23^Qf0L{Y+@@d0x4tK?Vit48Ijce&=Ig4KP>^nlE{bt%
z)P-{$&M6w^S^*UAuws2{cm7zeqVRODn_NLJA-WKI^wNsX^@(dG@Y33JchOTKM@%|0
z^|HC}^ozCnokON-Xy0)U-;nBqU#e76-U$4#RUNjvuy|LM`Vc`dD}l6$B*nn=?J@h>
zp2(oJyE3Ji$~-~WTb*4_Jy*7$n~5iik+)g5@hTL%sx&GjYruxDzv~HZBE15C11K(8
zxNVqbI}}S-@u8aPQ&LHEyMF$GE4M>%PYj#6Q~HZKR%^su0mQMnE%vq~^%&|Ofv*fN
zGa1I2G5kkT6%dqK`c!BLgY!;!`-Zj8)ZEI-gta>C_BwvG+?zW!PDM3Za)J|+eO9X^
z-R~NO8x>C-sN!V}m;ZPgH)sgWmAv?E9)6ovtpDN4ro6ZiK`_Vfdf`;jPLWFNxOQ|+
zJmEDaj$LLOxVEIh=9QGLmlMQY?aNTmIE+{vL0c+nAW&GA^~{t88v6G4xz;~z-oXyF
zE8hkOLKHD;c>Zd{jRHXeFOA_$yq3zBg%7Vv;NfV%#Szzoa*u?|#KYJy_eyt9cWqc_
zrP*arK><I2ER@^)VX=DDct$|U`xN5m72+r`*IxnRKM2BmI7Nr59VUp4oLy0G;Vh}y
z`8pz^Da&KN&C1UZ0$9)Av^j+0HoKi1KKFRBJlnyI5y^G2Tvj-lup2QbIa)SClrJ2b
zI-I&<@ke>QD~oL<iOR~>g>|5|(cocQONMr}M`;ENSepmBtSC+$FBc_TncT)=`oM5N
zZ6>$wQ~$eS8;OhNG_C_r&iCun?{u|oK&YQH5%?g9;#|SS47<aRCmuo+mGkAV42=IN
z5C}5!H8D1GZ`YBTzEm|2;RyM?)-X9F_7JZ+4Avi1Tp<VH=B6Pw98&~c^jI*LL8fWO
z#QcRpg{}D>@%fCKyRhk|`G^>b!D05^kGf{_4{-DvYG*jxETT(vSLM!B$7`T+@o=Pc
zk9s4CbvaMAzfCn9*-{O#LzGnA0h4{omT!Bvg4B)ih#kb8b>g!J$2MDzb4TUHtJ~Q3
zcrL6_-}Tx+O?(K|l#h@Y`(L8W{Mm?fu%b=d^trVmx$0xeyXXVjqixihX??mVl0Lp=
zres=u@RuXA7L*#L-_z!qq{6)q*6$Z%B}n5YqX+>Qkdx`m1RQfS*BNf5UXCv=njO!N
zfcgxywnWN#(h3D-iI`q9z0l6q(p>)|yr5d1Jt_()n1n$JQn{Ed9fOoF+htW(&x5y|
zMpLJE_P*t|3zUZC&I)wt7?!JObQZaDuf1s7PPOEnTg|XmO`F8?YkpbkUu%TN9{RFd
z>gV^}3@B6=@nI*BKlUd%vV46hwCQXhve^-N>G+fv^%hpO?adMzGhn;E=AQ});jGeU
zO@X3Wq25>`+U?j=)VF!&9AvDhxux`J&0-O<|A8wlBayM`i}~ff7kQX&aJP%?;>-Y1
z5s%y8n}Nv|;a~0dn4N<6SZ$iC_F22)FmW*hOf{kCWBL`m{wwW5dxZ*18!*dUzs$`S
z=A_5CwSz;P?T~_0ph-khxRShE-4cL6W-Jgs4r+Wjrp+Er)0gyR6E<y6afhX5%Iiv&
z)_7<FTGiH3p_^e+99gXJ?L#p$%DD8=$*4puNbYL&7q*_T^E{C%{^g%N!Cc76E9Thb
zQX2_F$WRscF<E&KLRkeQiE(E_mxgy3n*wg2>|y<m_*PFUeB~jdp!v~BLKA`n>R{&8
zYWS|*7`>$oTIycB8BhtDEVIQcf@&k|K8WwfsQ#2!d)&h<IuYNlv;ewEYar?C+|dWt
zGm+i-liM7FDXuJwj=2~l8@~8|A#YzvEpEV0G>r0BaHT&&#=4nAwmKt<BW(B=$$683
z70r{@c(t6)0z#wJqm_JQ!Tq?VmQbuMUlk?MId7e0YN;gczEX9B_AT6XhfQQTWx-y+
z7qFmGcQ5+tRF|V=RH&&n(S-PWCWOW2PSLNn$(ZWRL^gpJ4Ihv*?~`N6ygMCE=LIaj
zDGA4M3+7w>T}s{84}(*k;k)<=EV!<$N*8a$LShH7Ng;cx@;qZS;75DcERBcgdTS(`
zI5#i4_I-v7bhdHw)1m{Lg6Dz##uzoNIrKAUKd^JD5E-=?FM&2;?mVvE6{+E}Ci~#L
z>E4<xr4e^O+My2-9JKDaIAf?E&B2CC0!RQTrl|8^Nwa1wY5y@9^km0!0jX7TcYbuu
zWR{?4U%V?*x7_G$ZDp;aRK}%Zkp45FzWl4x93S)VF)wXJ3!V7cK)zonWMjAFlHYt0
zu-417mI_RY_o2i+Oe=C5Ej5Hz-EY%UTW^aAtj+j{^1rGNk&{tf<SNp5{j$HckS;M?
za|AMp(xv&D{({xI<E2VoVQAlLN13A9l_A{T%Qs2f;^n;wpGl7sGzU4JU?UL3tN@Jb
z;GEl;WdevW{#d*EMNp7r=!I*7%KSCPnfFG)^W+^!-ptg*yHRzUvxhS}luhNy9~d3p
zWP_82@Dj@zR^zkOK4$HQ(x(Bjw18*@hSCw8t2w2Ona%!8JhZD*2Nx5p`Vy}q*mjem
zn;5|ph)UT1n($%k?BH!NN*7ZjN|o)C>G`8|%b^Fz!xenPmsQtcWMZGtSX1W{O>f}@
zDT8V@wD&J38npOyzd}l8Jwk`d++^~V=<n^uG<)8{AZ?^0_q3mx^4q3F{rG;P0ga~>
zReU_>=_6p>tg=%fB;!FgI0#`gJhu82*xO}8CoOTL1Gg@!Vf8MdWL=E5yDF@+iK*WA
z*XUqsm}44f^>AMsM^52iT361+3$JC6QZuf%eED@~uoF+5Fr%l+)VWjN8Y<HqpRh4W
z1+^XMen_yx_Uq$Q(Z_7iRCGoGrc+l>VY{J(pgb>iD`puts6z3%8wsN<pJc3qRP6d)
zVs<@!wgr5>oPudBIQx$OWvw}+T%U}ABa7qVln7~%6XszJ+LHsSt|VEqM9`dRj7wm$
zX`Pl%u-C1NMOoU??4cfJVS+fH{KYQYXaNU0eLaIG7GL>xLwjrJtjt5^L#afvFE?sp
zOL05E&3v0^X?4i&ZffBU=_==X=!gA&4xUKWyRLp+OxW(slD$kO|F8iSPIJ-OgQ+9X
zbe!Ce)Jsv)G3-^+qYW?fWhF0`2m$*o3TvHn6OXsb%oFq*YI^j4`L$0qkmhq2qY{OW
z1au^mHkKh-_7W4~V=uo6zb$h_7Jf;vl6pDnlczJ2<|O|<z)4`#&jwQtGMYB*iXj%a
ze<8E|7Jnw+yQTM0Gt>qSp7eL*6F(yPd`j(6sO)$C)Odm7-R;ICjw0;r=j2EI9UD^F
zLk6rh!Fdg6TAM}Y47oymhJFv?Plt*ghBmw{R&QQP`{e$X`0=mVv)B`UJ8|<G$hn&|
zOtU^oS>ImAS2@@BvUG%Lv@x(<gyr1V3+g6YZ(e1}Nqy*0puaSiAZw_%dLW;@ozYf|
zT<~7xYa!wM=C!bUxW9YrQok%%RXv$W(SAo+tw-^rc+ZGpjQoTgGY2{KAs1E!2yoy?
zBM-ZH@ut@Hee<kcrPbh2XN~Un^}p>>b}U*?mxbv{GVgoxV83XC+A3K{NEV7wdrkfq
zehU|};@0MCYLqL*vy|Jfm5~Fk!bTeFUvXn>LY4Qv0D0H|Xgs4N+1PomC>Qml6ScdJ
z&sBAGYXGLkcgn>*a%kPlYRzQOZvRH6^)}tb8!}i~&fnbCzEpjkM{%h`_1fW1d^|05
zACDzn;B8<skbM1gk|N_%+n4#%4q9z8yOb1U)#*}0&GUF!+9CZFKZaA@${TRVWHvDK
zwk5HG8Dkqc1b-vTI^+?%L+4pid46d76Q2YfoI%xr=eIHXP^XrbSoQR|N2YR!xbAoW
z+OuYitB!KtP=2^!h7ST>B~fbT&~v?|4GWOu*f*OpS*yGnatx$QWj_i2H0g<nd-fBt
z=O|yyKR7#vOWWY@E3(4Q{mA7-Gmpr!@$i|Z=d9&3;!|JbduN#D7@tyb=Q;^`ysXjF
z&we_c<~|<cc(60>@iiw<ed!Mjv_Vac57M_x2m((xLY-2yMBs)ku`8n0N?AON*sS7s
zZF#LCK&Ensj4XW|MhArE@FJJ}VvDi+px-c8ObsQzMz1qgTgqhaP|4f#qucX5#3^-L
z2NznEtv~Rq+#*BgPE^;l5hT;Z_wha7Zq#e^@DO!mH!!rViOI3OA^qYT*B<jAqtNkD
zW5@K-Te{aGn~b;>b%_%MxmI<!j85*t36Q&cpq;-k2&WJIkSA%7;$NSM4%hZ)XdL2u
zCZEYaXz`lzyA$N+&-M2mN|$2g5v5`Xw38-{M$vQr+3jM(r@K;c6JI9?fNrdJYEJn;
z?}gAM2Q$<n?F5FrTt31@YDQ;}*VZbTmhd^gXrS}B8M?SJfa3ZC)g1_7!>SbfjNi|H
z;eHR3l;qKf)mUT${q_Wq?l1auJL7GpFAZjEgbzQ^X!{rJy*q9UvTZm%oVk%BfEUiX
zDFCLR!cLr$H;&10&NpYp-v&qlMBC58%rMMnIS5<BS!8G6sdi(%>|vpEeQ{ptHG5)C
z3B<4MVT`?9F~pSBu?EW&yfOKi$TYW&{S~@IyS!*M_OQ?=*=jfd!2cdTk34*@VI5nn
z9R~60SxdGpQpKvTMKiIk5$I*n$fmq9eC%3ZGpo};s{N1EeWvE78ZS@m=|JD=$qCBI
z)we~9yM=%3i8EM@b_59zo%~1e(|gEFsRmPSA&Z{-s6iZZI#>*WTC-mq7&>#2<$E+F
z&{9@ZbXK39cebFHa31s@$tP4s^NYr!5qD<46j0e{G>3-hLG(A{v6Me1kD1RHu7F>8
zK#Si;!>I_gt@)||WHp1x0gxiusGshJ+{NV=qibkH;Q?h?CBIAN2(ncW@K746xR&h)
z=+(3ZqQ6!+{qmyu<BX>82kpB$i3!N2rbmK)Eq7+~KaPGP`}ypQ=&b5-OWsesix0Rl
z#9Q|HmFiDhZjkoe+BoyHb<Xm(&iaxEgE7}9dp8F8N7on(#!vWIx*vP@nX!r5wG;JJ
zvA~A7PGKb1y@<-_{@zz~rSgK_@wrzs%|eYoQdVqs`fv>3uf^eg6<$!7$BR6QH&;8X
zU&G2l)q1AYCDkQMHb>)<r{oyb!?=y(C-{u>E)G{XjSAymnyi073JV*2gKKna%de`p
z#5_F-W*f>T=x=3gg)@bX>Q_<6#@j6cL<Qok{y%NmFbn*jHoN#X+i}b!6Hn#;%!Lhu
z5jB6bA~lR@wI-}&rhg8|U+L_P8MJk{W|g@5*$E1NZSRkse>EWK(6nU`afjrc#N*Vk
zi%TFfvcx&KN{1)Iajx^$VZ`X5&HY`H*ct+tLP$=<B>lBhl!GU&GwUy=K(Dr-oH1wj
z_fs}J$i^q!sWxMZS`4q6H{>ru^JZ(Fs>?47EtG@P1<Q?nW(DNSCVsrzN+{>?t6FNV
z2rYED(y-9WE)WDl!O$7s=SKoIKN4nbWu>xHr!P(YI}=4!QQjM47Ab3NDk5<$A0r*{
zshBgGYG&rF$nveBsa*Lj2mU8quwtWvsSt&bIS#&-&p-h%XJfU__ZiH>x%&ys%RBmc
z>X<AgWpy3bx3CCJ%@~777-qk*c@*TTG&Sx{e~heVHFI9E^$F!-GGB9%v@2qZG$(nu
zE+49On@8l?=X|L03}`ay)8Y4Z>m)!W)&M1<8_<=YMLsSrzvgDTyJYe2FZUMMj{r;F
zf9$`0R~(YdossCDPIps&tL}nr+?_G0urW-43tncl0gN0^U9q0Ivhw)|R-X@7PV$Cf
zI<)nF8&_`usA#BqH&!zVbveZG?6yKl2pfip48wHZ8wm952dIL>)%%&Na`>!DO^iV)
zgdF%v;cNOhWN><|g}d45d5E-`B^MR8x*3t`h|verh2%TkXO-*JsODEVr&t0{Az<VN
zZUX@Q)umzgR0sz_1IL?FfWn&%1t!9G;DQsVG20FtM~3txgj0?#+!jkrr7ECzT>n}g
zFMCo9Tr=YED<uREU>{cjb;S(jxMLz`8jr&RGvH+)OqhEGwAn<T0`}6DdL+2Q%0j8U
z+(iMtct8H#i1f(UfLNYSLf0?wJUF;6egikDgR@QQ5W}(c&3DnyNsExKFZ8!hM&<J%
zryE;8#C&hZhhYvOjku!TianXSMzHd?tbeAeavQ5X`5g68az+d>7`G_8ET=!7o|dFx
zK3o>_#zNEGjd{!!Qp+|k3M*yD4U2bYN*@*-kHR-QjC7(Xw*S0+_&WL;snpNJ+E7$`
zE>15fA0%g*wl^wyjbP9r&k*-Yt3Zx*WZfuYY5aD(WFAM5;JPZ*dhWh@<B(fJ`Pb|B
zCWp5TAT=b%vdSju;o!fjk~To5CcUaBzcq&CH`xdB<&-tSmlcEx!HLq_5JXoEK80{;
z1L7=}^(E~-+6~=p2>_gNg5mTA>LmZqPcVN?zN)irB1*H@mTWw5NNAFFPglC@bCG1i
z%(6Szp;6iM`H977$fKc)yVC!dC!Y|UhLlu$l%#XKoanacKP~6*_RS8y$4M6z`aWuA
zHU6=(XNC|mD%O!r+u_c*6wKu@Gzd4@5)uO5F&_=pL%JJHXy|%=th+lQ!G5SMP3$(g
zAVx)t>;aR(9EB51M!b0?o+0~iVI=&=RqAVe)`l1h@Vz6A7E{v4j2mv4&K)l|jDP%(
zr2We?{Y-bKyPp{lMS_0)?vIPSsz0{J(b*2F2rP6!YFt!!a6E+T3`B*M^x&^kaYb#<
z6#mTg*hfZgUaxWt<!1SxdQF~heD6IcWmlj9=qd8RHJiek_Hi*E!|gM<lumxLfh{G{
z3=H4Xq^NR}G{{^y&lp9&WIQ;LkHrFPn)0!Lu|P*~yt}9mZ5IXP8(mH^u9u8EGS))<
zNH`>ufcW-KX?Jr-=PdS9;73)C;D)t$POwMs2z$WwCzZ6$2~xEo>bE=Jhm8_LYeKiE
z_X)&}vUl2(%*2l5TUD_9WZkX8js48uU<kF`<Wpi{^E2ObPQ5(iuL?6@Wi!uqA~U5j
z)r7S!c<StraR=bbwX>%!8<Wa3OST-k`}vEmLOhlBGy7!tZs3%k<^Q582Ey3!%r(79
zi)KBUDvJ0eG;<1RrapEK1FbaqDrz4q!m8d<Z+3WdYjp7OkZ)V_>%Xs>LW7uG{v~_&
zzhQ$O&K-E*e<W`IkvLvHw*Pc=f8$7W$T0n>Xi)w?SQcNMxD2^ic@LIbmm;?MG&`Fg
zVJUuHc`TR@sd_%>Iic=+l;vdT^E1=nAw&r{1wd<~?c!rR?BY*}H?h5Quz>YL+Ih<r
z%Ykf>h$?=El%NESIT~Y%RAO!O+q3&{o&QMQ;&Ro$Zk_GT4LezwQsq5rozE9~*@xcH
z6EfXXK)x?vm^XxomVPUccPCT4hzl*4{k8wplj})Eta-zeyAdqhsqrKawSTUgonGB&
z0hDqKHDGhVf9X@t1X*rQpY0}xX)0GI-v_%`X#`w}g4(Sp;)$ntwYyy%x5cV%m6Z0n
zvr6RHYK%6fJJC|vc2JO&pE!z6akb_qAfD%ub7$s0i?5CHZaO3Up8TaN{^41Q{wKX4
zB6o_{u`TBE@Zq%%wmZ6RR7rT<YADe=!yzDN{PbXrObqg+CflIch%%!0pS>D?8VV_)
zg>;uXz1%%L@e)+YmYAzpzfPt!I4;A`G}hC`vNS00`fqT=4JAavg_A>A>~02#?tcr?
zWajt6EfA@?hFZIsv+pQylRGyb6)2oaLy%XU!0JiBdwZ8U=kwyz%PkvKv0p(PG2a{G
zkVP|6R}^g#vq7!S9-bX>zIH>mDpn3pT+irCak5co#vkU+^JMkjNq`PF8411<+{xzg
z_kNpQO#apdn$#Hf+ozv|J!$3(QpaMvg@<D{8(3$tUZoL33d~mQIw=T#bwT`FhNtQ>
zs7{5tU`x5W6TsK>QqQVfQ#~Z+`todc^+!iaXySh)q=!Y~`Z&72sTSeK?1szv%35v|
z-a|nqmDCBgWJoh}H>FT?T=`S9p|atcm&#IJXkMsE{{WoY#n`xDScyw;{G>uRx<1SJ
zQ=3&s9LulO$~QITBL^-h;zY2@nB~&g<n`>?$O6nz>@qEu=;Ir#Ibcfx3`G);`%ww2
zG1YkcLDUukxl);y%rR-y+T^@xd+xn7QD&b{mV9{h%rDk_mCsjoian#U)Ws_R<$G9s
z#zzEOTB%DsJ?kGj=)&_AhX@c+-Bi`UIQq-Yz{{SoAJ8NI^Ge9vqX=KQjl?DMMzQ#S
zZ69m3$N=5*;T5;g`yo>YsWQWOubx#dY`#QI<9apE^`O<5VD-vdUQY2J<#sqg{0M1g
zHX3{-YVzXB7z|omyk>DrDK|`;Yu&&i+h>9fOIK0A3G@~y%R*MzHW+iWIa=HsL)rgW
zmUqm|HCejS@XFfmTK=h9`Le+1m~UzS(<zSH)`r49J``@{U$gD>W*(_exi`<c9TlXK
zQ?ctWZf&t@smNVB#$s4(5g2x9!6vw8Vg5v`W?6L+ei1f9l!Q81t|>8wNKO?bD!c0a
zH1hqI!B_DOpU8t=mShcBmiFrilz!;%hTS;b!MD6@{h?2AK4o4<_oxcew|%W3GZ;4!
z=Azjg7a_^QN2exVY`YWo)V&3G<PJFNL*}z#3HuBemd*ML3%{;YV%6o@|0Cfj`B(dC
zyxFx<z>lf_Pb8($Q%9};NL13U9iqtLr>m)p*DozAJ%1CN@r;o(>pKy>_X65+utZrV
zN@1cjj$%e;oA1tM@;5$m*00e8@9yAA3G`0=;LyZSAT*Z<W~_Hg`3<Er>oScP_=H%^
zBI#)S+BE-A?r1$><<V8)=ymoD_4?RnKq0y7!TvtU47V%@lq${bqlUY9qZPh-pN6lo
zJYx@kX!7hcR+GR$4!EGgL+x#o6uOdx{Vq#;7r>v!1dC$7x}<2@eKc`+ZZaU*H9|Hj
z!=hzp`#N>DKqr#Qye!B{ir*j|$`cZ(lf9GJv?@?MQ}bq0=w(E}+~8|URmYe-aB`_Z
zcVtzu^Vo+pqd7>ayIXhoe<bX9U43k5?D^VbK%2c{t6eJfDD&m(#+p3ViF@mZKiBF;
zGxmo_>74^*>g&iFzX4;8q?cteS+6!yJHt50c4unjqz}NH2U$38OlZGlQqoIkWzRe3
zz>FG%Icm3UA>OVI*Hpjylo3(2y6Eh^#I<H_$=2>;@lR{EF?VJH&1+8jnXOb^Ri}(S
zp}$$vk|M<ef4R*J@42Vb*T%EgSGw<?Y*Hjmx@>$RXs9yR8tTyRjh>k{lrpXf^9dme
zeXHTz!D%1=jLInq4V2s#%b_aqE;@qZxj&lcEd#HXXFF%kh4#H4EHl+}1*B*`jeA@#
zabm5-O(=45zQ6H(bAhH5bsJ{(WmaVN)2ev9)Ta7<^;c~r>z`O*?6F$Q243+Cg?P<A
z)XqQ>^CF(9uW7ysb$h_t^&_(_vBC|=UlNoHZT7PV$A4AQpHvw@vfT&9>Z~`N!wtAb
zag}@n-Qm|j`R-iT`PjFHaxb;BB&)K`Ss{MmqIS5f|G`RU`<QfR_2Tz0dn-HYMo-l?
zo9U!*+K+e6JA?*j`W0f#wu~-7&9am-D?Akqo#{ih_@v57nuE2vZa$>$is4kzdFNUo
zYIx7-Kn?qTrZ<#cg&KcxYM6Lxmb5|I&t|?l>GCIiR!RLn?a-sie0%L;jt`nVS~tjB
z3oC*sULO-m3+Yl?fRUodb%z3tFZ>lkW1MQ$DwnJwH(i4gD+51|F4~vhIIh*oll-%Q
zi@SLU1O;6PpYUqyi{~R^O3GfiDD>76ME~Z`VQJICx-<A;@|&*$(0&F@#mGA(9HC{Q
zC{-}N09_7yu)%o;8Z;2XJ#%JB9WA492#@k*e=(}7iwNpnxVDXw)@?x|jC2}WzYJSs
zquhcEieu7rpSq0-UB3MikGt}xM1M4|IasTj`BhetF4*=C;OJyFCg>!7v_b+kbBJQ)
zUI-}HwD8Lyj!KLs;`*dtU!-DpD5qRzp5tjlyu8CzK~ZX~JNViq*!w#?DujIwW<njl
z`TN;|Z>Pce8e_j*d2c|~%AWe07stji)kk9X0<={xi{hTX)C`Z6n*~-+6@65ar9K^T
z8er%7jNRNCVxHq9t$rW=N)aL#l2_7Jf;@od4@teTkkzC;NYJ>m-lSUNsvimY0kyxd
zorAGqmu#^MgRZx>It#?-`0_;#S9i`Eg&QKBbBB9nf4SAto<3r2+~YbpTY39J9KhPv
z*41ptUZe(a-F{aQu^kkS<;2LwY&JW8V<}8?$rMG<asa|c@&|0}|5A7*uX`mtLJJs`
zzUDM~Qb(m%ky|*<+5#C3w|tkInwV%@ee``EA+^@pm%b`$;$-<ipK6!CO_U}jt~feE
z;gC;GLkB!0?e06yK4WUrexnmIsX~iqLfewMpg3cER{}%n<A$=N6PTSNhYv2mj*C&F
z0j#<uixrwpP~+Z<%AiWnw)xYA2=kENoU~_2kzjbQkSd+61xy7;RY_G|?p%A-lCr7k
zv*8+JUffuGr?u&SFWP7<rAD_{a^l)?X0aW5$za#j7qjR0o86nd_RYL)hUrWFZ0LLy
z!!_O+Y`mkt%dVmBota_V=||b6IcN7-3$=c)$XY2vr@s1U+~+N9A&c@O&g`w^q2K-d
z7%#mh-gEhVBfU%|9#uaXP*EYd`reES5$+vtu7j-6q}nyST~3!*@heJ`FZM}+jmxwN
zEqNb{Jq#HOA)8lqxOKgVoKtzeZ{Tu)8pxJOLTmXjJXu>^%6bbxU0fPVxSJZ+J~Vhd
z-l{g%u(h|}PKp2^IRq1|(6EAk5&^iO&y1F8EoxHR9Or5LJ;B2B<zmXg{OE95z~cF*
z*YG^OSMyX!n55`@&S{=0pWsl-8G>vueXY&zi|sd4JF#Y(UpwOz-+a+{w+i{pG8(U<
z`Lv{<*izTuiM=7X+BGMFu8s7W&eWLVD7zX}*0M~l+q2DoAC-^UCly#S2<wS0m7Aqo
zsR{?MKL)7}CCpqFv&n3uIuG52nOo69uPIpplW2uY-iI}bO2x`?AyI3oro9DFXIC~}
zyL9r#o;U?Ijl)q7U$%+1;{-2_QVntUv)xy#ggu@&w$Dx(PVrD(V8~^gnw!FT`|P4g
zn6pp+BS8uEaxmewaR8h`EUH7Z%(cJ&_`Y_<o`O`H(6Y`&?XtGm1q`@Imf1DtHj@2z
z_u+fl2oBZnE`gI#9*5^ET!!tyBK_L$t2Jce_Z|%_ho$3BtdzkBn^sN=Xy7i(t0o<2
z=DRt9LEv?MLz(sJ>c}RU$MM_L<*}`zSIVbXj@6GT%i1?r$pzd0xno?InD30E8x;7b
zR84b_kc0~Ia9Gha=rm4k7BW4n4XxKCJuo5Dq+@M13FsU#tk+S>I7S>D@09;l;BBq=
z<8s*pUfQRGNY59?tBWj={|~J8V0O#+NAJDXfIIigLo8a);BgoEGPukB8fut(3zlHY
zK{3l6EHeb<jns{^{PjJ^_0NXM<I^HnCB2B`uogv!WkJ<2PuFtmS36ptmj?0~aEV!7
z@;6F#i<8vh#~vOW^Q&5Ka3e2<?;cCk+RAvd@Ja|#Tj5U&@%ufhWL@NcS(64@t2!v{
z%63sn5x{xX*&F&|{+|We%fP5e_cLoQ-MRNIZL>C-iED-(-O0~+8T`IRRt#)-b))1I
z<aBg=<S{s3&W;W3-m8+F6m6;EhOP{cGCORy@qk&43b>=G;QrybfgGPtYIobxit|FY
zDo|Bk&#-xkvtk9ZV%D^i79Gvl>e3C7m#%@jEl|&$I-E(-H7wrI)HevCD-mG$Z0EiN
zR<!{hZX=J6*yxVyX6s@m7+~Syz*(6B@BJ2wT#G!D;}8kG(R_`&Zx*zTd)lDkcEsCt
zBbR;vi;M*#@gF`(geKJB`ApLMR7CL~l6R-f)r+CseZ;q>^<yIKamTb4Dd;2S33GV*
z9}3b35-){rJ^@42U|n7O2#yZpcG*-9XfCnMVNyau^qNej3mmMvgRR;A_H`-VAG_ZD
z@A0Agz)sSNM8zMTzL%wOrLRl`(c;Oy6Ge^!{ZHyz0;IJMiUmDtBwd!vE8+3mK3;~H
zER%j?#G}^?;TfX2+=XQ5e5wvJq-D!cO+!7nyz$V{d&<W)qWiJW->ude6;>$K@S$mm
z0A*>ol#rxI<6pa$SSY$y!zW`}`@8e9yYr^=H+ny#)15<Y|MlZ=PU<t)V^RVu-Wy}f
zgzp{(I@0dz2<msgeS(EFQU~(o7u?ShRICjzD5Y1&^csTV;`UpABoqlejbWA;6*@q2
zfUCEedq}s~qLqAy&qrz|f!xC=)KnjMV(P?_b|h9<wNbWLo8VMok?=|=kFEa+e(1N$
zb%ph=_*mJWI9>1OLG9|N8wo$-kNy$LjFkArsH!^lvL#no$N&)&?xaI+qHVIUp1|KS
zT9|5@AU7fEzNjtx%X0wVp?B~3xcE1hlZZfOaB8u<v6t~?`c*C}`^%TP@pAqnfP^uw
zau1K(&_{8Z#;MH%)G{$DFaRqD=o*s`U<Np|n1skubg=9|2*a$$S<bj5y2#(O!PfPa
ze{(~NYimIxvI&{1E&wSMvYI^f`~kH^ANK;awXl9bVr&{!_S)-*`Kl`xs;QP@OZm4g
zqXuGM={m*rN9sLDW&*;i%?_3`zp5^N7kd@f)5U%J?I=W)z!7&53?ES7OR~L4!>NQJ
z@Ig1O!`T(Cz=v}^$ygJ&bzaf{G^ZD#DeD%tx=L%i5OLd=cU=M0&l0&!JaNL79@!$*
z9&E3dqt?+N!%B<`Y-0NEg5CAzAtsmiL%c+qbJ@RwXf;2^J;h1({XM+20&erjx3Ap6
z=58OzMdKNtZ=LgFUZxuh%!W+sC4kRU6SQrNuN(>-#~fxnF)i;Ade28rAN#tZy}lj!
zM_u14q}9;_6_5%q6UbCC|LEhXiee7GrF2x?6*;bE7*480j$SeA&*#9OJ7GNQT&EZD
zAJ#y%Sb%C~gyTT`0C&X|*#MpUXXcaNceCThDqRe(9@V0>F9fzIY0Kk!R2%0@%R{DZ
z$zWuac-8()A{htuEKEE!^aoJVmsRjgggNq*M)9=aQdb6wjnrp6oH9@=cBm0HP{7tN
z(G)o#^N6@%-_7<92S7}M>v%Ocn03|ON3gSB2>bLjY6S5;(kVsmS+=&wgyTt*R^88^
zu}gPz;UM6B7b@+m!5gU39i3BC*nsg3LxCdMyF2}r+$fQ%?EJ*C49R{eYDgI{G~8o}
zw2Nil_?9*Fb8WL5Bl2<lt%i`8tN7ro*MOQ{CwH-4F?1+RP;DyLej*#RqU?6Cl67{9
z-B2ow=-;NvzefquiThY!2vB3mDpE^%OzASY3!#-3XA9rXJyG2kJ$ODe&^*cfBDM4%
z$sO<t^b;nC(oYEV@Yije2{K<d2%%t@K>`$}omcoCS-iG0&Sk}Mk`Ymyq%XR{^)b|>
zLuwCDAgWox@{y78&l}EePRU;%gg}UM`H!(ap-8jA1agf9<YA~znE98z9qZYD!uR|Y
zju#uV2$tL2<WKKTEBoLh*<~EZkZtBH7DdT_uI>Z2%lonmvC?TL2R(`NLh_65N0CYH
zW!+gH=M(5J#=Iqa;nEKMue8noBY}p9Hq#pynhXjX3!fQP^2ni3KsJ8vTDr#Qu*@N?
zI4Z1*{dCY<M-KX_y*hJlksG;JQ!;#Rg!R7IxXmICdP1sThFH_AVk-~JcE%<xVW(Bn
z{ANbi4|Q7H@7gb4p?mIpzQ=G&5i)_Q0RjT56jGdw1l2}tVkesY{eVnfIRq@4pY3}f
za3ZHg9A-^3Gps@|v)s4u4E;uE3#t6)AJA+4j+tdHVU3G<OEq5owSRT$u42Q;PErDv
zdwgmR8;E3sHy%*iUe1Q7KK%%>b%ch1FpP3NylGa%*Q7J}wJ}Zxf!MvIyUpKzl)XBC
zr%2ZaH*iGyt!_X(1F>rl+4jMiY=!3%%hfi-<yws+bbQJ*-jxc>8YM}7D(B}v85wCh
z$_59R6BNf>)^~3|<l4s~&aG4!>GKrQ#i^8V#;p!1@%Ch+kU<gCN~eR+M$a!HbkNg_
z^m!$^ay%<)NbAKE!f>abb<>9J0aHIC>ynlA-}yE-KQ9_D-)BMTx#M2<X@5%cqagU1
z3jsWvlF^=-4bZ{y=1cHsWYecXUM3&|+<iwHUD@Dx4Glz2nLV_z^6!Dlh}5sO4~djn
z;&+;dfcUq&fB$cS{<M<g_q`Bl>~UO&btxpK!UbheKUFOTpnJejzmw5fEAUzz{DoZB
z#@Er5rDZEUj=R-&0~Vr{f^qhkkQ{W-p~41+DGZ24CmByyNvYC06BVY9xI36?M~W6>
z8ZT;7yeOA1-?5c2M$b<-(v8~12O!b2llXqhbC*RknhuV8EQaQ985B$yr1=fYAFz6e
z7hdqLFDQnbfMn+Lq)zl$1|~X{LUbui70LAEavdtvCJcNb&4+ZptgzqlM23b2Q+ZI(
zMIb()5-(;w%{F99-^C7T>yA<K`HzHVrq@Qkb*>7g|1gO&!m)EsdW<qeU-sRs>7i$M
z{+nqQH}{R$0Pa}hcsrQbZ3*l(_7Z(Kp9xHlH)Ic~%b@;mT(b(AXMbQ-nkyiE^P}^7
z)}oLjLo*~)s-}L@^B>NipPgc*ll=*;DuTct4Z!aaM^qoG@Ic{uxTxqEKq(McEdv!@
z1s=*Y1mkZ^u^gF2yEa@c*(XA+zV2r4W{|ofDr5TfEt1wQ(S7PqzLns|4`I?J1eJNw
zkdYf>e4s{GPCt`^l`TaTRgOJoWTUROY3BS;2ZEV(JFjdfYyA5IZrIeEZO2o;qz<H!
zLe;%-6I~3Bdqv*49BfZ^HA;D@I^{6}a<7U4_E4V?ppn<Bi`<!Q8=+AVVr2Yt=8I}u
z-`dXRoE{i4XcT>%qx+Z|!Mnj~@}hMHEbDi>zjW<)8{6RuFqAUQP+OCO@Mun&M)K}Q
zyMe2D)Nwx6<eH83#JR7!9^WBTRfjN<O(T9$JCgMKExcWab8b?HuXsSZdNb$r5m`SH
ziPI>6GGLd*h>^c5{`ek4?=uo810FCl+%LqTTv7V5Fx67Xs%%pumLs_oDrU~{Y{sYE
zRguyk<ek8N?6acd&@m_CmcgYM{PocUz9@?YEPb0GE?iJwMK+|iJF+{Z*^FO^i!08b
zt~_W-33vXG93PBi(2JM16AQ_d;$J0eky^9%oZp%Lhr_@$sqtq;TdQ|&XM}}bV{S2H
zp@D!YQWH{=pV8K|vqgHCi9tB&;1kf@BzQ^d%$}F79GuwwZ$9vQP_B1C9M#np#}v~z
z#shyh&x$e^6NyZElA<brz*u%FPyNcI3kc0z6~@^Pa5jo9s>nhsFvq_v0~&8Qqq@kZ
zJ)gITuv%M+V64~zSm)8d+?xeH{iU#{LS9@F81z)>p+*?bK3fKSs1D9QTBN2!mZcH9
z5C)TiX;;|d!+P3kqLDWU5aQrm&evh45g}_?=dNciwT%oPD;?(f+u9LHbJa^4CoB!p
z>_v&jU^6j;#|geyMD~?G`(N{DflW0NI5XZIA$`mC_Qt{N#p<vTPA0Ey=hgHv(mRx_
zb0%W?*HNXIj1U*jiS8*QSENLIb(4u9Xb9=NC0?mOf3TxCU&%V5?d`1t(dOw4qt3y*
zhnL3{56EZO>q~^iyUhGJ6)=c^v>WL!s!ea@Y-t;{xg)5j;eSSt2UlgV@FZ2V)Vz{)
zl@&hJaLQdIXRs|a%Dvm$pRq{kQ0lL~SQbr?swlepr(^ov!F02lOc>}!3%~!i9iLOa
z1arn)+E+p)hx4Cd7otKQui~YT2q27QFk_HbRpU~y#`M<l+PnD-Crb+qQi$&BkrI-(
zs{)wFhT>cBKQ=D@of0MRZ5)%k<g+ipp4$hMLigWT3mMiLxYw)#x0`m}?mU=;*N3$C
zBUxZsg%HL!;xwMNw_kq|>2PoBM$m_<nBdYON`Jti17{g5<r*(u19ZBRrGH!+zD3Lp
zCd@T@@1pX`lE13SK_l^lA*ua;Viz^IXf)$@E1;K8@0&boV}SHYn(zn|>n|A?J90W5
z@@bcsjbhykHydC|l5Qf82|S{1wB_+Bl{b67+`DZM_0u+!JQF_IM{{~qt{E<<d?suh
zMs?6LepL$hA=w>Q*%L~Ao+maGxSHgS?c47$4eXAt@(E`3p%4}OF#9Y6QWWv0F&~`1
z_wI?SQ;#YwQ3CKYUuFld4ZtJ2=x}~H8*GQXp8whiVLRs&D)kE>s8jRCCJv#tmRM`E
zce7H_6UC)gyYH<3jB(cuHfpvc8Q|@)l^03)01P#oErf#t&jl!aYlcIf;c|h_h$yn1
znx>aC#v|k8WIUf-Lx8<8N!YZanc4XjDGRsBaSZ1J;G$PGrh)SjwB9pJ!kHZ7E@U=M
z6#DZw8v!3Urrt&AM++mz%%$SYJ(xgYR*~dtMZ@JqaUamAJy%k0z}IBNnKs60{i?}A
z^NyTR0&52rDDZjSEDE}W`9A*u=iaR2*t_tRcEdgYcijF<c%JY?wMy>x-pp36z(PiB
zTEL1=`Itsp`D#+fRrw;<BydLPW+7<fr$oj#IU6;<9Gu5_GT>KyZ6oJZsTyxOb>IAk
ziESKu_P?{3EY~mB6w(!i+m&iv=3A(^U)*-wu|Z=29(|!GQ5j#@lf5&PaQCJ!gdFJJ
zVRX|PfRYa6I-`>`))S^nxt$^UW9|d1=OWkd7biy>iJJC)0|h7hT<e+rVklDd|LU;5
zH4$Bp*6@K#LpEX^p>#3GF@5Ge4tAVVlJ7C2c;0(8`nGgLHS)qIqA2J?%JdVw$#`)2
zx_-n0Saqm7`v2H^&v!V#KWta3h~7Ji-bM5t@zsOqWiUb1(d%HCM6{^U6E%7r6TK5X
z2%`5gBZxjjFk#H^xu17?AA7%;Kfrw-?zPruUDtUQ(yX8<kC5~@RiJ?$EAqFm{S+al
z#2bvh$sMn$u&s|fnYC+`!PdS>5z_y;ME`sDUjZkjg>*9cn`#uq{_QuKq(=)m*{$X6
z=}B@5UZysAA+verX}MVyMcGcxHOAu+Em)tSnIX09^tyfZRO8HTfw5Ac3054R&0D-;
z9&arcyB$2_f1?7EiXHJ;`I8e<<co$=KpjS5df`An``a2W5{sBQH12GQK_4hW0+ZJ9
zaRpkQ)zy0D$Y@pf?jZ441@A#sDiB_JF(4f)K43?Vr9T}=p*m2=N5&|rqIER0y%7gB
z)gX`^$aWPMd8pHzGYNf~<bmv2?0lqiF1~WUebjqjNpUOP5ff~Nn+U9iWU=IJFg8pd
zH4|McXCT<;cM@A$-9;}}WwR6$=+j^I#Q#Sl_-r(WlLY5|nLDEtRul2dx;3fSc{7=l
zQi&Do*k{fEt~P+2^812yUP^EU$Zl`=s=@jo)HbuFmHv3W)|`Y*UrMjcTKh_z?^hSI
zidMEmgMwUQ5aq*a;F9^kp~ji%abS&cpzCbXgQzOGZNW2s`5Wz<Gz)#p#4DK*d;jW;
zZ_uBhGB#-;Q%uG;xqYJwi?q@mTL-s36#s;4U*Cq2n?SeWB0#n2W#-EUVHXFKg-)$!
zYVpz-FYh>Dk=cw9JDvq$nujZpyeS`=5WHSnZS~>mpr&cOQJ9|>x4);8=i5VO#<773
zATQG~0OXdKdRU;y!9vz9C#?4%P|KFY>_%6(_XuD%YMfB=7wg2wp<NwiSxFUE6Z8|u
z<sayyJI49Uw|6baMg%!Y36llVz|uy!oW0$KtJ+HWC<ABc3idBqhRz&>)2zNq_9izB
zE{Dlr!js?o<P?-ZH<ve<z9oR>905;^oS4(Rmt$uBmyt3&)oq#z4U7SIT!I_;zVR5_
z6J5Dac-B0F=u(4kldgNe!t#VpzOODX3KUJejz&EkwApaGqS;VqOYl1uZHkeX1ZVk9
z(QV6de{85@9P3W9p>WNjDHnhI?V{u(Fn8wa5^4|AH9dIgm0yJAEe&xBzEt8)dxPub
z8OAdB>el+=NR-UTWcXKRvS@^iE=_F(1%^wj#>9Lx(mQfG0cW6<7{{yA&va{+*dN5c
zMDK{riDX-RLM9?)aVw4}Ff%Uqd+&o1Y)nx#6p5y&3j{|+$m1ZQ8!4skgr|&fZvcI-
z%HE93ECpGwPjNJRDz2|NeW-Qj6H2&wT4_*isq&20_4}02Bj!=Ip!Lzc_By^ZwJhN#
zd1dV>qCNJut1BcDg}?ZnK4^MLNzJAqH#8k6@22~D*C&wMxwLq91(M|pzh4qGsRUFm
zLbS;8ono>$YN}Yq9-BFmoC(EeTt$@@7jIPk$qRy<8F*9U98GQuNBZvL#L)<KbnAx*
zCcN>iv~+fVb`S%BbYZrSgZEnx_P+JsPh~9)Fuh>EPs?f*Yj!s7NtME*9B=LiOGGRx
zFas73!`Mwyhs8P-8OSwfER1psL2HYNjr*Gb_>R^s)m?&X!BbWH3kwZy1(Z$kSAz;2
zB15H3v*aCjuO1oxiC!z=Czd}@`yt14ymmf1W%sDg87(a65|2jDknGiq^Jbjh_ZF>f
zsERj_d|9^T@~%N~(5&>OqhnL59U_8%ydH+6&s?b7x5yI9u#@qRUEn{Jn@iFVzl;c^
zKPnnM;Y0pB@i9WxMgSWf^Pl^(mu*mcA)PlUk}fIR5+T1b0TAuDpscxDopVl#kPbls
z{D09=yq-69gvrYSVr)thUL9-lAI64*QX3{wc~FI=9J=1?^QLqKnjOtx>Lz0S=AJI>
zEZDtcp-g#AzhXT%w|Qw=Q+P(o@Iyx-Kp4Gwxq8S#QG}LL(!Y5I6RO9OpGF1LcrqGe
z;R&M7xL6l-E`;1L;L|}5Uk8_BN!2EGz-YK58@AN<CFQ<t-<R_Ijr$sAMi0jHzPuG-
z8bgq37E32aQ5VV&t}fB1jE|ppWd8ifWV^h5AJg_@^at}nXd*^(DpVrREq<udF2STq
zkDSd+$3bX()wGC=S5CKJEYY}MqjKm_-gaG65b|N`NQS!Y#&wLU#@y0Uh;FeVIs`2=
zCK=>ai~N{oU;+CmDlSY=!^_NyO4V#K{84>GIs6pkx4Pxk>jH%O6ST}F_6wdhHzu#X
zY{Z;HUJnIiOSp{&QdE)G9jnNdsB!+J<J^N29;*otVd0k^IS2nWwET}K8p?g{;*+Ye
z)A@4p#OJ<K+>_MrBf5mq9==zUAG(~|MJ7-wR1cKS4AO&0rtbUC?x%u>fX%S5{+#p_
z8xZ)`Pc-zevV$q7J)-KU_<R_W%F>lsO~H8Q^D$50USY;I+irP4MLdGTIxRr3-JrC3
zu4YvDe6C7Zerm&LH%wE)ma+z=R8a7$<U^V8j4ndE(!_LsrX$j)!a(R(q;IF5mY~i>
z{Xal<w!Hn{BFwNFGL1LD+%_C!ABSAp)aEjO^kw$^ACbhU&`-Zd@|VczO&m8xv@c2=
zCjjn8aD>$e??0K1;M2`spe-A!y*z^{U};LLo(!AKW+lbBF1<Npve<**nQ&39FJ#^e
zNko|I)o3h74)~qq?oB?DJN!-%x}^g4s2ck;`-Pa-oG~m02v5jmf+sgx8F8FvJmSM`
zkJ%pdf0m;cVkiBDVg_3io2=eE&#aA%>QlX}R=K#nnAPhHZ0_As6)v>@*jQqItQxd$
z>sr@=2wL?NMWh^G8Rt8;gx7V(cfR2}vB^@(ni3h@{`7Ur=RpJ)fEx&4r-E_LBOPaJ
z5ngz8AbU=f??(_=5DdKMRHejV7<3f$V_{lP=)aMZ8Y;QN>znF>%{GUIOtPdOcj6pM
zh4PXMH+b0mFOVbRIH8hG!X!)6O#&0%e(P%Mlb<vcw|(DHj+ni19~_u%nkU?nyOSw&
zpnL4kuUX=@Y*pbBMqrNsJ&$s?NANUNX$&<rMXY4i_f#!6Zw6N3Yu9wpab0S)Aa`%i
z;EDlXe=-Y6riGXFl3LViRAvFx(PXP?EA49&6P~U)ZUtMdh2>9DnHjV)W0<ua{7U5i
z#D~(JZE-+Sy5~3qS1gjeWJe|5u>btXtw_|Md6$Yf=*=?E+k0RL><Ny3Yl<1hI}h`$
zIkc{eMz~#De7qn9!H?Ow^mNL8{rxP>s;Mt?aKHD9v|z=}V>LIwD~A6OIrQ|Vs!Y(F
z;KO8p`YbUEHP012&MeWSE@Rd?pVZepP&nKKi;esV38Ltc(9M_Sa1U75k=N1i>wkQ?
zJN@UcZLnPgtsC)Wc=wsowZ`|jk>68n4O%xy-Yl~KAxUb#(%;FZm6HcM<t7aE6<Pr;
z<7I~7?u+0zpOj~oNTZVvAZGCOCW3Yd_vp%uqa4|HNt1Sl>7w^<+cKBOo(WNPdC@(f
zs4G{-)<5X^>olxsn(_)qi3-1mrc4P~ryXixIiAS7k`QglM@@vOO<%ZKTmI~O(!J=p
zGxM~SYejp5G&XssJV(yqt`=FlgG7_hoSjf{p{VpRn?v22qo*<8_O7XGZHb;9FdZ~a
z=EzNv+WC=}XRHsfH=B<Ug`g0)b}vR3#JSuszHQO(Mj&463#*$zdB=e<S!?czprMx<
z(+I-PoIJnxJ1<$Ms1jZ~KFR+%z(n}gB^k`0RmmRN5$*d){UKXo9>zy<_LpNkL8kXj
zZxn$R#|z}$U8cM4Va~SAv-^P;LC$H_(6V?cf()FH#+zU&^su6Y%vw9Q_ab6m0p04R
z?e%U?)M%x@`Q3BjTtdeB^_ctJ^Xy|w8Fc){e}?Wg9{2z3!fXJtPI_eTHr*d?k(IV{
zStl)Ie%TOzqi?=5KYG)-gtM_TKl?fItirl=fgeoG_R_y8pI1m~|3*&Pn{MCV)_T&q
z^dwv!Bcxq0Fl=WzP?2zI{6^(ZV2p_8$UWi2_rESKRE{Lq99I!g;_qq+hU}HbUvZPi
ztzM%J3k$!o?~`@d&*ZnCP{NU^V0y#r8-Q@A2f02|-n$Hn*ir61T!WVbxmbw@bVe`!
z-#=p-dYvQUeVtC>PM&nnO%2?gAJFY#Yt?sni5gsuT^lG|RjVoMK-1aG%}VWTE0OkR
zqnzco(J22DU+_CP1A+grkO2>=f;L*^sL?ejDVV)?u%B(33u3sO77MEJ7#RD0_e{b;
zKiuiY59SJ|fo7>jU$d{WvksiJDxCN4IW5$UaR^%o`Ru<<tQ+8k?QsTvdjF3g`^I;T
z0{VSKwayn`gXg^cs;a%F#p#;~CY5vH6u(gafE6q7R8lrvcagtU7HS`(%&OxgS}oC$
z6;SAzDGuE~-N8BOa?I#$=3iM?_H6Vnd}t)VrxwzaRr11Br@X!0Un&wwY|ch1Iuc_6
zkd%*kkZF?DdcF}gU8AJL9itcb(+1xWv854>$|28_>Gq6$qvgi@t9T#1l<><a<I8xH
zW|5Iso2F+zqq|p949?xR|L}yvFJvS_e#EOAuBNxN&9j}D$aa1t`7iW(aSez7{*TCh
zlL@ynwrGPL{z@R5shj3)oi%@uZQJ(#`<rtO@e>cyrw<&y@Z=KH@H~HLbRpe)^Z=73
zP@;2TNHg_>v-=A&P4el9ZmGSAO58)qlvi+jjOs6oeUcG*F;?XPpAAaxK1a7%L{tj3
zV-`3bsab5CWQlUr?G82abp!H=eh@QOsZI7*K^%GQHYe9-hpT@h3M;m=nMUz`3h%-$
zuY-w!I`Y&*DD4oON;)i@w%=Ox1Q{k3sk-)ZcxBz{+l=j6>JDfy;apPt`!TVr<50xt
zpTc_8@7)}(ySeJU^Xp8$)d$(K&s609A;#k-4Luz93zX}w2fhP;yAmzpP{I6TxofET
z`!d@D8g+Y5@~Y3)FK2l8G+v+b%shxuJ{lb5iod=20C#Ss-`X=##5yKEf0Z6{mLu&?
zHct6zvc*0L@nOIu5KFiHanNYs^?<AajX}g@r^U40&;F21*^}w03PCpxC#T@Ixz;VM
z)9x^>QuiL>+mA|QBFL^3TD&#ZR4_Qi$@QSeQp4Ai?3}H+Jk#~)=DE^pJ6XdMo^lmM
z?B1~nHh08=wy8%T_r+{}?)c2#dzVa(iD_mWffGL)1jfDu4_hW?vUkOf*hws?Ji#^E
zV1qjSu4J#fj~0o26-7}Z5mS)6XWWq+RH+(FtS>9K7xhrc0dab~8CJSA8qfRI%d2#-
zHQUe0<L~$jlv7t%-qSO*{`V(DU3D)tYe!P{CZ(~PgB<b`-#DnDytjyfynESbr%#xa
z$38!+r$=0<lC*Rj&tGX!SmV0v6m%`C8}l+1bc12lVp<vsRFRkS2%#i@1LJuuMCNJB
zLg(C`7t915cKI9(O|j_=l6P*O_b%g?JKQz+$JSc0Ma-POVQag6Y!NK0sC75&qtl9V
zRPxdYYHsmJb>MW#1eFr&alC^~*noDLzctU_`Eo3^^!tgIrAU#g)SK;x!Kv3f^+RE7
zstv8*Ev;-LIQ}3bpYeQL2PBSFFc*BzZ6o(>0bIN8>A35*KS5&L&%N!3W}x5NfYO8n
zuKIP3vCoi@yQy+<r*Q>KGgnT;&GLEI041aAfD={#*+0Gq7wzDTd<L2d6zX#$TcrKb
z#~rgFTVUa=bU$9&*_r<xk;;bx;ls^Hc!O#pEF{nq2}Q5KA3^z+NIOT7i$@&=C7zGY
zITS754p<Ly36qG6-L2JT&Xo0}zdl55MsrfYgj0?<iJ@@)PgMPS;WBI5kG80}OXRrc
zo=Km3AGc%qw!in1(hgi}^fk{b`3CYOH@qB{x1SMBb)GMHUP^UVn$_}33*XS0exFMC
z?<>_`>XBWfK=pnI&eT?N>(%EI^f07J4k9w3cPD#S?!azRj*UW+*1F7kDIQwu@n`yX
zWC^oER!#=!BPTdBWH^)QtX-N>=0Z=e8Da(WE-AACZQ~-%pKr(k@Oy~&SKx;87deY6
zl^V^LI^$_rT8Dz1Q_Q^8GjTqPoIfWSiP|hZbPF&wBs2z9cX8}uvLN<0C^+|ZS6hci
z3p(hdZ4@NE|En20(cSuY!@*&Jd+g!gp8Ie1BEjJ}i5msn)wbEVVM%|EVa)LkwJk2e
zC~2q?z8y2kJFqcX?RUs3;+yE5Y8mZ~N<2))L#}mv%g73a3IcP@2Mw3r+HijwYvJS{
zZ5T7Jh#j!UWVjfT$MoB~3cM@}Ju`CipUYpL{4-k;8@)4Dixf)JJx1(=UmZc8yjFyR
z_w<GC@Z4(EGb_i=Rw`Xz-9o2Tw+g`&#|WdqDH>>kX{UhFs6!U3fcYywhh%}P`@|<7
znOEnNp(v$rVEX^BRZlUYH?~K(1F|$<peznfmW|x1{O1sVw$5N_xpz92PKNy!$XT@u
ze^FT4W0r2Hl&lpwY*wLlNdNq2uVS>#ilCUAhDml~nQ^UgaJ0yOJA4QV=lL^Byhx$A
zOpaG=N9fgY#Si>HO!i<3JCxy!6@bZ>SkAnCKcB_qRTid0VPFiBw?dSf--9?SeS*I6
zf&8WH1E7n7H`Y*Va1@;0zIhrSK(&U0fSWbqg*$Ov4vot-g=^sISVjik9M)B5r?^ua
z%E>}{oYtV-!$onJEIR4=w$A*KP3giSY0@^2$S>{Z>3sry@vh_CiJx>PoZYO;i;50H
zBbv+B#$Br1g0rp`f}gePJS|u;%aPRt%qkgS)SuLd>Hnp~YyjVrXyy~)D7k*CEbl(c
zBlXd??RRa-mhm|EHkNc#-*_euQ06NRRq}@is6%6)Ja?0XgvM73WlUzeuN!i%swQR3
zArk@KaOEj`T-l8hUJqwdsn38cT6ecr0CLDqi+^iEyqa!4tNnYMK4zY_eEIGqU0_9<
zb&9?puYkSm#7qsXfD@#cH%KRBP_HmF<Lt*(Z^T6EXx~li=4L#6kowL((c(0_e~Q5h
z_8JF4f$7KZ(<XUqM}n3(q@d>4$_pKd57_7h>5mv6y^j^3yV@=21WdyGalhRzQtm*#
zPMk;GDDufXbhgs$E&p+^BH$5#48^5-$nlJm2LBk#XT`@!_f1JF)!rYbtUK=`*5$VS
z?AO4qrS+%u3cW8TzBRg~d8S43I<_hgJ}>KLh6Y2{(?KdpO|$bSEv;W#F#~9ZB&=fJ
zifTfDj<KGn?m7!pjl(GuUCAipFR=4A#&-OiNEg*U5z6>a)fxq(#BBC$Qh1zrD6y8R
z7cXrXh?O@ri#>6>j6P?Oaek!xj$+M)?c8=AUd_g>7x%|!Ltj0?{Y{N8JK2NB^4+iw
zlPpr|#0rCFK+&-}HA%a_sd%?U8rm)$)U5R7On$Ua`r#?vm0qiN=ZoTa;r&PdU&F%x
zk9EQEFCMOXzKE%q1)by=FJG(vpd5xrc@3bPbK{Jd12^L&LbP_N8(=T7a!hjf*`6{n
z-?7aWdEt)70SC(xsHz3F^$3F9R+|<jU&j}aclI!>qCOUg%4j3&WTXdE|9eaI{g_4S
zU1w4W&pY@F0(~JrY9hnIUy+gquk9_H#wI=pr;A)(De)ouI3_UV^;|{awp&Tx5#_xM
z-)`xy(Ni*)>7{^aH%yVy*iO*uR48{De5>?Za)=&(&onNTSd*rFRGiP!24h#!(9(^<
z{4KIBzM<QBbUqG3aIMaR^b1CElk;^059bE@Osgx5O-t~z#$FPwZqlA2sd#y)?6%9$
z)IA&<UU>FzjeG!tV$Zs(Y34%wK4={mGeV%@Yf@O_x3qn3>%K6#ca+s2MboiV>q-J0
z$W)=;ac7i$u&J4~0BVQNtyrxy%{#%nzW#e3;qc;VOvJ&~-FpOn*vmF-O0qPVIsx=q
z)LSDzBPfOtm}I=MBJBI*j5}Ht=IHh|NtTOQh9}n9_191TL5xb0bD9ztw5((9!d_5A
zo`TFb%d(FkXGL1s#}m!H<;!G4!N{4AMY=pjTf=jxDI`{{Upbf7(dlM)Y&WHuQdbc-
zgnkBvqHPv=<y4)5=4E-Ab*UmQ^A@dD;&0feB4K9Rn=w7l5{7$-Wv`t(U0ka6FIm3K
zE`)5Sn9h1h<!efk4+cN`Z^mkU?M3aKv?r&HyR6ZaOt{lwf?RvpDXk^Ia=FcvI#pQJ
z_%@A*qE_L~6g__0_~B=u&$&YXh$F+N>T2b;2dZxyG}`qQCQXH-BbD`RK7D<&+{W>?
zUMNOrh6?N>P-fH@s5G*=T|a*$E^<`7?k%56KA;!u$=l_}E!{oTy*MiM{PQoVG<xyT
zdwU)ZmG%|!6>$N7Ztca)EK-H43$o{RbP#oj?#vFl8jB?683Xsk(o$4V@or0)^(n}<
zJmr@-4k#mhPy(xtq(pHD7HZ@xDH0F$#!A2;hIc{rG`Os>nWaiD{=!MOl83HYPAYHi
zjFo7^D}dN%_Kn!MHBNvajR6CD2h1=fH8gE+=$bKFi5#uUsV+Jf!PL#cmTmJ3CSBnk
z?6;&*{dt2s(94ry&ryce3;qb$&7ZCa_is|+A(+m-U~Astlx<&ZE{fH8j5nMDJvKXR
z{a-^9|L>e(4ZEzf?~ar6R_gf7TYZ3<MvEEW7E5w0fxW_*Cu}Rr>UVgm8#XSyNrQTN
zTQj_`vnP?#c>C-JHa(BdL1K!t<F{NQ9|*uN>RXvrMMn9Hh5U-YysEMDDdceyu=dSB
zFizGsU*HSn`xk%u!gQibj!+*f&lZ^$yqE3rADg5om&l+5hG%pXHzzoARU7w4M1}Qc
zkSfgjTa?KP^i73ScoWJ<6Dyn~mRtW<K+3}n+l2hPtOysQU)zn-M_lSY^&??QI?iQW
zPDw$P1Zl$amBSv1+ag%_S6r}u_rirf7){aaRN)q6Uf{G_QfUKWq$(?`ezA*o6XTT_
zpc#6S_WKh(^=ARX6oHHILneX@82cxwZ^`y46Qhz-QTcWwgDPCO#v)ubh&10&BW7h^
z8hlS<3nJ(x7Ko~r`lNXd;bJ9)iyt%8ITOiZE4K9wz_Ea#uP`2F6<*@5P`jd)0y7B@
zEZ*!FHGh58k-;Z8@13<P`1Cvr1^dPs;M&{a*aj`&*1Kb8>idtYO3>lY{Ge%xwP~50
zgV@|tlV!6!H-)@v-RF7k!Y$hjp<N_wK^*xu6h2i$D0icQ=^9OGI({{Q_OZgI3f(|@
znKhdt4qHZHm#o7cQf%P>;>8m5ynki$Lo?IvN(%??^o6L{wd|@?^{7kLaGLn%`qr#r
zzF1$4;5#M!$-Q&t^7-7E7-{Lw^U^o~nec=2$J3&uWu=xNkM~bJk%Vd`I`3Mz8*=5I
z?roKl7HX4v700*tJ#;d^OeHnA9CWaf+*-T_T3z2XbmC2iW)W-+)gxIID~~H8Pp#(>
zZy)K`W@TZ@%3y6hkLMQ+SdMan>ZEuJoLJJ_KIMj({`XDOKIznSO+H6^Cd?@XW)zZ5
zGkQ~z1b;SOky!H~sy^eXI=w)Jbs}E{i?=>qdRkh~<W&9j!{>5P2lsI6+G?X+U78FV
zUY@kjp>=*l+N!=sD0y#mmy2wysFGSGly%Ut|GHLOG&_#-#oW`G)2GeZ<N1GYEkUBC
z6QnylXU-BLxoNNRME$MH=4%;Q{4Di@vLFHGqW#?R602(><NnHBkLYKEm@P{}V}4V%
z*TUU<@3$U>+24qRp`?RU?h85dlbwvoZ?T;Dp8hbN^@>r-n55|Ao_z8yXFa#c+$w9m
zFuKjIHxDmyyh_|Phr#-8<!&qG$Pk_e8&X@YVV&}i#_~1|ch8-Ou~eYPtcnq@{l+1V
z2jlb?Ke+~kpz#@h1m;Z4z8$P(mS%nO>-iR1<5{iYu#bB4?Iha8Bqzhg{P~C2#_D4z
zzo)VJe5i+_I-q4}x(wybTb%9l^aYrH6gk=F0}$3KNDEx-MEiK2jWmmdOuK>W$B1xC
zQ^!X2!WBbyLosM_C`YvsWIf)_ldL`Ol(x?Es3_xk)!i4}+7EkTZqxCOTkuE#quwRG
zJr&=gBG&;>fz!JQ=_r9CQ6+WJe<{>f6DrO3uR~_PM3x;HuYTc;4Qx1ep&j@UF~=bS
zl-vn2_!j`0PdhM)`+LDN?8B0}Ki4wt_MH|pqJfHEybSWgMJyC1%6|T8YB=t0ZNKYR
zCH3-Wdpvp7I8}YmC<+l{nt_VnOK!HwaMDX#G&c|S+Vp>`D-|C5ym~#vU^0cfAyRMC
zWO-v%Ecxo&={p6;GNgcR{uFTmJu07VUMRTS-MEl?^kzOlRCm_!oWIp+S$YuR&&FFI
zm%r0uBAEPge&^byZ(UEL8M8S=3Jj2x<^zu5gP}>^FhNP%!mNdyZY|WK5finCp)8fL
zTC+|v2)5_82f{(;dhU@^o<BX-#j>j=$|08u4eCBup%Kv))@pBgEmt&B)S71()^rp!
z>$PN5w0G{<TbwP&M~=+ngR$I$elR)=vi~@&FO-nvTP~ekL(yG>n^_z*mlUnF2#Q>M
z`Rlk#zFfU{#n96)ZPK8=cJjPGc#``IcT|lYyWz9`adJi>`aH*k>`tgjJaFi?KKK`c
zK(vS@VrKg-qFrv5>O2&>()VChiW(kSovXbj7eHQcvjt3p(_Yb>w&ed9!J(X!+X>nE
zhd1-2A1CePcV#hr#x^V|qL?Aa6B2u)iVFm)<Ay^$&*zk=QK$FtHuH`%(zh=CR|MHs
z3^@uH0w{myGXwSP(ZOAoJ5*DoRwAh@nQ0ekYeYZE;q;ss?ZX7l`h6oibuY11G&s_+
zxxlJa_W2X6Sz@-#0`^}5#gFN%U9gyJzG>2AD!$@6tr623brkXB&*kPrxXWqsCYg$A
z?{Ka@c!(g--GEE(d63)h51I1c_Ot+DCvJ~6$(1xvhSaWLcLmLlF3J-t?&nL&<%Mqk
z5N_mOZ?c`wWCPKdL-xn`zm9R4kDG3@>q}SDt1M{t;);yv7DZ^Q9++toZWYG_@T4Cb
zUyX>NJ+$W7nKf(r!`(A(D_RkBMJxfBt|s@{K%UhrA>Hif2|JZ(sn-DDiX(z~6f*_f
zKr=j<uPeu-BsP1KK;bXW{;qzJ4qNvhj^Lif3m5N`mPCVoH1jS5GJT!%v{RMUPu{o;
z%d|Y^3;cI_d3$3GBPzgK>j01iZD8&<!0wGEj`eJ|75;Co%Mf#}i*5NBhCU_VXUv%_
zDzj24sdh6mWU~%CkePL_+1<}NIk(j!J+ouQ8DSqUUY4hSXWU@US9Reef))<Kn~)y@
z7tWJ&gSSuP7$jX6dWhqxJzDxzA3;;haJlFop4^=wBC}?gyqK8>EloMzl>`Or+|xS;
zEm#=+Y=m-b;VUSC4M<~Bv^3A#fcvd?EwFzVHkj2)pC}}H2FmA+deO{qtMq&2ll5{<
zHHc_Zl=`{{{&D<WAeP~1NNEnJ?&u*mx;`awrX^F>el-vD=Mq6tMZ)q9{=n0FIwjy(
zY4*Jhb+|?U?Sj|1oGYKN2JL2SR3+3FVw#pDAmpDhFE2e=nld6D%R!Zn<{zGlDr8qu
z$Wa~{7H7iSV7(KS;2hE0g(Q$vyx48tu@t16aR5w?*C~Sr4=N-j6%<ulm*-Zp>Z?rp
zNU!VutMlg0naJw-dW&ot*Y0_U_iqEB9=?@0i`SS;L~~Yjg=-e4=M0D9XP_j#aiX{`
zv}cxU)R{H;BD*80!|D+e=tuP=@}~|a7BnBh11SA6y>Gao>X(2Mmg?YoDiLqBt<MO;
zfqefjJSAxJ#T?=UPw7&M7lyPWkECPrdFKjkJ6juDV>Sa3%|pvk0Kjir7<HPU+TcA%
z$>8c|Yxou5b+qDn6>JcmY>eI&LMw+xlFOSL`>yHIUH6q38C$yNoheK?PUHvCk_x!T
zpUucjq936IrZ4Awn=tc2=GB-bW{0P7L$CAb1<G{Ot4qJ;W_YcY?O?n(vaF&<UJstz
zXB^zRBg}N`XrMU(`_tExGIab}ly)?MJnK5c4E`CWyl>M8MucY*H?IyER^WK<4dsOZ
z?}vYagRLoJr9hvZ(ha9K)*TBDRyNghLG6w8IcRx@tgtv(|3B`qMKGpLJh@}&sviPQ
zu#?1U#ldJjvEqF!F0mw8+vY8po_3YquTy1xZf+r=n0*$zGNq1y)~w6iWB$lV0q4Z#
zrq_#0_3r;8B6XSmdn-GrdQa6o-(haN=zxL6D;1Oe3ed76Aa)YXZ3>=~UrG<aEI^ge
zcsh_(pKoj5<WG*sr&n2vG(T6*pY9wHc%df8g~We>V;nc`0_90;hwIxS?WM4BFC;mt
z3rGsn1MYD@6uFrLUACv3jDgcmb(XenzxMqH%3R&p7!Ly>fo`HR4>>c{BbBr(zL?g4
zqMxroWd-3)S|sViwZF5aEvqzcK>Z|R3S#DU1=(PKG4U-M&AW60z6_2EYxO%NBAT9~
zbjM7(vo;0z9OEz@MOhaly7$=D3FS=|u>fX~nxfqAINP@lBPEf#HQJrOVAnGScqnc#
zBj{;x@#@#c?s@z9i(4g9D};y0gDyz*0RvX7D0qj#VxK>HxRZ<}rb5JGQO3ts%l=YZ
z3K)d0T2J`<dU|_?yWJ1^wW>~+z<c<q092KztsZ`J115}un>gcpApnq61ZRSw9J=ga
z;}C0anMP`+BEqu(!}{!z=aD$x!ak&Gt-E^^%YpP%jeqk+EZ0z0;iF6z#EFdoa^3;B
z^IDp_{8lC~DZ_?r(`zCK-}2STD`CG>;oMlKV8=MFGpywEV<sk^LT>tj_MeB7&&GTw
zsw$i`5t>_Rp$631(&)MLW2d^kX;fP*e+)}X)5JGH0ZlPuq(NqBT7m&hPKLExdH(w8
z+`sf;1wwu$$dX*qw72KXyKa1>Qpx~J!m(AGRlYD{@Q{9kiGjz#2Z(upyzRz0p}T!m
z9^+)rCKt$MO;b>u{j93w<>@X$>$c-==w1fv@M5No8Rk=QWQnYajdGU>ca(Fym65eB
zJ`u}*bcl`pP9q+r<hd0tJfJXK#iP(&f{VX;HPgH-`m(z{>t0A0L`1=3NwMTvh~Lke
zn+3rpxS{I3h<ldfH&0+BxRGEaj`cr7+)F(7mT<W0P-w2}K0v`F{vhqm1j#;oF$0AU
zb+FGEmXnBa$;$j10l1G9-4X)os=e<}22V;dTs|Q)oGo2<<&|L!4-v1Fp<yr$cU)-3
zzL9SJfvInqv9A#>Ja@hE`-EIJ7xK$*<AL4wpyyT*o`$T6MTWGR$ohflBJ+IR=1tX;
z{b94GB!ZyAl|KmD?G*Y|m_E?E_76e!p+O&~;=A}!MGrfDEB|0YP~kz9C(R!QJF+tA
z*E)Pj-Loz$JMs&*-<-8u=s5A*SoE>qLu(B6_U9@tMetHaVIT$U&CLrrn?qDk>00!>
zXzgH2&y$=7Gc3%B5TXvfZiMiYb6G0N>B7dvcU@{X+K>po>GC-x`cl^(k`!I6Y_vzS
zH|`Zoyl(ufyTVcMCMNAqhfE0u@U3u^72`fiB`j@Y`SN8d92(tz4Yzocwx*vOMk?vS
zJ#RE%ip>Cin75)&0Oq|_Pd5!zis(v#lzQx6BnPy7TL+T~V4{sxi1y7dJF=5<RQdam
z2)L8m%8acWOX;HdwM>Zz&%bH{8`h3r5S7=$^lB_i{K?4Turq~}1T~U{DQ5|$$$1!@
zRKnb!cbolO*Qf{SI9E3Ok4&<F>*qSG^We+EJ@TmW#n$3KV=W9x)^aH|ysGgudEq4n
z<{cgN*Xvu}Q7f^-n@gNqoCAk$VxmT;1ct*E#E-etCRSXN_anS+<6_|E(XEO8|A-9h
z=i!Y_tEm-wo;)-OjgJ_CE8j!Ls2(6fCI%F|0#745fczCb?y&EAFX>{6W*K)iY$t{d
zOc~UdGzUI<hCP_Y<cpfp>E<G|Ar&rkK`@|FWaj);n)eZc@3`4@uvJ2QP4zxr5P_G#
zX>5tdUUy&S!>e!>Iyu9aS9-L$r0wN%;@+?&m3cZw4ogP&UMVA)9eLYQmszekFWEQ$
z{v&gF+CTx{JP4Oa-iyEef{pOZUK~dGm<cY7Z$J`8UPo&PjI7RA(bZG$_~gAUF`!UD
zbpL5QAA|8`J7RDm<}yjTau-?l&&(<ej697ih$qxGo_|Ql_+2`W&zU=izf*lIof56k
zI=G6^MUP!mGDA3+=Z@+S^fLzs`uqb7IWiUDRjZ%V1jMCDaZcS_f?n$Xeol$uKU|1d
zq#b{^7=B3i>G>U|aU!2*h7MY1=j+@yO>=~`98ZAMZo8k&=`i=CrOoPXL#IFkDWq-w
z{C*Ee`19`-)FWl>y2;I-o}K*<S4e~;Bfr1BtMhl1t#GVIRbm7!sbu@gSxDFHpxWKj
zN_>4bTJBHF)sytu3fn2<_%|kxRuVnpm;_U|^EN?QzV6bzoe-JTD}Wt)Z%;KDOsT?u
zP)Mb859^N-Q6Zl1GD89TEWjAYNMOdrRvug%ybmjaUY_@@^vxrr!x{A!kRlhhtQHu9
zf+Wc8XUxI19Uy@n4Rn+;zq+>*?!P5|Y*>jm#XM}TDtr&T^7kqne>gbXW=#QhH6~{i
zs~-RgV+WyaPu~ZmJUU=ds4ZX*>Tbpu#_nOw5Lx+dJhBg=(o&!wy-xw6J+RiP2;7$T
zZq?aI+!i(!vToqmmEIOG#Vp#S-{=|5HkD0B+;ig)&SueXDXOU5J#u@#8lAjL)UY0M
zWWz0d^S2lC63j-WKXUBCF`bu+xw7)1^D~^n-qHN^H4S>NYFnQ0X~3s~9CK+na6W~9
zG2YPS?2<OX7&~Br>I!<^EW#%yDg>d885HPsIn{i=lbDlkoS<KU2i#I<3a+U}k4t9G
zyW8h%eBj(JX_yAZ(>|2z{2(d^c1md%D;0uZ2Dnz?bF&?@fA_Y)eek#*3S2by9y)gL
zJ*IJ>BRg42nex?KmprE0Ho}v8@cJ@WDVs4u1xwfSq<MBvKlF^NMds2MWGkH?l?EEG
z-tb6FDLN5(nzemwG65lzP`QxQqY)4a7H$h7eHZe0fP9VZJvf#I-uDpp+5|$F$F|;y
z*#wIC%ulxV&~lS^loEr7C2baJfXg15MRp1CV{6?DYJd?})#-Djkj9C&_^IWfeZ7S}
zZ_g%&dVXGn)*2=-MFi?5(X%Lt=Lqy?GF6(ycWeGlv9j$pJ9ZAIFdO9Ha%zKD|H2G6
zJr$Z4mN!Gc>M$@9*30p~vhOO`7c=Y0ZolbOsi^3$Mb=uay*fFutrMBw4f3e8{CYMg
z<l^B@`%Ye2XF^8`E7;c2`;A71LC*YS?Z-%D<;UF<hrz^866qsq;7O+uJax_Y4vRrc
z0_|qR()2i%&zocew@siP7mr+NDFS+vog}E1@R!#hRnBoY2bY|;dcvU2&*IW#ip!ui
z9xsb6aeyAwC>}|;YYQU*rcG1H)WE>;bnw>10(xPo#2&U))x<hQj7!j+m1Y+^*Y90y
z4#S<6bhM`lCqVv4Egw5I2SC|mP=A~vXnc}G%$aNoQ)(P)7D^PF9L1OcJ4Y40CIT8k
z=++G=uAUv3&*1spKIgn0X1VthW{QRtL|gwWeDHeUb&0W*`=pXuWR0BR%5;hGoZHJl
z&c-V1oct1~|M0%8^v%eP9gG)Xm?0Ah3fPv|;t|zoJWy)haz9wPMMifS)#1+jJIt;I
zIpeF)n=~+{wi)SsSwnATC|Ikt5pYlm)?R>Cag4f_4#|d%s|Rd#MU3ydEYOBY3Mm7m
zz41NF&A{Sw8J*Qyj;rb0WD|#}-@E|GYQb@M{aWb4xfbSKnCktNWp&jUsYe0O6a1?V
zn{4B{luJEVPx0OWMC~@&_sYKQw%;-@xC`xKdz%AgWH5tjmf1Y1{fXD<g=$m8-1l>E
zWSnud<9~kjnT=<<WQ`mwxy>L9qMVpIBr36VJF&Gj@;A(W=b+^q^KIbY3T&0QW%gxp
z&|!a9vV?6IY&rO{OnyEsFH=YDbrs9se0omz_J3ZxRsG`Y8QbD};1LcITqAl42*8#Q
z`m+ZX4K^7s3?Jcw0Nk6DFu*mRIH`v~PzY7s9$X=3)P<t3FhYHbFdl35L1%7-xmE0o
zxAPy`bL-Q~H@6Ll2%1$~+UXWYua5^p3-}1#g}LL@;3#tQ5#w2y9?Dh`oM6dG?;S8f
zjR*v2%5OkJBryO2!hn%dxoohngwRWnAWU+S^(evLstz)BdHYFe^R?EuVn&82KNj4p
z7gkCT?%plj0yE%(#*Ny@O2#^RBX@W2i?SJ)I%WK0gJTS*mbZ_JzpG)RR)`pndNDJc
zP1^5-ws)w-hp66baSAY9Uf>Uv#?K;neq!ZY#HB`@n(NKFtNZNzuA%X!o~}b-A&!4^
zYcjY)MrUHBa)Wx1M}DF0J!)B~=XqlHh(FKvYf3=ZoD~8f77Hfnm#_QGl6cDanY32s
zjN-NbK`u?F@miF9;1$_E*;a+-&19GarlN0Fs)u1d0M2|s_H#p|w=v~K8zy=$j%y*1
zQe}7_QPL3kue>`8^vJOQEq_#eaT?wG5N3#3y-dLA_?8o<!A+DSoD>sCXosi20k-!Y
z%%TXYI>7QD#{;bXWM&uw!ni@zGQDY<Zmh?usMoUa_t#Y`)ly&inqEi`XHyRuj0oqC
z5tTN>MHEQ2+S+Z*kgmdM@kY4(?L&>^i8`L>S`Szla5+h1?dC6OGrnh74qDOoE8=cT
zGmYUj^fDLl>lM?aw4uH(_#V6u=1$r=Dy~x$AFS2nW*2F&!P#hX<rW#~8egW}&PmX3
zv&xPK%iAsfx@Hse{~{vxJjsTSmHhT=24uQKIxf+XE^Vhqh|UR7ce~Vd+OrQf`!<g#
z>6!Jey-*Zf2}r&&?1;Qv&}_}obDI|P{GG)J6?4eh@M(~UftJR+XyC3U1jrt{U>R+&
z@IgIFG8{1qm_A}QEwK;N>!9MsxbhDE;Xg+Kr1D-)SVt(!)e8_0<^o-9V@Y}Ju(;wM
zUcT{nD%b4xal79(Pnv<>Lmj1?Gp&2)dpY<$9O_0A55~<Rrrgk!)G)f1Umne0npMeQ
z|J7q2Ho9Ot2SP(ybL0Sv$f3-2-wX}0Th7dlnGW}jSKcYxweU~%#eKZ+?MD%PsEaT;
zi)6HlE-u!#+C1G%UeL%l&<07j*c^o}feN~(M5CcDrkEwSw`qgAP40RH(GS!V7L8t;
z)Yvv_K6C55Q2@jPV=K?E1`1aU(GS))2WnCh3rI1tAG)4m{Wa$<3?JZH2RNS1HM8oA
z?ddiU7IL+)`7OQ0`_%jX`lTO{_Vb?2q)Bq&fE4Au7q=Cw%O&)-LP~Xo5_sn>rGL)d
zsBn@)oKBdXwONv4?9{u!`$3rAL1o^^D8ew7EGwt1yEW?!nP0x<U`}L_vA@|UJ92B$
zPhiB1Bt`JTWM+<gn4pS-9Gp0J!o6Rx*IvWjXmTM#O5ma{_w~XBH6ge7PvZtT_p2EX
zbgQi{s_w+A>_6=&YnLNnBScgYI}C3)O0$CYh{v$B4y+q$VHXpXoY0=6cHM35v;3H#
zu3k(Uz<=s_@3NI-tPi&i=hTXvnKEja7yrAeXDKGel@W$pQ+;S&kx)ctz>#Gi7bUn=
zjiL{JUu2#cqHj8A(6#-e24$;Y_uHM<R%b%Z&U>g2E!Us%Ezl))aQ^$RylO{5hn-l<
z>%Rv^6_hTqNlc^q(}Op<2|1=~m1mXhtz%!YQ^#6ZVT;@1%`M9Bn-6iEwjZ=H$oOXE
z;1MvDbbgpV=5{fmiypp33a5jT4(tuIghmf`RKy-f2;kV8!*zE_JP_i5Mp<OoJ3#Lb
zrE+n^Lc~)npz@%=sS#)nSQrYoZ$W6_py`N)^isQCSqDcExM8yO*r=STNU0h<D@{b5
zt{03m7~1js+UrZ%XtCXXWB=Rk&a8#;()nH&&Nz;{T{!M)JO!5XJ>nuI#_l1meG51X
zfnl#_U>Y^O3C-Yyj?)1!12ld3iX63WqSu}~XhGn|@NU#su_hFGhsZPw@u#I~IwHy<
zru0xLIO8j0XoD!o92WwN345tw_O&+q#gpEwfFa1>{k9$_^_tt|YuhdbDUw=f{qDE=
z=NsWETC<41mpQuukSe}z1IpyPk!4z>3aS0(Ma)RVt)FGJ&+sg?<3KV=d{b9Wcdlx~
zD5|`8k?TtfMGC_>r*-Xt1B%1}b5Q}TH&p}VvXQw1ul)=V`$Om|v-}dlYA>DhF|u<`
zHo~leGZI@ksM>fM+aw>D099d!o?H!aNYT>GG!;_2MR4RACG-b*a7)-7R5@|2AGq>@
zk8tJ9S`YSYd&mDrgr^HOzX={rSzcf&mPk;&s~huTMD%7^kL}%~Cn+e$Nr_)Mgmfjy
z4F#V58+NdlK}ojMU4ib}D;LWOUJN+&X2xr9t`_iN`7-^v4uFT;55Ck>&W;)naiXtY
z+8hQNY8%?z+S&hHfmA}upKHSb&bUIr67kqlwE1`>%IiXL>R43Wd;!(ba|0=1um!*F
z3W)Q50$Lrt|5(m)jz|~{9k{iDlCh4KCG1|8(>rWiC%)N`Hp_0wD6N?a^wMDRI}-@6
z;Okk9E*T_cO(HDCux6sMl%xvMWjx=!s4jJ%1w1*)aX0YW-Svl43d7S>X<-noGi99J
zQ$2E*;e>LKd*jfXr=G7s8t!~|jF+chxiQQxJZE%MdXoyS0;u1tRbHxIDbeRY&nBdD
zf(Q5c(u|Lve!<^EG6cKqd};Y)pyw2)s0rDgyDi2CoQup@Laja;JCYW+O!Ef`Eyi;5
zKQ++QBx1|C$t93T*61POeJ>+e+|R7`a{`A>^05pjyX;)Q+^%8iz_aVXa*ZokagUN2
zzk2aJPM2HWP3A<jaLOmxGXC*6F12&z)L^_9wRV$pcqPrAW|Je0gd93m{42R(UGSoq
zZLM2tNPPz#-cn=>WS1<EM~-sh1Q)+l5~i$^BEKe`!0b_UR@{96PTYa^JTY4C>@rg8
z2Z=Jt)Im^Z=ydFcjvQ&;Hg}%m;i8gDBIcng4}7cKy0isOB!22}Z=w+!`(f|Jf%S6}
ztAslk)6`YgSUXDV8=D>-2am;$DvR9+gDCtg=o)tHojo$+H=vgtXdK<yX;z*Ff`oe^
zfa=gs7HEoAxWTDrQc`(&`ud2!x9^>gHky+h|FwbT*`Bh-r{2pNURt7%`g^MjGI^x%
zHAkR8dqa|E{Ek-AdyghL)lR>6Bi$dzqWV0xH*5fq2E@+Ycf}I44j%UxJx{B=qHg>_
z|9GOkza)>T=(9#@IxB7JK?Ehv2`f3s!9K5Ki#ojvVcClg7!0{c@;CgY+9Y+XFhdve
zHZ1oh%&NH26-}wA)bO8DGr6#*Dfd}ke>qLQn}L6{f|sY(YTN3UZh4#Z#azpO$`>vh
zsHfJi6WxaWvW3!3Px-yf!p<NNYarGj>FMR+-1=nPp~uuj=W(sY@I9$`c!1tg2|kg*
zT+?X$Q&;01^PlR(aZNZ6aWqhwy<V64+rTK`Ro>CAEjrODC4ja_cNB1WU45WK{)vmF
z)|_i^!Zi<>OWyQp1vE^O@v?U2*?Sh{gJZV1G&!+KbItW8Z=7L2aQYq0H)dz-%Tem+
zX$<uB$_dK1xA$7fn_xaC%W@Wo+BH36&M5t1_n+y@^AK103Wdi?7cP%x%>6RfOhat*
zy7z^x#Oe;KN*#@je@A9Fd5vnw{A<?XL4;p|x~Xr;ffBjE|A?Hu<KSd)ckdWZ>K=Yu
zHAposVW5}Fqv@7L_zUuaiMs)FSg2~*k-8hrjLPCk9uxk!!C=&5D)dYI;s&)$_vpoN
zP@U;J?c;R96ni_rG~Nr|Cj@i3QO7x6&SQv=uCN>8RLkp7$^L@pJ+pr)S*#~q&?yvr
zH7LsF)s;2roeuYj2NNGaQxLaG!{-AeCii_R#=%RQu@wJlugREt?FDJe{b0ZI2W|(s
z5Mj3|F1O0o6EKdJj)u_e@XWsgRmlntRgBG+{we!W!Y-xL3XehRNmL~N<o-PNJbh5p
z@@;Lq&&HUbpsk>wP<07xqB-0)t#!7SXgz0h#NEJ5$==7*^GVXB`P4b>z+J2OZ6;#&
znm^QuzB4@$xCcTy#3}TzONP(`Y_Uufo6DEAOl0Z#WokhAja>q)W-+oKniYI|48D~Y
zKg1|sT?VwC0MpO?wrDz|S85t`ukZXnes|g4>{W!Gc_$T8i}o-A!g%on=RjJ^r7i^z
zjc;CoieI06iw+^)ZA(-7HmdO;PKbn~VV&~gHeAtS#}H3Pi6&il?_t1sx~QIrpj3Dk
zxHVA~xf6{uXupd5xa>wL!{LZ2K8icYz5fxFp2izt68e%Q&|`s)dQwov%(oxMvy3Mi
zr7%k_z!XlIUMLei6O_ptX18ZRliiGb)NOoKuqy1;>7Fu~q;A|jf5CceVU(knd#ihb
zzC1&}wAyKJPc6^UaxAdc@{){3y{N7zJSRx`C`Ui-J6+sF&fd4c51_GT*rhH_S$cD`
zdby4ZU#9qZ){Fylgsd?_XLP;Yz|Svyb=oytVP;{P_n-CV;u;ehS%IpJ<LdrQ&%tdB
zfzlGUI&__#(tN0W^0)B8s5e8po0R?W2~0!b-?&oT_nLgJ)v>n!oD{w4j>YIsT8+RY
zd1R?`VSC&uCbLQr^fym$h;Gvf^bafTABzFfc<&a+(~wPvSs8EUQ_tV@$4v<MoACQM
zPM+<;QgI6Vw#XzlXJW3tT{d;S2eyLKLymqp6HB>C8uOf@I0PA3G$;LQx`Aj(3a7j}
zB|k??!px<i=4lx+EHpwjK(ok{Nap?Ow-F{b3c0@((;D#UCR2wDt_(+}(&98-K`RYm
z*EHQxu|n?M@9#nvf52OI+r^SF{8o_+LV?|ey3?!oBOO8tF1{;&ym@q=qgs24ucr$M
zppLzNZDPs;W@J4%Bxi!(Y`s}_FDdwP$$YUri%BUZsM2QMa&}pb*z*Gs2_^QNFoo2h
z3>y@SpIZ%Nl&^QH4hIT%$h_PGFJ8d4>Ty$P#Oi4eRqZ~rcU+%?+rjm~a<r-%yGatD
zZ>?wgKcc7)!&zAyJo8@hDXK?{)BjfVKRNU`Xh14P?=|s!YW25OeekU}W}wCQJNGY)
zHopFP@ozY$<zxX62lu`g_lVC0As^vFA>pw*R6u!J$(?AwS=;6fl^PS%5In25kuv&B
zX>~AJ7A+Fa!j!lg3k`eJ5I3LbB%;*F1}cdkGB&o>pDnKv)UYENo8Wg`nBW(fi82Yw
ztHmER+5Ww$UEX+$?b}1P8gv;054g=G>goNza)AG3{{r~~i4(9xh>i?$K6G_De^`k6
z7<fN1Jv#UG-073d`h)5HUw1?E+t9tXtmV&%lywM&3%!iJ-g-A-y-6}bzdD*ayrY^r
zL1pHn$yQz$q=P1rGFh!1F|TOzRKkG$&SSzf*_b6~NrC4}`Vzexlep(f_qTS&4mIUI
zI^3q|q1`QA=XM%#9I+9$tZ1>UY0u+zTSB4aZeeu9{SI6<mb9PnxW(D<7@;Xwx2Hk2
za2@b?Q6cHa{dcbzUa#p^Ym<%9%DWSym3UFMtbIM4GkE#0%NiB?p=PD#EiJ#Q-&MxZ
zbtMu#*B5-KQ|4f&!<;|rpo0&%jY1T);r7_lw05N{qA$Ln{8Z<)hiB#skq=6Mug2b|
z-@(WgZ1Q>=zUJI;IrqDj7#I~4K9bfyT{FmhO6}0lnv^d$)=Y*JD~iq(krr%Pmzzgg
zBXq|Y%;eqt;p8mNfjkGp`M2|Q$91Q+p(>Fx^!GnZ(KT6IL(cKNKh9-TByJm3C@i6;
zsNoXyAt?`sAV$A-rAyYg_@md~FdyD|556~&Tw3l88>=T2qtflk%Ef5?&G;Ai3ZC>2
zi)nJqoL}&gQ|jOuWYPm9o=ZjGCTO!B-mhAd@a?z9jrfww`ISpz2<R+a_+M>!&)av7
z-e346KMZd@r11SAO<*U?dOi5jAWqdLo6u0J!b$Sk*Ul(0+20`1(eMzO*wHN%Adwa&
zZ&JChKU-x~7t+kIQ>?t!P+Df-lesB8{m;tn5V@9mqk8k;;0%nX%^K4b3xLxfv>1{7
z*76o%kc}_-6|yMVqPj8}f^6}TNc7zY-vw4k6|<54DH{3vnlMMdqHjKfZaERC{j(jN
z;m~)Xk8e&9@QT9!L)d#o!~MQ-yAnwdLWo`yy-V~ih#o}mCLwzCHW(%$dW)Wj5>ZAU
zZ4hMi-lF$1qeY+5G8lgE_rKOY*!w-%hmNep%zEzUem<Y;dbR8T37i=3vc!GU_J__0
z(n!hJ3>g&j*TlOYT^i19{W-xxk0q+`E5{QbfaVwU6%;hL?EC-ie*NEFu>aT3L<Qr;
z)U(&H-K)SGJ{_mO{}DVrU#e=lWQ$jNSPa6M(cW4!*?TfT4Ac^tVp77maU*Y2b)Ksf
zkPLF>_T<pQKPs)4k@y0nI+JTPQmJQ4sH3_9FD>WQ7r)HOQdy+<2)7-^Wark}Nw$PA
z`)+meu^ajE-U9>5cVFSEHVhiPKYdF0G(bR3t_E4Uws*N;gdJRBlco&n5$*L^9g3VT
zLe+oTp4^|}aiIEHS4+Gmsaic1@kK3UL6-zwGyhsbibfXa>i2W|kcMw6!N}ui*0ZF-
zW?TuN>;W%*CkZ*u)4A%Yt=^xDZf1&?w1;gL7fPTENJd=jwG7)rS|^fbwoMroDu*Wj
zUV^(F?vbU!^VA{dc4pxvP2al~PjTp@v6XCM$w9XZ$7$`wg1~EuLH@$i&Z9{SOEK|4
zuJpGZ9IwpGRvHGVB;I#+i&7Q6^-*`5Knl4asew&qGQyogE%uy6R6s%2eCNA~@q>%K
zvDIzxMmDt&d%t{Y!E2TuAA~Yw*4@STeW~OrEd;eeq})Fb-gwB11-<vtVo>N0Tg%nw
zjxzbWO}%AlQm)tb>sWdy$BB-&-Eq=1{`dKBd`oERNb%QoFTLl9(kcneY#a$&B#Y3t
z-^W6kL&L=@Yu=c-9!C97iu^dI-j>6nz(wIKiRIv#glyB?YNlK%gUMsTttcTelO@>l
za#5gF<>s#k0#@l!`@TWXtX84UN-=8>!?=O(Q7Im93#PfCwxTWnctB)+{7vSr6>dNa
z3>>rxxO*1NcZp9p3d{epJl||guoiEkkmy+xlQ*p&m`BtG<*0M0O&8@PPN3co#On2M
za1z{MU?J{hk<x35utZFGI5gBnU7@M7{c@~Z7`W6QVrx2IwtoAr#2ME{FhU_;cO^FB
zypdC0j)fgOqcIfD5?pj2k_tO@-7{-h8=2W~z0oV7_~((9?mF0P`7_;8i_gLt{xdKb
zpWM{Go*!uGkbfwIDL*l9%Zfl}bzc%L3dmDgS%RyF+y=SsBp{tNrCv(Xyywy(I#Gk#
z*)reMg|Y30(Y9mLz(gA?(cvHb1dbn5Fu1Zkf~dNnhF2s9>NqolKQ|6DpMVA%1&HT>
zN8?wvx=``_I<~HHg1_}R(%wA!)<!J%FR5P7$P3!+7Fnhg?t%>#VG{SuRoW$w*M{=a
z8HCU62i^$$qgaoMN4rz3tNrV;30arwTVn*dA{liksGM14r|p_By6aOOwr+_c-Ps9G
zy1Bp69LVot`2^&<=vQBjVQ&PwgG_DAKKsNvKF?&YV%7zpyy>0#IZN9pp<RjI<00Z=
zD%z3mmE-=WL_A&(H0*jAa(pfUtyCjxgl|Q3u5+83AhW&t_cy883B^vrnnQX5uR=e;
z@K6j-oL?xQF@cC}j1w*33VSnINhch!$)6D{lp=^+)2@v-bqj*nuc@=(Lx)cu#SRH8
z_nX$X>*8+TLtXQ6+(!tk7<#Tph)xAd(d{l`h4G9LIal!Pp_GdI{O<xO(F*jg5=&fx
zd6xL>%GZt2^m}m1$Oky5Ut{)y<8`UVv3dr^$`<PwiOm)v#Y<y}I@^gr|D!*G$N~MX
zySBygGh79Vbaqw{ukY}V>-ML(l~r_8{RHd;W)MQ1MfX5yl?w9jC5A5Ek1Z-tcCM$D
zNi&QWd}=xk6hm-_D-KChRx|XMme!))$TiK{xFx+t!cX^z3ki%yYrZ`oBK+1*{1^Sq
zw3?B!!_F0WJ29!N(5}m1;LKq3=TT|-yy$NU8MVB2piek`-tREZq+QK21+(?(f43oP
z?4Tt*nJa8r8+b7lDSMW)o(&si;uC^q=rch(6#!<?)ona#MF-9Ly=>3+X~Q(U;fABT
zg)RxAA9#~hG!9#I4W#1!hWeI>XpyXNA{^v*H1Ohx_Z$&80>nThwYUgOlQxd2a2#Vg
z+ih8kWr;*&%w+X22|-`awsF0C7gA*n;+l(o_Z=uV=av+^l~<azdI-C72F*A%P(8e|
zM{j@IU`k%3L**!v&%VP{VQ}79sqtA4Kk>PzCloPAX81fl)~PX^uO!7TmorEQJ(KaK
zLW~c~gJMfSvf@Ru(E5>Zgg!I=O*C4qJqE8<)$iD7#`q1}ADxEMT}jF>S-30%;<&*Q
zHwj2{C&$~7)2%NlDR~-MUR&B=eu?K_Wx*qTSwcm7WBf(sW9jyaK|WKFg{+QyzZ7d5
zD+*<Lb{fj<y&w0WcfyCu)%CL$y7aOORVs6s=@cw;rc&cB0&dS|^0!RJ@lSkJCh-iY
zHP%r;gkrkWy(+-CkMnPUl7ah8ej`1}6*etXd)>(6FTPOeFxW>xyo-(|IJs5D9gw3p
z$^Q}9-x#6HdLGpMInO5=#qyX>!ngi7;QBG+Xr<_CuBpR|#?o5`x@?;a#PmK>UsEJc
z_U0=y;*{;*BltU5=x4vRL@4Rh>)#+UJPk%6G3z73{72rA)%WpOF`S{U`q8M3{&$JQ
z*?6>tvdX;F2-{ov8!UhhgvLU6u3!GGfoNkj;*d|5lu=g0?VlNc-xSd<>Lq#$KJVOk
zBxTfC)5O~{rM5Y0ALQ?2>L!Z)d0FnZ(&M#5;^4Ov3smniux|=LlxngWt~{*fdWoeW
zXUiG<UouQ&zidH<WD9q^7LK26o4BB`Cf<HtCq3`}ntCTnODjU1Oor;-l&6;)WtX7z
zw63f5M%PX%Hq7u;vZp3kW?)Zgfwk`lyQ5DJu2-9|n`nEoeoVRM0$s}EY|)W(Ua$Mb
zZl!s2Onx~(a53>9fSc>iYhdi}ym!vksuPQp`rGoEQaeo{0ZB7`Xy5#>qv(l3+sQCB
zRb<a7{b@j!=Dg&4_#(y96V+MaTXHL?y%k8Yz-=R+*w(5sm+WMvTafO^aGR^iG+Xl1
z(BKY%{7;%#nv=O6eF9uON~D8=6gQ<Zcgxux(`JAD93Ozh#aFt9@nC5S{1t2MG2^;e
zk?3Pvxr%yE)b$~cWgJ?FKZLik`dysMVUzAtL3wKm;w^?=W>%-ssBSy#x5!}1u2QXu
z^s*4X-WKhE&zw1My0D;-3g7vDtfX7IS?|_Facu9q=U*R6tnwQrxc1R7Z%7=<h{*Jr
z2I~6suC!LLJ=tf&s6rX{!-Qw#4SwRSFzV44hk82(h(DD;y-#9Ne30|YC~L0W)J-{7
z9CxeZM>VK0q!Qbr#o{xL>jz%CJ+P-Z6TBOiXG1^yY(=cgw1PT+L6#_H6U2Vx2Bzup
zb~zOJE;KB>v8mnT|CZ+E4atmf!wTn;>soz4F;>bN=L7?TI#&5{qakG=@RSiFYkdJ8
zNJ~~&=-3N4CzflWb;j@aV(G!{8k5}?`Y@}$v?UVTduh|R{Nu%86IY-^E2ZdX0P`46
zSpXJ5QRgu^7hp{RA@e>XHw?Xh6L8wy*ndE^r`hOhRlKBpFW)75#XePrvnd9yt55C)
z0s*k#U(XHGGPx#fhl+{#u|=h_hCo+2Lni0PuhdPeUHeoZHi9hVH7J0%mSobHq?b=s
zXOI|Ql>bcJQ(?|5y$s6vK6|t+bzlPgHDFj+hY(eF*M+S-&bRFE32wMsQFQkFdpp^_
zS)Neh8H<X*rT7}TYu$G_D;=GSC}~I0MNjbfm>vQAZzE~AmQW6)r*s|CPslda&I5yH
z-;#mA$`BG%1)OkM9!V7{y5h&+lxCc2Z}-jQlykPee2~4(BWZ4AitZlm(}(}uSPW(E
zusiV7(94_=m9plX&Y$h<)RXCI@;dlUyR4rqX8c7J67y;s?9}JFaIa{m*7>+25UC2w
zt)wdFVivX~Qlc=GYHp)4zAjPYjp2vSbARVN-8@LuN5Zt7<e#)}3w)&WCfF!tY3ATb
z4n9dvXr~cZipV2w#WuD(RJu--6c;!%>P4Wg2}|8pp8@R1^Y0=QIH>YO<>wflX$fG{
zjcE8N*H7)JDp<$KdxWgLw`#XDvU#WPL8$kbBA`dA0_XR`KiA+rF#fPe{dj++`=GzK
z&oNF(;`&dVFB+SgT0Gj<lOMa>a!fi{=`366Q~sVpSrn#iz2{s{iAb_I=W~?i`lkJ+
z<Hjz#XGnguFIlSHLvt)x{i=&96%d#widk&X+QbLF=W7eBsW>+u?9Mcq2G#3->tY<%
z88b*$KlI&9<hba=fckWP-LeAvfZsUSdNS^{ME(;zD*~&Z&?X9i9M6v99=p)lU3Z$L
zss@Son>Ls-e0vtE=)x#{c(kfveI<hD{l;~Z{o(e`>b?PDroGz@N~jOFeAz`9<W|z}
zPWvPC<nYUq&@`WbD(@Osv-5yqUmNhdlxnsCgCz|(#C8V22U0MDTebcu3fbUY)4I*B
zD5B5yAL;i8&R?4xj&6OE^6uoG{*ORCAqId2jxR|CXx}~j!a@0|CdWHTt8@Q9g4tb=
zeh)n!Mq)&v5moyTY+{)wT9@F~ENF6{*C0DnI77B=IfJ_-b!$f9{R+}88WV)%&kbJI
zRUxJRJKZ&rZbQ9F+fc|~>qcQ%CH|{y%G*O*Ypvuzf^T^OIQwf)AZJG=p-=9De2U{L
z0B86eKLV@1L{4sE1wCPZWna_LX3xbI%sT!l&ez8(!W~2w{92vQmRj{GNU8ztcT4lr
zN5}WW##nhhaZdYejJshZn17!Y@9#1m6}qe+lk8<9Tir_`s=qD#bSZkIEb|aWyS{5`
zg<zi@vldYstEy?_v$-RWTgSSlW@y`y5I5&1X*(uIQAOJq`5%()r;@}H%EWgq27{I(
zhc4fZ_1&wW>Uc}_qF+UZrWX|N%Q(%YB3_d&Q(;`W2jIVrjjG7C_DW`B2YVZ~==gjZ
za+8LbUt~_e8LJ!lD*!*EiR?_FEF^s!cHiONR7+fN>Co^usrH^VVs}K9S?_-Yh|$WH
z#Dm5wqJEm%3FJbcM3+mj8-x(|qLi!Zv*Ez7{d<4X;r-3<JJj5Jdq?~4@`7xTASGh_
zv#Q$xB_bp*ZfL4k@i`8L_WTSb!}Fmmlu&jM^~s|)EkN<TYZ{=)s^u=OPv_E@6_~bX
znewZxJ#$g#8=6W#P(Gzk^5#3X^}?|Q`#MYp3+mRV0cUmDienp--#MVGo@irV-!fyO
zla{m^<8>O+dOY1r_M|SPCct4YiX<z3B7pZg$xPbG7uVvxJj3~SkP`h^79_!5o*V{v
zjFdr%L_?X*lOtGZrrHFm+_Yd|eWON<KM=3HW!}H)k46kL=?uFm*cvl>Ms7~aH-7Rs
zIOh_5J!Et!`c>YaWcyOh0iwtsY3;$9VUEK38GBjR{P?-WU<$KEJlNi~Wlk)U5CCn|
zYwzE;WiWM7Vg4FNv-`GUx(G|}S`988Gg&_5ohVb!2vIh6bq(0k<E!7Nh+M0aij?O8
z=#NpeVH}eO5GQmy0a#Duk;eZL3o47-2-y{W-Kq-Eo{#nNilxn-ka#0@O<`)Wd$a!u
zJd<B!sl9`hepboJhNE*X8z6jyY_vaek#*?H2Ux8lnwYAKss|M%)xRoSgB24ib)5<;
z>C7xcCsm8}ggK|*C0<k}Xs}^H7ge}=lxKAQ<6B|8JVqnjU+E5*ssAefliy{Vav(Zt
z24bd|;cZ`Hy%+G<xg~Vjbn%1ibW3FVTocg&miwExT+7d#kgUEH)xKLffXT!J+#+6G
zA<NLZMxBb!u!^zk?piwF=<dh8Hx=-|NX9wgpU*kQMHVbqgYcQHQLAo#;No<eQ?Gfz
z0Vpymny@C;YiJ()t=Q75=#;cll08?#VzNRnC#U8j(V4f5w@eb{f6SW1!H{C_Gcv_H
zTr<PU&S1lzRz}u-gZ{j8V4`hQM%>lvQ!H@uOFZNJ&t>$5+b<iDi;uJTC)Gg9$5KB5
zLUS#L6Y0vDUFDkInDrZ05L1~$42MdxJ=iy0RL^pN|IOoT%2s;3?0R~cm1?t!sGMB{
zH(oP?a`V`5x*{KWFvopLI8(;-i}uIJ=MWA=bXPEK)5a-^?encTW~UcUwtEb$7Gv4S
z&vQ-sYTZ$f$U|L055Re(QJAAFG%3@4*++={i(vih`xrEc4HvP&lXS~&i<9bOqrelE
z;^?{=@8`v1?;LQ=3d@@nS?}p6!hkFN9G$FsLbh?XpVV`mfVa~K>FwWf#4E*txGjhb
zwq64R?;ejra$>NU)#7zfd>Acuwf$PnRq4r}zb(Ku;+<P4TG!geOe!|WJ7nXA5%`34
z^PzOrUli`1?Dx8_Cs-^!zgiXsmu*|5!UTnY#^x4vE!ZhJceCsdTy}c5Xc~5~Ka_R!
zW6vbsJI<fEXl-O}kl%P1!#vSvoJ3pgVniBi{!puPsEXJi!>YG0yG+gaW^;z$M{D%N
zr*91g4|&gFd>KVYL=OI|fv-O&+?~rqFq>t*OrX0Q+`A<DH1+Q-dC<Sz^V38g^muoo
z-MH~|10aQFC2gNNbAuw>=o)P~CaMqpS{?Qk3&hPlX>t?@vI8^+rI+<-{s7VQTY9X+
zw`qtFTK7p$0101|&Tk5X+8Ots-;@<~M(xE1nSZ?h?8D^w)IJ*@hNPg=ozAsZ<flwH
z<QvP-?3GbM@Z8JXM>p>Ox+Z6%izqEq$>X7rP5o?`z(18<G;MP5^XSm6A!Sci&RpH%
zXXKrXe*;5B49tneo6pQfyxJU^9uu%;tXj~2qmJD9$VAV1HuiFiLPh%Kg{}Wj8xrkO
zj#5Kn2Ih^YchZ*f7T^Ymj|Z=8NuPeeC>y2ZBrV)~n{dr|QV!AEtqQ)}ckrLwDIgK@
zbSg&Jh#xvFY5ckM@-M5bR9bI0ZE9+&SzKCN>h$%S(oE_0BvYzOKN*&<-ZGU&eR@49
z_P8`|%<B$(GM^0EsS9;vV}td#&a}<g<2*5veUtm<xacyMFN46RlTIhFRHN8xH;lns
zY&^7dZO@Yhnc||*AnH1i7U)>FbcYXLkLyOo;sL$O{Z1@hWF;-{IS{#!GXvb~LY+PA
z|Ez8j5xSy_S~+(Op9%gQ>$pq(f{@c`^SimC$X`%BEC$fRd=~<~X;q5Pfit{;COXCw
zqDr3iw7wOAu%WkF9QJEm5-yC}(Mk#tQm(erjn{5#&V8?SFK%sNzWV+Eu3re{vTc-8
zE3HU{Djw8l(0Oz&SYD-lE+#nXT8#j}CR|#j?LH>P=XLtHe~<cQ+DW#pb#(5~kO>RK
z)(?hgq4@1+1ztqT8gy>`xp3$Asgk+Y3lbPqS+w0bN<IL_lKUn&nrltGZavO8n=bB_
z$?f);3WS0u0X>DT#rnpw*ws(LYTKGMk3Be40GeK-T$E`zpY7YnIQ>sZ`P=C$;aaS|
z#&<OAV2YX%)JMTG@7w|fF#U9HvYv^8XU*p?1%=paC*OvE&z!5WUldb8#sva=^xTFd
z^dnXka2eMDVFRE?5I#)YPIo3-ZGVI!8?b?Sf)Bd+0u*QV>K9x9EM?g^Y>(9ao@~zJ
z)m{Z;HWm=EX3b@dBb0(iPe6w$r65;mQ{;AJF;D@r$7Xsy+GmU^wg=Mit4!_JkGA%R
zVR;+<!HsDjnu1qbofvegH1tk0?+MoqFmdLy5q3a$Vn^NH)+KN=Mw0bMbL60(&+ko(
z@x5gwrL?7Hkv$i9r;s+{++uQQSY*t>HBvPc+`KA}c9k(<_Haq)wd3EqydEk=KNojh
zH<j84Lli9kcftwkBP>GoU38XVe7Yq+FRR!7I`uzN)la@Cn}fV;XFC^JXzhCrd4^Lc
z!NL2&m?wa~ZSo`VDwKZTti?0hZ<I$1E779+j{JKFpXZ^bt-k2w-|>J<tjf_^BB)U}
zD%xqieW7dkC2~fBds0#Cb|P3KrcJkU*?id+H*Pf*#^tPPf_)jS8%6p^QpiI~cbd_?
zERX3v^qEI>BU5bqkF~{(3kA%0KSeZv!mj!s_V)gG@7jImJnC7IHUV_zv|p8650YU@
z{6dP2!ZG`iUjH@Sb}nk-_<iz7_{Hj~WLWuHY&*uF3`uQ`m%WJ>2_whLx8f{Nu_B86
z5<pDGQ|S0d%LK%TEw+t^F7`*N&ZSf48PrWxCfYDAs0#khd8ZM|mrkM4EgwKg6F;!~
zc2?5gMTh2NZ<jfQMqZJ&gpg~bP*+}!Pu`Y2k4t8{t30(#opL);(S#@r^tk5hvLusi
zRb1vH6@;L$5~+xLd>O!=W6It-a(}ni`_6fseEM0;g%`}y$2$i;0=1l2N<E^HA@43B
zklC24mfm4eMEr7R&@HMaKYHNxT-N`}$9vuhE?W7pPB!a-DXaHO*p?{|k#wh>Z-)&1
zVRkD^OSn&`^1Yms1&-#O93O&y1p@d+o7r_A`vtVUB5V$bM(Xe3#gb>7otJYN!?Z$D
zc0Kn85R~raUtj*#Qx^J!f4W1M=Ns<zV%O{)litCD%TJ_9#LVmKJ9*IscyAMSmeZ6^
z$!~}ipqa!2<G?a&BFisHrB9N0U4Yl@Df9bvDO>GLzs*^tz^z@_`R<Z>>wg45*hbtD
zAR<2pn{@{t$9Ysr=o+#RX(4BX{SGPgnr9@w&wqHEx~*d)rH8N(hI?!pzw>mz+m@<1
zZ!#!x!gFwX?E@CL$ixDNbQ|5e{$0E(5P@4wDcGYx-#B$MCVejvngv!VBucq3H$H!A
z&mZHYI9DrosYA5Xj7Q!!{Tqogku#}&k;mZSu680oACZh&&AwVoYVai5r$auOVsDT-
zv2lwh%6e<qX)F0#a!R|&aX?mLvg1#*$|Zb^?NczK2?#*icg)_>wd3l`Y{Mr0E#78e
zgHO@X-Bu#^7hSXGK7}#ky89Ga<{AWs>D}#;4Z}ml3~KUUX9yRyOr6Wcmw9q#{*enk
zCV&4cz`lFof`c+L7t)m>BiK^uHl4tyoxovQU!_g$z!W0v>BOJ$HfJ)KGh-3xBgEE^
z^b3ujFiWygm2REp*gEK$gSAcG8N%v{N@sITggqQHw7rTY3yysSEN&a*^WF^Jzfs-|
ze{sq>zn_+Dx#@X?N{~BB<ly1zE>-t=Df4tQ=OcO0IAH-?@}_hLn~~K)5oZ>5S2iEd
zCAmt2%<TB<-O#ewL-Xj=g_2kJDs>(>*6ocAZ-cAXa)iPjK#Xq+!-)TW!K+NPF`y|D
z>GDZGEOnXMGGQ`-qWHB&`!tewPu3s*1fU-kZ^C*m!e|j6xm(LevM9|5q0WZ%vD{C3
zyO+6)l)6lNRoZs@qS(b@gK8#k63beL^t?AS^q?!f#k2(mLk2pwIoEL;sT;f~p6JiF
zwQAF!_e}kOr;v=Fzus@r^R5<7z@&Nmbo2kz{B{xMd{baQU+f^<>@>Li{f_YS2da<n
zj1$R>se-@1V%%J%V=Rsb#|a55xLq?H8UT0P{-R}|g-2U7`}SMn_Z7=!%c36Qk=lXp
z5yApnN(-R=7jD4Y4ch{6H#Xo&6n2-FfvNhUwHUXGX0|lvwS18m($&Q#kdD-4_EG*<
zoL@Zc+%~13Y^a1y)`ZRJt}j4Q)_c&$ODGOo;fkRD)$Z_oD~3QPOfrH4C*AQrZcK#D
z!V-+O!rZHMx#}wxxc}*EHG>nmQ6IYgg95}~kiWyQ;(*^YoiEgly67f~^>GDn6F)Xm
zjfT}}Bz51{x<96Tz0|>^biLfJIH^iwsVl+B<Xz24oPX_;4Cz6iH$Kr4hknQYZfrl1
ze7Hi)wKB#DFKA=mXUj4rPyDvN1w^~%+K6%HUNig^H`ev8wDpp#DbPscp0u5%nR&-b
zFF5x<g8qCUAQ3G=K{tq{L*164;15AA^=oc{vQfGIE(NYqbENKt%SX)?tYatJduq}8
zzhbEzbHkOnw`nf1*RKFbZ|+3~cJ0CqO6D5KMhqx;j5eGOxqu;7&MLN2VhO~A)3H=~
zh-9%)qmr{;0c)UbTd`uMO*ILcvlpwRnCL9V%an-mus^~75qxZOM*}B-BF?jTxhVp2
z#|?v4N(g&ai%BZ8FLsqYftceQpoPwXruhqA0A3|q)<t%;UaZ%}`{tYdqoIblrYNba
z9Jc!o87}XPv4{$N8q+E>(}dCxK}n{Csj|<-mM0$cmDcZ3)MqdmW$`5!@Yf{qkzL~+
zpSQbHNsNz+%H|@WE-^jjNqOAGv_I2p=ADKm4@V98Jzu3<3HfipiScTHuwm4#<Cbf(
zO}{9Yw1;-bU;@t37R862Jksg8Cb#=`$CPrYbUC7l1|J8keKjlnuE*oo>Z>v<KD0#U
zAc<P&XpLx<rRk^!8%^Uh=RN(&w#;cb3Vj5wY;g7=g}{0Wu)g(B+}SnST_Zz`KlmH$
zfash!5*MJL0>gEtB<d^OWCL=2-5rlIF9IbS&7}GkUj#lg83`v#-j29^Xi{qK0?;zT
z?zjd=4w=s@qZCv}TQc;9oo^RpJ>`hTMAZq1N@*^gXxClV`Axcw(wCo|2ZhKckrzvu
z80FWO4T66uH&!>*1;qck(TMUs_da`OTlBP;%ToR<&3LbLu-6zilAiuPW71Q@@4IFD
za56RiE$$KOn9Am_7({3~Z$r1uO|CI%_p=~2)4HeM(2Vyzzw-M>HEDy30!PU>PS2Q1
zyaq7j5#YQ56{1A-Cws|UEQ4S}g+{hNqA3|Q7h_B)esCh6`q3eGeE9b_d*he)A#!Md
z9!DUr3*VEynd=!<ksDRtI@;2#vhLk!CH&gW{rc_cM=v@==>OKmDSyO)#S!qAe~Dyv
z2{uI##rVyi9miC?E4M1_5q=7d&U^NBnCT;S<Rks2x*V93r4oT{){)nJBy?QidT_C_
zdehXjoN|W9zL5B^g{fFUwCGPETW<Q#FVRFVqBXW`UgZC72>1FCu1=x!yyFZ$poHT~
zqr1tIS0+9!;sMN%hCe)(l@JBeCgTd^#0turZ?kW_ur$N`n#|z|4<5YaRS#t8II~X@
zeUTiD2LguS@heMe7y*;iP^30Ezw3}g^a}xFgR5r0w4ra32E?D};N)8N(1sIb;Mdqt
zl2-+D`sa59xfKFET!mZe+RpuR?QA$(S-3i%5%`Zlw5jEusMwJ0`ydXEEcXHG)|**7
zvB+*(4!QbN4aGGK3>}b#`KS7O>MbU+1YT`p2@daD>XFTgk%&Q0xkGeOiK<=yyfum}
z<pV^QHQYladVi0MjP9Uis5D=yU9L_Jn@q{8mfJouPZZwXM%`~=w<)Yly5_q3X4Qy4
zErooR6V*&WzS>1<wo3lPKGlf9|N611i6H@jY{tFkM%*$>9FM^=_(F-!cl!V-tJpL<
zUji--;~fq_U%3?@98LT)C)2f-O|%rf@b#OvPBnBD=9A-r8MifYxBS^?)8v#g7&=kt
z|JG<?%)d+RYAeBTdav9pB<L-_hup{R!2J7oD|ZaE|00b2wo8$_PI4|lYEhvN7FgUL
zQsNqr#pr(i^*2In_`|rTw{-aSJ<(3#!5@6=5$1-fGP;Kl`k_~@VS^6^=;se#+%pkE
z+(n+h>GjRI*~k`tMRy@4cR73Uk2W#HUC=z~`e2R(Nhrz-{+YR4m-VPQ%H^Y=GQCN+
zL9Zd$HAOEST{db{JaA0=eWLWJq5g7jFV`~Nu|h@HI3Z_h<y6S1Ndua{fAbL9DI4}2
zpbj)Z@zmEZam}kF5uKLyxCj3cyoykn<ob=AXt1Jqh?lO%jODtvWK6#q_7`uo{9vSg
zTA}HXs<M^D2|ozz_Wt2qJRr(n9+B3SIkrrZemWL>#sJ@9x+U?yeu;mE`;M(x_Y7|%
zM5SXC+fk!RXrZH~9~vL>9h##yI{!WI4Rk9lacEx=UcWyjjxF5TN+t!(v`0n2)0u@2
z%D8|@f`?xIgm{nxu9{%BXHHf@n6bs+AV|wjpY30hOew5U{4l9#_nIz9a`~P1lYfUI
z!B_c|R%~%2zRY9bmM4Y$=3oCr<X%=78godPp$zJCwbU%J|D=%7Q&0lcd$`Z46%VlB
zw{6?<y8+*bK22{X{bI`qr2xs|@4SSec~`gEQNrQs%RWTk3g=rQ$D|iuUdZfcU-2W=
zASO!thc@`_arc{i41jo^@&*WirT<sx)9=Rv?R{pCBd^lRkx&8#?)E&Tq+1avGu{Tf
z7DI+~Xv;p|&V|+3y_t7D5O38`PC3zMfiDImk?M`kjD}$V*X3gjFcUI?V_4vYV0+7H
zd!FPq%Xxiqfur{+G#c`mgk|s@>e>Lo1Dio7N6xKymfqMsEgl{PErlTXiQGjYw%C#Z
z8qIuPy&~a7#wj^x-(*5HP%rd(TLY9L;NkT-=+%~1);^Q_!S(w^W|?EREr=Vr2H&Kj
z&=7nxPuh|9Rd6$TPFk|>+#G!F^v7f9z{S6RMMf!ON?9=YuU=>p<KYd|Qe-!;gEg4)
zuYTAHF%T~mIA)u--*}L}-cGw0Mlg3YIj4=ysabZB5<?CM;nh6ZzPJ|!u#4YLH<$y+
zt&i7gxouA~bKTalYYD#NG6#GnD=fBB;LXHL%}sUwzkgK)I0(}n-af49y!SqEeD{_d
zT#$p4L-UYhZ?$NwC{yiaYUyPLyYl2j;3V&`IQ~Q%HM{3C{3>ED*RpwIF1Ex&2rkQ<
zvfo8W7nt8M&i&s3RBxy=O8Fk^R|So8yfo}RIgAFki-BHjV4Wfa-Tg#ZUFyKCy7h6=
zLg(h&=KiHW65NfOU7)_fCeP*P9Ma2$4-Yey43}<K*NBRfxSJ7Jaq>+Dj@uE@7+fdQ
zM8^l;f&IB8fg9X9sAOm2G{MJO*dcBM(jHkm!>7C<n#BIS!>%S{*{DoQ&ut#f!Juej
zny{s31^a{Hf9p-X)WAF$EWKZn+3r-`zdUoobJ+A#w-Qe>>lmri7+bb$+5M4(op(Eg
z$3yJn{lAXV(k9%Mf1!=Z9f^*{k!>15MOkm9_7>fHE1%}|8MWQPdFR1s4q7sRO~P|9
zkL^UmsFTj@860@t2@V;y_kA>;D!l$a$@G;wc9=SnJ3+Hl^=AsmvlnlK8czyi#P$<;
zc`{<=D9zC1j3Xyk;=p>9B(`#Yrn^byVS>{kQ-%rgE}dJ79*wgx%<xURJLfT1(|6>W
z*yW#lUmnONI5l}G<`v!M<yR@y0HdCblnG`;iKI;}EOYTF+yO|SdLMC;+>{j#a*PNT
z1WLR8mec^xQijj!5~WvdYHMuMCF0pC!9=~;bDz(L0~^~Xj-47)tRL5_FeLsS;apev
z-NP;O^NZKedb0Ak#j35#T)-7DHY#MCSC%PMtyIDv^*m8m)?&|;G*dSeWzbZLCc=|o
zbb65jS1)k2W>VmX^?9I}o=thP?(^l+VY&zyXaVia!*yiGYaCG#RmO>iRZsmoo-HIZ
z5w=>8lO7JS9lHv%1#w(?8B%!p4(xWEp)=bVZdq?v@~PxSoXB(0iBkI5&yRnqv7AjJ
zGD|7F?qq9rt9f%zB_7n~Jy7OM``a>(r&cn}94-9QcE{b*@2|>esVh0Q2Z!qMdL|MP
zfryK`fM0m>-2BMbVD9INa!EwX5A*c#KP-mi)1}$(*}Ir*=}vsEIV(4)p3Y6*o%RZr
zD+1RIV;@?VsZ}g!U+CkLC*U!*iWtCdM!E+)z6+h1X3{>EkE`6>SsA1L>h8`V2tb?_
zr(ZF@--@wL!Cyf%u*gCzQ{O5(wi?zu)&vy-Vhlcui`?vW2vbg$%*I%1(j1nuafw>2
z2(Tee4insC|Bs+gb|mXf*THPC4buIr^{Kw5kgEGyM1)}Erp$GRx2>Hlfs7piVHqcO
z3aP&X+S-}C-hBt!rO0;3QRt=@w6*E@#m(=Jk%nl4Y{z_M`WIB$Vhf45w4cNHj5`15
z8O2o?8bPKuqbnl1fLuV)v7r?**1{PXI^GUl&%0u70#QLg@XPm0E{Zfdv|l0+9{x6Z
zljiCnVyY!8lym$PciTa38~XFts2>3J<?DVP_X`)<_V{fZs3Bct<94^M=Br?}s;LnJ
zJMdvbQ>sA53$0Mj*M#b7fwz1&6^g`QZ3{r!XYU5}Cl%H4EG*nJ<lrL+f5&Pus9>t1
zuz#a-B{+p@zY~_U{3IMp5#!@QGa{x<pY*ifV9Xl_d1Prgy07yj3TBuQ)K%na)G06S
z3cEjSpiN<(XDgCV8S@<m<h}%ot~im`yD+1_L#hMo8%SU<twwS;-?ZI6?Av<B%Gqp?
zBm4J67`zb$1(iVW3JkP`0HZ5mEo~NUJ_SU`m+K(TP)Og}A!+eZ2im0m^SAd7((F?F
z(Rpg2<BxA%C?>TjWT9)%fw>AlWbUl3LzHHx)PT*{q4C#CVk0k>(e_-?UF83lo~pN?
zaX%(aXQ6qeILH~%*dC|QdNGLWg#ng{Y8c9msYj6)TUB`_@w?JPe&2?Bi_EeL|Is0Z
zaVBr_Za}@Rbc*ORA0?`ob=C-?{nk%QgkNO-BVhfl9}fYcMOfVC@;I@kFvYTp)n6`-
z-v-S$?p=CW_5XVtE{NvcxMLi!tR=@rcFXG4PA%_Lh*MH-3UX}!l?WGB5mSb_?6cog
z-|qIQsCrTgg)65F^?eI80HMt$Df(ESUYUYBvvi&fVGTN3(xn3<>eT3rC>d$6l!iTK
ziHh$l(B%j#%AsXG6#*-?`sMD4B-+HHNhtNonWtO8*>&}q5=hC8f<mVN@^JD9rjm$e
z0h!Fs@zW$wa0dHvZlqSWc>8hsRMUH@g?^OVVF?Ki82=4cuf+<WlsZI6osrByFx8=?
z^XG0rwtv(&QlYV8aY-*u?XEHAf%oYmUyrWuC5?3C<Ur=Cf$M;B8>xeM?O#Rex$~G#
zcDZkPi-XK$A6Jd5wm(9th!D_*HYId>1e-=OMYBlvkua7p`eb=LsyR?-xK_sRg;%eA
z*<7)T$m8OuZrKbvp&;YLMSUI1op@P^S_vmZ>Xl-FlA|<B&ZFzUx53soWThq9^!BM1
zMM=_yh9~k#r7`8ABO^WcO$bu82ne*Enr#aLyGpeMo`qYM!R`EW6?ffxL5FSSnLAH&
ze_*F(k?(P}*OqvFT!EW+QGATN5NiL&pm&LLoo2mFUyn!9(PiAY;A?5;4az9Pp{<mf
zFp5MaXQc_?)zqhaJ||kb-`m4=;{&%@))uZ(w9Ei$-hyj0;rHX6)P>3TYD3DJRrCgz
zMGsyTrKf%l9{i28YCm1RnM-<=L9010`<$$@h{oaR<00jz;pEE9l=^Unn|!?XDj!Y?
z^UpF>Up5FY0kc~9#aVAV-_a;ll&1{%HJZNqkHcl)j_`wO+HuUXQFjmp)!R8?I;ElK
zK$cj3dA1<A+puTKdRW8RB(B{k&U-VxFyy2W?&iMrhxcdPzu5m@e6#8R$26nm|C7I-
z#~a~H+-Q<N!kS*zHsJ+932^qD+*7vrFiEnNE9~G?r>1w9V?1?}(X@E}{P0Bra>^-h
z_GAf_AA>JDv?<IbwP<PS89u$cp3bBx?LoXgx5`Ftk{p3}#vhrY$OUnw-(06iP?RAi
zH_>`#68xy>Y+w`b_P={8#(yqZ$w4W3m8$kv+|aQF&K>P$6;e?Y7|sW+ckm0O%su!4
zH@W=O`Otg3K2xO#^VQYQUJ3x9dlwZH<!Tuvm<cs{7PnSM(+V4-V#*Ag1YP<nx1>a(
zQ%pSc+^hs_um2;+#{v<B`7R~a+wshHHcs5<Y>DkEIJikaqDzXE2IxD}=At<3GcRuN
z`ebPqmfDjxMQ@gDRFd=+UC6w#iFp++_TGVy8mc7PJSHx)NIt(UNG2eV9E{}P%NQKk
zkT`p^)&oj{l0xLlA#~6fMPVR@9ckbpVIj|Xb)ed1#$nUcn7xe>+-`N3RG$XSGXIF*
zS!FHIXIOl3zZ}ysY2JbhuBvPV3-z}2nQ>;CBxH~icM@#AfBV=Mlyd_TEBI<(_|?ov
zuin_Xxp}&9XxZsu(&F$pA&>Ku>1(N&j+xH&RdQhMskAz+hp8Hw`n+59^OsF_u!P6=
zP(ln(XA7tg6mtRG;^F6^R_ZhUtyax=c0VCXe;I_X$C6HK3!<)h{&kI&cqX<F62lo}
zYPWT`5xdC(?H^wl?^3#V?3c@j<QhdM248mv+Hy<_T6Oz63l!O?GS|BVyD!rP21=FO
zqS3QgT}OgNUJ+!dB0B9F{Dc#<0_<slz*0n>PoNI%dg>SUf*osSvvV8w1Deu%eLd@p
z*Y4GEMly<0E@(adV%LtPh{bCKv}4k6eW5`q9`a?L!mycYtrU}L7F!hu0^-N=G1}{Q
z`$@AqQMJdS#g@{|l@xUbU<bN!{_!jz2wc~gsdtEsEXRRLr;7#U^Y~4km>eJV<!1cI
z3OH}IvK`ESAJ)w(+=7AkL!<3N1~;cTu*aVyg3d~d(*|9{kDs_SRfxW-D;KM2qO9Ir
zVaw^L_3l4sDuY09J19_8wp0%a8;Htjnd^ZPg23(FYb1!)M?5+$6CWg)cs<)>M4~)4
zgvxPoCtY%_^b(~anda4;si=Y%2g;z~;{!32Tne@x)fD5Axx5QtqMjgGtgO3bQW%|&
zAy$Rv72+CRcP72*$qkA>f6J+_89%EJ#Oz<VHBN6}MB;9r<5~@)yRP~QQBXpN*z|Us
zIsRF-Yo>u~odwun9dmqvtn)jRz2uyFikwD-DDbbUCCxl@=AitKK+CH{ioerq%)|&l
z=?Y4Gu(8%?=xTfI_O3XtjaRO@oG!O$XXJZQO0YSeDYho4nn!7rBXiorzw|9C`c2Ob
zfHo#2ORr^AYnhFle&<*y^d6z>Z!2|EbIawX$c#~s2cUkogt!R*g6cFZn^u~B&5TH!
z6#ARI*7_m0kda=}Ijc;=@QRpKzR@HnII(I{?^8q&=c7=wo-j!O&`LoEVZlYB2iig}
zK*Y|9GMJsXqKUH=3KMrZ^JzpP?Wxx6hlWzr)MobVwR(1lPV>*$lE!AuO+##^bbEts
z+BNUItM0~HtRgp%q-m$y&AT%J5n!$Qv1`_N`?P&Z=vc@<pWL=FA6j6&V6*pU84Mb(
zYi;{v_sT-(C{6{Nf!~~I_k=Ilzr;qzwyC;rjK|+fV`+cgPs{+2M)H9LmO2&IyNiZ{
zH~BCtt6jTpohiS4(`+=jN=Wc9Lf>C}j(<vXR7Y|gY+0>)Kg%eI1#NHZRVXjk3gnbr
z{k$^+i&ZnLxac?mb=aYWuvt&am<)Di%a%Uq4NSJCM}Xg;SR7?W>VG{nW?Zsa=+08?
z&bB5C`+T-^c{^Rx<MCLu=OE_&%cEpYSKKP)0*7FEhg4?dC*I~OQj~tw!I6;sH=$Wo
z)<3)K9MAlpWyC$_f5{P?^PZ*1Zv&e;eEZM|BkT4PsJCG<(-Xh{tNN*~+9G?9aIZZj
z>P%2a_GjO4P3D-}xzq*gO(BE_d*S%&k9e-@Y}cW`dF8Pusv&N5+nvRoaZ}zUkn`fC
zwpoBmT#vb@H(PXoq7#K}*fPzAnXLtL0_3cgvnHJtp!!jjJSi}dzAMG`6LFM*(Ej)L
zMro*ju`%pPo%^stn=aSDT|+x{vC4NNZrsL~;S$0FOaY@K>LfCM3os4O2Y86N-nJT3
z16{R~0eT0EKI+_#$1)o<Y1oba69^qnbweaJv&AN=%o}B+AY6c$-pL!+cj0P|S{nJ?
zjA&|UNt&g6p6Tm(FO7cUv+HOt<g3yLk+|Td&UQA49!8{l{0?qGkzv2a<=+)7>L`rE
zO_2ucUo<;08VE@9cseh#4^qKCs_fve;|@Ye`P3r(wu4Wf=Qj*DLnTL_x7&1I(?nl&
zb)A~R8MTbF>J#%7%cXKSLaWgTjRE`S2)?0Os9~>czPTSO&%&SXma56P^vmBXi*M5E
z=2lw%To*w2Tol*jJWvgndY?WD3`p<((tmmyerK>!i51U*0nU)SU^wbuOalA|uD?6G
zKl0qbwU0DoN}__K;kwpM6!J&=S#F~&MMike+dCjJ2+vJ9#CKyYDOlqZL>Y6e4cw1B
zA48pYS6OiJfess`Rc-cYD_zz#v&JbrN2QH(3fSyT)9;V2^-F?tv;RaFckAh2Pxgw6
z{Izl+){{^0C-m7sO7r|W9B%|yo(k5BqVP8S^hisS>31<je`ihJ=B1kEFeS@dT4USA
zEzQ&yJOI-tIW6J?n}jyMUZnHPk6o>*>`lPElh>9Sn2=dEf4US(q*wP@+2dK%U1GmD
ziB~Cck@oDRCIJqFzS4s0kNOj4kFq@9*~ypwYz$w1nn+8nxe^OWdrHrwzSH$lS@Z>g
zLw!L|F+16%bk_!8kGPW*l6T{~rciOxbWwU!7AAn_$JJAO!i!!hML?KmgBbux9vm--
zor_2RIXowIcii6T*|3=OV8=916#!N3c5)WQbIWak6$g)EcKVH#iPWucS(F>)@4OIi
z_qB6hn`og0uIZ&a%k-=#!_L+urv20N;%f(Uw=Dw6*Pq4qOqLx4?V`$5B8e=u#wHTn
zsh8iT)~8Jf*bcIlAo;LKxu{m@_!W!A-e)K4X4$;T(w&+chTop1blvp{+6FHDeH9fT
zCVPL^o*x<ZI_c#0*S#0@wDSa<sV`>RGgsI)=3?<+d8sn+;*MUP#tf2u4e@&<FhExK
zX0v6o&PMmAo7v>j(&9i(pS!!~p+j?1NRj!7w|Y<L4d(kr#iw&C=v`dgFlsb2^XkE`
z5(~A0UR1hNR(4WKsjf?qBD}EEeRIWPwbxS!(a?VwNOzaFXRYP&Am&?Nhz=jRQlD(b
zuUJs>ZQWJIC2Ul-+AAW5rb@`c@7M`(TyU_}Y`Ks{{s;XK@Yd!+p7g6^@wf4*P-O|W
zif8`LHx0vp;TvY3ZrN~YC|Jb#b^P|6qJXPxX4*Q|-a+C#qxbfkr-L{Ds=hOK<}3--
zEg{RFrtFy)0?Wgm)DC0+;^dvm!TMdnSxJcFyWj$dK#8*vI1!;BygF`@`tNm=bO}YV
z#p0U6Y=yT(Wtsn@-|2>fg7@l}%PjF;H%0z2oHt*g@0tEW0NCE|;O@>_wpqVJ?G<#8
z1Va@H^M>|xIFLD|h-!6tK~-ThRoy+ZBU6i&O_o8i3jp%8JBxhMU)N7qYiLTWJQs-$
zR!l)v=-=OcvTw%9;m&_?JD|fG${>Ctrah%`A+qFGCCS#f=e1-z%*=Ge1ulXD$E7cG
zt76YqgH0*QP5q&3j>94QwD6wIs_fwJ#yUBlga>plhMosy=z*tuC;e?C<fP?(vsX?{
zaOUPUO<4bHPXHFyppRh>@XYxeS&4@bl~qc_)R~aBj*ysM_=atg2&KeNOO-3gT;reO
z5up$&n?BDMq=G->4w>r3JrfqklWy<zVvjpP#EN{YI30tU+xb6-M}E4(Y*hO#e&(rK
z;>i@%wch@ITnS2P{88$}BQYI!p$h*Ic!;n73?Wc$WJZ1hyaX{JA)p^Am8RiX&6OAM
zdqTMKAi+yBnM}$|(fWxyq?<`<WPa2xY;=_n_d5s!?|{-DBRQSpF>=cFHfj)dBs*3R
z$xZ2E7ET(Xj%b>2Xw;$Sj7+Hl8SzgHFlr<cKCl>r#t&n~d5vJ;aZ<gu;(_e#jH5Jn
z8zCkeM7`S9FB@hPhM5Y(up@TkpwL3wy)Bo&RRQ1K*G?6efZ!+s!?{Luh!j_fgaq27
zhAUX?4Sv;5i<A7A6(11i&h@7_B<2t+u8pxA8=7oUABynpZ{D!)ZfA1Dwttpq!4d+k
z%il8)wv9wd1^rh@s=lTY(kK(ewP_~GpZ<M|%RBRjOQRl#?7Uwy?>3Jw=A)yd&OJXt
z>HHr_8q0FSG0DAIw6li}CG$m+|5&M!4~X6U=ASl!Ipi{B-p7yUs_(Akq(Yyy+vyWS
z)NmE+LY_UlSOE=P9^KZdv(^u5xDtJC;xjjk^$48^?MZ~`)Ir0wy~C3w>%n*OB5oYL
zRD$2XC(DeUzUK7Ga6yCW`X&?2`!a}OYQ;3XzqF9fgF{zEa|I<7!X0y0J)ya<sLI`6
z#^sykeWu>7e4IH{^(zu^*x_*xJ(3eRIl{OxJK+eo<If;Ud9F&FlHu*#ocLFS?nCEA
zA(5UYOSJ=!i~Z1|Jx1#~m*6vR9Zz4oDeZ7I{)Ah`{5s*LjqzwUrnG*x$9@8EHi&<G
zmuylly8X`XqhhdUmy{wgqUC$X;#|~W@671v)=bqQzNK=pC<`w1AHkJq(NALg>MDPI
z;@dy%#BFYvq5a;g@t6jEGO(2%rm>>*ui4_xXAud{138ABynAhRvH@j51+FRmj}mW|
z#>Ew%nj<ukGa(<eSUazIxJK6Mb`DU22a|32cNM8*GLo$8!K5#pg!MT$b5i>iF2|sj
zsLEr}E=&pC^KQFm8Z?4K;^kbC39gF?&tf7nocv||dE6#lU`#7Ti%RmNbvfixv2I(q
zmM0a_uq@fy^ja#vr3$5rQGSCa!41-rX+vG-NhB<vVqpXQFA_qsejJ@o5+;BP(FCG^
z>$DiB_=YuluvVLfXPN8VC|4h1LzlOBr7iR7s5msF%zBjN+QzbeMfi-1L`e^bThZoY
zfMNf$BI|BbmefTU)r62A81C_sj;`v#b{_iGn=-as`P7!4X3dmL@jJ#3ch_6p90&AF
znpdSb0z3OC^xBeE&(*i_{mj+$t=g6vBatd7FZqTKhinIY26>?g8@|ikVg+Q9+<rMW
zfiY#WeuX5nRSGoPb&0>0jT-z+ZN?60H8Qup#-hDy%4kbfDfGlDWK)XO`J^5iq(RC(
zCW9N6CYP8gk|nsOD)T&49Qv)vKYx6&oJ00@Bgc2{ME~}oemQ6@tWSwyaizp9e2tuO
zMQ9}4mmgw{dGa)Q@Minu<(nsD9jM^BEebsK`0c~{*Xno<Tqhb%f+O9Kia!Ls!S3{s
z1~okRuAZfWsg6dqKLLS#yIaDd9d5n|R~9wbPcdHI0#uta;hp>u<5&`+Q^20OUIuFP
zM{B_L*l5q)Mr9HVhwo+6MS74Gb88g_k+l%Eb@3Hi6j*Sw8WlN8>Be<o7OI~_N+%1I
z*}`XcGB>=yBPySH==r8{`NyK$;F75ZzH#1xQ^phiCwLGQ=Hi`tf?^eO_oMjE37>T4
zW&SC@j1V4YyxC?(_EGW-Tdd_;*Ajf8`@$c%!3!?l%M+PWB%6nJE9;{ixW|<4tFFs&
z&Q^szllU2$uxE&CbJ-sB%vt4Hw9$%89(BEWkGoR^k(_RKfzs}=-SHHEj{|5s4*~uZ
z{W4g6BCWGYQT}$N$(>e?kcvBB5%C~Kg5r?mL*1~)pME*orxe>eC^|efkHzF!G8J2#
z5+y#+o4j~a*@+??)M-m+aPPsc1h0gfKt9oaEr>+3-kHqP`AbI5Ks`wT?QJLw*vT2)
z$~d>Q$2`TD^?1@*fqfpSs}?&0-g?XM`2k#G_R+Oo-q6tYraIy4*(-;-fssy*$d`m?
zWJ^85Ort)Rs602*g!0hf33znxTtNR!qB{0PoOe#m>}FT1;;TY|3UeH!;u9`{e}oU6
zX`$T$J0}k^gn#aCz=+@E*s>aCpw6>|KWNwa;@mlb4Ph$<#me(G&B%qfo9kZ(6u<<5
zgDl{sj?Tm5E2qZ~1ShFqBYTHm5OTd_(Z3gx*Sy^x3HTN<=ALY@WWbDscf=m|R*7|r
zxf&>=72LX6xphMAUr%j^CWboL`xdWqO}(O*Tl${PMHu<ri{L*35L+El-=im{H)&z4
z__tU9G$hUS=R5@Z0^+?PH>@jZqt0~Wav&}S_2vzin)ZJtRNSIYJ*qJB$-tsMdE6-r
z<^9zuZpfE-+b4>hKDgP{+*(a`B17|+avu%HF@WRQGP8B_{AG~=k>q>lYmKz{;QA*Q
zFxS{&5WI`&8w`EEpMUosbAN9MVM|^WojeBJk}ehRHvT)c$kih?=a}aBB3Wjy2)h=t
zeU-K-|0#pBHWl^0-qbLq(tw-6*zEqbe^>{Iw%tMhGvm(T!+ZoNxy`B41<C%W;gcs+
z;wBRR1s87-uO*6v-T#l^EBvALv44V~@XuF?CiHjq+Ns2SOM!ns1R|X&+tVoKYAOq`
zhi7#un-L+&3yxrp-*t|wKSLZ9A-bF&euDeXIRtDCuKjMiFkxfJyYaR+1yE0DOdim>
zP^@Rifl!;sC*N(bL~-y#r?{Zwr&H%_F|>{CPLqaU4+&jcX#J9v&i~=-tpA$+-v5t@
zf{03oOr^V}K}A|XKsqMv=w`rR(hW)~F{E=$Vl+%zTB*tCAs{6i2n-m!zR&k>pP#-z
zJpX|0cFuLqxvt0K{*dnQb~-p1o`vt`rGt*F=6kgtjPt)OPF-0@V@|3v7aa4Jn_)1)
zH1<xV^-iB5Wd+;P@(Qo#W@@}!1ZWQ%E%MNshCVARpPWxyZ%Ne>nRmwJ(ntO{`U7DH
z<rbwXuCz6J?l|_kjMf}2m(b30R^ZpkUvmACkNq}*Q!u-zQs#2~xh+o_NrqRDUg+dD
z*G=PR8!fHP{>V%%E-fS`-jFF<a)OSu2};ll=bWCe-8k933=<=pk+xPQVlhpkJ<D;I
zv{<rfiK|6(cPjOe?<(k?OR#ogsD_2-gCSR8L<+7^ylT7Dz4TsBywrxC?_oKaF4mZ!
z60ZW8hz;Y=$6?k?qYG5q>e~tB?-fmpGzy`v17Cmjud4xtyq`GGd84kSSxwVTq=xNW
zoeL`bm*!`R%!SZJ5!_Q(rw<`R!kjaZrAhaLs$s@hDbzivk$OiRsg*FL#e}uU%G<gq
zWGKPb@lCVdwg{4vlcvWiqLuwS9LN~Cd|TN9;Wc2xHEtq8tm+vAXL^2=_WpX+z*(78
zfHuYxCVQRe`G2Nu=7koO5Ajv<l+rB?d&49@5tQ$?m*4p~HQLHQ)n{Cduxk+7X4ZDe
zAnfmmq25;u)YV)4G~7&t{8`@oA8`)=!C(N-4&YjDI7tA2iH02{4I=M1AamEBmJP~e
zNc2E@RxXj?ui9Eujk19h0_i%$+@^d@^F3>g2cb;|oR^96na_#vy;%B>VG}BK<8@4N
z|B!(iGh}<>i8%p4Ol~({KJvWvjx{zJ#_L;7;&ELxk(FlggekF?v9<gyjK_aoq?fXF
zfaBn}=3}F2KNTw29TIVkUoqrq_9_kas!EIsM1`89*Q-WkAS=@mXue?qYd%X`!U1tl
zQLa|a1E#~6;K9}LGi=J68T@Dr{0V4;7@?vN*GUjU^RY7c3i(+gUN3PiKV(h6FQ@~4
zWoi$p2n4uHSP;}vA^znSkWY0}yM>UnB|$bX*6A1aE%rX#PG>0E!@O)3)5xzZ!HNBb
zS+3DY!x)ZV!D&5?pL@Kj4f$U%CwNz~8AJ5x)C|)a?MFbg$@OmY*ITMVDZXYdjrAS6
z0{+#_7W70}a^<06DKDU6UBB(y{q*Zm&}r@N`h}-${=u`~SE1b_54<!CwvxO_rrbmz
z=K(~kNR6Lhb4jX%tRnCJM`7&fqY@<Dcz5=P=!;h;%CD%d3`r0V-*R**EQ&4Zyv;#I
zZi|)YOMmDHN7*IXX>I6wZk!UoBv0y#{}3549WuF25*_f2#=!@dZ*6s5(Wn1qLt@<=
zkT)qO3NXxab#%^jh?iM)mGj2z?eB_w-nE<l>yF%8Kje*5D?1&zW%4?a>>TsW*Xc)=
za>|pKYdeUk`v$AqEj5Z&O*tO?D(|v|L?&|s^sQBpb<9}y(weR^jwXd|59VO)PN}6Q
zQg$^L8`uUPLj(eE`tH<8AD52*bdfDR!3?c;r(Mk+5WNjOd`9q0DQTI)&q$%Dp5t|2
zj2{mgUyilt^Sp}*ul$y{QK-?@(5@nGgrGLNs0b4>*QtSqtey;{Qo$VS+EcqtM2Rw5
z1cuVg@?Ipo4}PC4y?VbCJb0tS1~glHL?da|(T@HadJ>@TxM3|YC>7LuQFcjHFn9Py
zOZhgG$%Lp8dCAqkD(pGHLDN7Cj4tg64fz(v-Pl!!-E$`gt|<wek*xp3go+s0(j2uc
z-v7M10{RS88AH-g<pSx%h9r6}37vZWqr<b3bZvljKUPs64~mix2nT{uc)xK-6D}KU
zYc#w|$lCVKp7@87I+sIOTg{Hyj+ohv$D8^Jv@>3QEqZ!%g?H-dy$=TLAgU~;G%pa0
z9#W54{nspf`d%OV&jhVj%C!vf38ZKhq}lCwTUl$`32aE9!ei)Y4a=wyPilx-+BMs6
zdgZ;|xC|h9wGmI;`3JN;5KStE{;42<A*^2ko%jZ4g89I7%eLXyy12>4gxEgtEg*yM
zhoWUEyr(Wvn?rn(O$)HP*ju}ZSwhpFPs0=f>?7pL(zbCYUeW9a$`q4iHWc)51=N>Y
zfKvqwmduW+##l6n8fp(rj2^*wk-)Hr7N%Ax)g?BGta00K?9^>kxwp90bmq7kb1AH0
zknB+J*wh{Z&;AFB13&DNg)$v~Bo&;i!=AK|LXjk$V+iT<ivAU-Y7gr~jN)@o$70go
zo6SUzny<g06V^nYVmyt@N$;6)heT6;>7U~!1Z&zbZgt<G!)d4MLD&HJW)}<04Nats
zg7FhYb!T7?;VVcx5O5{UHEtm^wVkD)cs@gHrT9@+-IdE*2J<C3(OsqG74_#%h~vre
zIkC(8cu{tH5~sqDL>}cdpfd9qKro3Rvw%T!&&a*0WK;DTdwzA1jAE9y2T@iTX<AGF
zQB)I5Y2LP=ghq)ZlKtvMx=AUlD@)ldhha4~v21IglSNy=-6W}$!CZF^#d+jBm@PR6
z1@)g0G>@AZyO^;akMhkpd!^*9r|YzldHh-o)|Pb?#Cg)AiwYGNFguACZ<AT_t}Ugm
zsyA>YmC}`U{TNfT2wrw+n=J%1dKHU_5rG=+LRg8C*MphSs#Wd_&o7GrKBE4-=^8w7
zAM<WM7Q>)?1@`RX3;FS?XB>k6X9wrne-u~ERg1TB)U!ESt0C9AS@*Ef?qO5@JXr)K
z^xk->;I=nzzVE<7QRe<aGx791beQX+g6texYG!UeKf-{V!9>+Wk4+<P#Hi=U!k8)*
zPnei|Tv+M7xg^n(=Hra-(sZb0IJ8fRYYCsM*bh4D{RyA))Zm^LZNCltD!Yx6MVuM2
zm>}Th9I)BaBA+EFR-8IotU(uB9Fr;F$30eRQJ=JEOh4(Fz1WV0s~&?cZv#4m8}|wF
zFcYF<!5|Q#5dURxweu-fRhg>2Bg?mDB6#-r=c1Xu!s&;J2#1^>w+#l&xt4B(bwX*6
zccw16FQ+k$<vmJlJwQ}_Pr-XQ6|%##+{MN(5OBmZEOs<cx{5-p>iSESK2QBdH%*o_
zr}%w}$<q3KJ@yp1=SJ|jP!%*e=BE^Yf#j3~F0ssdc+?zqGU-eU8Siq&^|H^NW##)T
z+E|@@w6W~WoJooZ(S#j(-~E$%1dxINAe7A=;%3|>pEUVwGrq%iRVVe9>%Q-50mYvW
zE;zLrVyEX`5R7|O>FSA1dumWa!oF4ev|~!&#b>j}(j(z1L8fBePRwVQ%OZWaV!irI
zh*8uc|DwoYqCrZsa2Qi9Y3?_ncddSxf%)gaYAZzJMB;U{_J>jvMPv!kto8H{^hhGv
z<MjstNX9oX6)y=@341}33#@@|t^l(TE(qwh=*pyDC%h-CjwESD)Q=MBkZ@=TH61j`
z3B9P1=Z!1GL}-dU0Aw^qjadt3BiBx4`cb%c{LMnom1OE3x-FY4fS~;&iWG?VjPaB@
z7dGzz5g+v8X?svq3!1plVJZ2T9H|LL7uLa8-p_YfQ}RR0Y$B{#3{~c3jvd<wrm>2T
zS7}7?c^1cso-6RgV5VNtyD;<jPxA?zy^|!k79qKRBNeYt^$T$QnE?VUBQ@gD#^(}^
zHJyojmXNm4`Ndw>4fByu&?a~wRAUfM4>J!W`sxF<MG|T`XptR_eU^68ql#~;IZKD?
z^qqOe389VXmsqD86)yBuTL_u`9fuc1nrwOr8^SNw^x`bTE>vY#sA#V#>N#gjRWl`2
z8_Xp33`f?-(9(iwczF%;-cDZ>TWxzq|IJM&Thv}lc4l|rd+W>p0{o^}e{N*we(h<o
z5tB{UW3Ea)!_+5b1)@TwAqw2*pp{g5nD$rfB_ElElwJ!#NOb({0-+K+<ko}*)tU(Z
zvfD%|vVmlj{OT<e_@CEHW;R0lca9TTtt>~+e@KO-9?SsyK=udf2ynls-1v9P=6ZW>
zPfliMUAsLy1stONvUWwz?Ar?;`ihl*sKxzXiT$7l(*IE~z|7!r%MUI=Fl!=^Bgoc|
z)B%dX9dl?J!?aY0>s3D_+e_CGVYU|yle<iBEEB7(6;#y`u7zG6f3;}};tL3dw`wT|
zQQ-#P-&|Ww*0LA-t8m{_M14T`BxNPgPdNRXBJFqC*{+*ik7vH&y;`b_86Qs2MS5-@
zxp0GAWuKR<%-j5PL$_=3AkQf&FFcq{by!sCVlsG*RcRAvJ6SE{z4NAA0!(38kJ&``
z>VnTq1r3{twg?7yaPN({N2eCqBhglo?cZ14I^=oLj{P#lfeBiRD(9d}sw)JnzOIq}
zbm`Zr%O@5K3tQvP4X&vq(<M%G+Z4Mv?t>J22z`*#%eT=Pf->teec+g7W)v(Guh7Zc
zt1O!RD%S*IY5tf=#W}<&JtitB;VHe`Ev858_6%nRfHEF}M$pb@ueu{~R+iSd=R}6u
zz1jzw<>v0>8~B@I6YSyEW|;4PzTMN}x_TRx*ektP(FsfqvvB68|50RJ2p=8QR=(*d
znleCVTeD#;LBC?-F*9BGE1PvI2hTYR+3CJbSZyj^s=~XqC_oJp@fmCHu!@Rr5DC4;
zalh%(G+u})1>-SqJ6^_1`MeL;<nHGEnE94s=i}iAFHJn=F=nMWYs8ztY5o46=RK%{
zJ=eXPNRDTZ*dx@%KMqJ};=7uKPpTRh=aXNeu}kIL8+)P3!TyR?erdfEFIz+N+PiF^
zG9DL!OS_kj+^h@fnr_H6=#Sgas7hZ`3hb&TWjYRViOdLDbbTXPufn5)3%d7#vC}|v
z7t2@TQg(^HOr&2kQ3Q1pQ{$rLUy2)~J?3uu>|3G~hwhv~-)s-n8{YcsSMgR{>VbRi
z+Ppr!mT0`^zjSALX2f5amIy`!c9+;t!6e99JioTjd0NxnWyQBMvz0aWpm<)xYcs<<
zx~87z_Rxn2?I#tFB~+8{r?v86_{RvwuG4QW>x`%c{MQV|5r;_v)>FYKpCYUJo!UX%
zdP~JBzU<FbAHU)6*9ASTMM!S<H$_J&?PqNA@h!LAg)FV2Ar?{})eoLoJ))ZDdb;}N
zJ?-cM#a;cv%ZcPKs6Jtl{ec|iNc_VmOEaD#Ql5;itl6=R?Z{_i!X5W$R5kcRS>B`3
z!$T|r=UmA@KYn&iNZfO8V@$Er&lWM93H&JQ$;ThVE8yVWZcFi-uV+tz&$92scHIER
zh3X{BWI(4g5%O+w{HteMI_38mo{z6aRX=6keI4CvpU@K$d^bt(O{qY<1_H$D34w4s
zp_b+wESNLZ8(rmJSA6-qDh+K}elxkKoL>u9`;X%5H297XW~BykzlEe@Ut|dd8<YG_
znrFj6nDjS4k%~qYFsX>m{vQyFycJ!4cc!=!4Aox=FN1G#1{blUV1Du2KA^wJB#MTR
zwWN!%eAiQP;H0y?9ATyH-cP|?4dcQjxGRED&?W5PF~4__7JV1<RLvuTUTH99j!Cd9
zWG=_gY`rs0^Jk{{jS~G9>`~$>+E}PRf61I-?(^sOZ@<7Ixt>s5p$a#x9MGEBI#t(6
z9IA(P#Yhz8)zNeC<ej#bY_)3V_)9~yhSS}B6~KY5MCRSe80XLSn=z5GGux`P#+F&i
zKMj+0o|}i%MQd(P2DUZq{5$y;bUhaTAbNhCgc$Pa^}ze-F!9RXct8HbC-~mo8==%-
z1@g^j+@ypt{?H|!ubx7C7r$6<yr&Y6@KJVaGTTgZ{o~~$2^K?*8E%#Dx%?rQbDwcE
zYwo~(SWiwkFI1Gz6V>RAD2fvJ{_l5fLv)_jC{*+~j5swg&v8H_smoE56VqIVd)2l2
zCC4fie~o<ub8A3MoP2npe~6l=ov$*{e~(LY(GyX8{^jL2b_d}zy(>p-g+?i#yZ6BH
z-@?N$+5ep=U0Lz*P8}q(T$GtdTj{6BJ-uq^fw1iUMeE4;4{U`rY@9X?<jUPYP$Jh^
zM27zUkK!iw=zy+E{v!#ry4U_8<ox)^i=$knz%Ar(O2y*JS|07r)WR81-m%YruPH{R
zUxprDhQRa6i>^Ivz+&XcK@;VxnwpzfN{k+Y9Pn>T-FHe!!+Tdh47!F1zI8JG{2TkV
z!B(#SC<I(L$k|mtfmp1aw+|8CyDBIQnzC@vW;*ivX3NUq(e@QUH(xQKxLGTo6gbE-
zuBk{=)&7g~pFKNn9$x-L^T_X!eXT4<S1byohl#acL4io^s~ad!BvjR^V-ofFqjhnN
z$+_@%lMxMn7t0|8?={!z$HRnM<E|eDIe);zAHqS}w6)%;ml%v5To1kdyY;VkZ)*&j
z^!Elu593cO+XGEZEa81Ky{5$`G}3%PBsaRMLAPbdT1yH?U(6z?#Z#bO8&(E6lL^PT
zPh6wXTN@&v`cc%X4>K<o8|~CSTC*TaT4DuGa*XGNl5c-UOsXLmyeOPW*g<gp$pHAu
z!mDg$`i|Luq+fAI`m{HvS2AT_$Ybc>yuEv*ujt$YFXyO7*~D(?8o+1)f|W8N0#bE}
z(%VoY<J5p(8;NEg-FI_d<$vj}V&jiQe5^^hb@%8Tiv}c=&)HMNd=vn$n?=VHLSV0F
z*-6YqBB=<9U?-Z!)){<<=El{_8pIyYXueJ&$dx%}kBb+^_2I>KPSAE+<3^FbK0Z@J
zD2rMulu+oIk#3I!rX4*Q+%7uPDFT<w&bizEcHQ%zwM{p6oj<T_X<q)TVvKoV(($9n
zi6)m@{}$Dq-^A*5<)|icnPdY!2ALu*w?4$TYahR(w(LULwDOzv%jUGT&L=ItZSppc
zv8cpLvy$Md$&ozi<<(ckMjSnEkzc-DBO+bGMp!u(t84_YP!HE~BhHfQ7XK6bIIj&0
z|F3YDYSBf7Bi!<tAv|^guGGa$5+)k;pWN>*gfjIR#hYF6^)8<%x8UQty0LNLju((m
zXOnwGam^R(4->!0P*fts>a>wi#F5wat*O0F2aQu-H1`kWL!_>=`T9({UH<HVbhIFa
zBWi^Gh?S;q%P@NQ80MH?MViwTSE~dnINnoGGMplT%hFBa?s1!QRM^8`<KNpF(@Bx$
z$;_2mxS_Gy&-Cv@{~)$dJbrejW9aC!FPuvgVevNiLg``3cv_|gvbtoS2<K{zw0xdY
z^!S!RVMfOZoe6?XDB}PpQOT}doLH^h*ojo{%;ax1%8XBuXc8%T*Dv6m4jX&A%xfG1
z2}O4uW8f)WPs4t8Nt3#(tp-H?HtJLMO4g>YjtIua+;?l$ES<KIh&kBS9D?YCZRunr
zGcY_m{r#1aJsolS`(r^E>5l?|f0+8-$4V!m`v&S-PVQeQB(!+H4Cp~OFqQxoV~*+N
z55HuYL6rxM-_hU)+xPoJ%l~8(<Awh5aT##8BIXY2w_im&WDJ*Bh~FPbe4<dW0=nCw
zNQ7@i<JIM6#_D8oRXQvP=ToG`!SI0)gGE;9i)iL9ZAj@Z;S;-}?dTU=f<Z=hsCI^z
z-)xp8A9B43MLupnMU7g6R-5}o@AWjxgCZ4mD(3I8h`9etoO0WVc%BjvZTCTJpY7{_
z+~&2ax{HEKscpksdtDEq9~vayJ2j=ucxg?H`Aa>z!@l_=#PlDxr=u%`wb%Xn>z7pw
zb_r4`(iCrRyfii#WT*Pdpg}=9jQKHIeQf0=&1&YHOG@rDYa=Gv@W{Suz7bO__vd$|
zwz0FJc;{qBdM48UXVB!BV<SZULX@{D2RHE-GtrFS4~N^PCM-Q^iSVQca7h}vPGE(x
zPvC8JrEm4zjm**P5ii>Hwr`z&NQ(T&)CUZsZ-fnmU5V{gp%qTs1njhr{VwOb?oU*3
zmr&JBR4slG`=G&p@b8@KO|xrO;N!F<HPqx?3f}kf1wELna2Gi10u;NJn*4XkDQn`{
zG`OeDE#ySwMpwj`vsc|=&qPJyPI352Ev<o#Myd@f$?=~sp(qF&bL#Gb;PMU-CTtk=
z2aP!<kNLD2^R=}iL`6LAl|~@%D9x~DY@KV$wHyDak+x{TA>Y8;BR0G&WhO6<tc5qA
z0Z61v*Q03<bg1v^_UR*qxst5ygX2I%P)VRjUwgw_M!OfaGgd2n4EZ0#!%y#0>g(nE
zYBjPuY*Ido2njy$oyxJYXO;yOlve_02MW9vCc~CE>J8xW$+|EnNd^=DI_5lG^I3qt
zttF>ds*UF6A2;;)Yv|q-!p~Kcrsb9u4~rVK{dS#w6NQ5J=KYYkO^H!1o~qp64K_R(
zhYnsl*hC#X{B!N$;brJht+lDmqVP{RIQvuB+-0u?>NxdVsKC$ppr8H|_qNCfFS?3(
zN~)kBf9V?(e%F{$b#2&gFhT#b`6V4ROCrn+7Fa0|`QzpfvI74gnM$3vNlVEW9E`nq
z7Ro4oBq>_F97W2h_sN4Q2=pvAEsIbk^gOrTA^c4Fk0LWQyPvC$!Ehchk_PLKv>2!{
zTu}G|;RnzDzi{j8Yw2o_S(r<O3yR6_$+n~b^A64$Sa%$$nAm%roqwK~Jy=D*{`^YV
z7BhP}3k4m(G#SJH>7e}|QIhC(Z0Mp@2$LdOADXF&HK%PAO>XuHN~+2CjSlWJJIoLL
za@|J7CQL!?`znQ~*#iJKva)=x1S*RkG$6`OEB9VeHoum>I5NNJ#oZPCUNFJ%{Z!Zh
zs4>H!Fvk)Vbt!K4<n?-~cc~u9ILT9%%53*WM1*%r*Q~Kc=^YVPG|!BM8B{N~X)@{w
ze&%nEu62Mcae8YOX_z##^`=tZ*VKiWfpgh$XFF7hP+^A__XDZ|RsS`?3qGOj`{r9U
zO~J3*Vr2hSLxqJ4$3_G7XtS?7g{Bz%=92OjjAl7=+}-|<!f~2OZz@M(vT^DitFJ^u
zUZY_@cU7y<Gw~bLb?>bR;wPd#sCnvda2kx0Sr_%rB^yz_8m|L9Th>e<cDX%UtL0z@
z3rN$M!wF5rmi#Qn-?w<gnG5M|%M+*N=P-TS5PiDkv*drYzTU9-%7G_{%WF5FJtpl{
zLzbh@DR-L0!>@D<rwhcn7zK%e5w;jFm*PBeiOkYC-@uF<lZK>52zQu!D(bA3mL|MA
z)TTby%OL-HZAAswm)5qjwBV+Hr^>b4TSe~-aqm1me&5I%p6|5~&oUd|ZTi(X=Wyl8
zjl(9@g1ov9H<`0@;PD>o4dC7EsTIR)!H|&Bvd`}Bx4F4GS~_)JULB(r4>HpNWhI$E
zoDRprBuVk!gj{@ctYW|{E`Pl%T5`<Sz1ZcpE!^KV&|ZqpvNwdwNVwAWu{U2dPB`Wz
z^^<B*HRAG`Ak34LUIA^I6xM%^X1yC;*zH`gSXKvfmjcmjA=omdbps4&mQc!Ha^T0A
zGt<XE+n1LY+xaAQ1P{;MTt@kSn!%63PF0FVh^o@bH`AU0%SGreb;Jl2!Ki9y{{9|4
z=L@l)-MB-axd82xDVxpCFyI716_IiYJH52-^pzDbU6O5}^v>u{t4}p#=i)Js9gk|>
z9J8q8<{%LaESo9;Zv7tx<ThE&7Qf6ven+58^!Nv&BT*lJBy0ju#A-G^+v&Z1G*C*R
z!E?33qW(Ir)qH&dWlw_|&v*RIY5KH;KHgd;OdJbGS%m!ny5%#U9)xj1S)7`UZ)BNu
zfJ^v<-Y`dkK3!}5?N6n3-WPTn_5(pdWGn_!<zo90OvJ82U<3|ks*wgWS-ksT{oJ`4
zX9-nNZ=BkHusu!PGmDGz(YW{Z-S5n(AB~07{1+iOW7N0IKWchtAeZqLkm;$7wEOp3
zd#nWrQVOtWcE^YzcmELmT(q@wk_dl|tvfTG5bAWtkF{jVkgi2D1<d3(q#fcRew0I8
zh2`>*4Ya}dM~A}d%E!eWR(RYV(ypV4=$5tRSOYnujA4A`2H}a=eAbk+r2dOL9}a~J
z9#t>jfck!GvuVc*OGhlUGMR3KKL1?enw%6t4Y}^xY9$COxjwRYg9@|D)L$@n@@<J`
zvg=9e+{x-@iXZCgyWqPYaLBH5PrR1<mwUfRIj8%FNG)$AbjQ=f!j_=Y^#%Eg<Z!@a
zAwl5A_K8NF*(5p!x<kASHdT4p3!eP`-fbdn`Zz;uktcxRbwK4X86Q<iIHCQ4qNHkE
zO*ZBq(f;810Oyk!Xf?DbQ*7xG0(Di~k*j9mpR7~_ahp}E!&;zf2k2t&U<Eg<(P%j-
zn=lQTLPhV{&7f`9)gJK8+N0|sKQVBwhR*Cy$A2}=kbQMyUY{~cfi+-xp$trS*<h}#
zsnjsuNE;$gSyofnJx|b1PGeoS^zT_5d~UZi=%vZ=!Ge_@UN9==)*Y-w6X#3!Z>9$Y
zOuKvd)Ef}fwu$*YY3QnE8DjG1Lr>0di<fB*Nim1^R+JxZ-brjyr|=v+ss@@iDsC_Z
z!bpWL{TZfDGj}ZY?qn%Cl2bB!p_S@C3Xwr4_upTyHVzrfe72o=v#vE$R_;7}YE>B0
zX&BI%bKq=aKgP~r{yOKliq6Z&YUHyzq0Po!!SW5#U4KRt5b`mS8Hm}(0!013#iwvq
zsD7{f1$y&W@?eZ#ZYs0cA~d8woAv2jhj_JXuw#NQPkC|sMe6Gr<lo25Z?nC6ed;ax
zN#)frEn*(vTogJ6H=+ji@1T+%ScCh5WqS1^<*&1{*F$kEQah{4>1CvzO-*$BG`<nC
zkEZ6kobZ%|WE({U+Je8@JSO=fx0k=h_R&(hTt37;B2ts8@yLsmSl1GOUytrtggFyE
zs!Mh5=G(h_hX~0WGclgL9{rl}^yL1ixxHJ#FpcEOO(YW9=<+~|*u1*?)Fh0<xV7!#
zlVS+o@-Xnrg7s(?tMN%phi6IgyZX>-*x~Y=xyu+A<QVdW9rcHqJdxtlp(jb%Es#;)
zV()s;Q`KYlB)yWcK$!<JRH~P5q+?Q>(^Zf!L`k*bCkCw*I{rAu8&w!&2(1!bIqAgR
zgH;_?LYo@hr6#N{5*`ylDaw4%Cn27|s|fVJvO$(0p}E^gGS&o*NGS{@)VbeBEvRr|
zh$p*>G`#sbhPS?bT6og>34n0ejTiOs@SC?6LO!}o`z!PfA<G0KrAu%{XGm21W}^7|
z8hS^9+Wm%?H#ibg$MX>YdSdSR>(f}1G}dI|RaTWqT?oN8Vrrc79a4KQE0xkxS+<0W
z#7Jm`OLnkudBzma;`4nj!w*^^0aa74RK5(^k0PHGRr>Y@cFR#X+)q0C{^;L;;KYDa
zp82Qod_Cb~R|ahn*)UDpFQvB+hD!=&@`~njNac{Dz=eMYFk0HT#%5mFMl;AkNT3Py
za~HJMjIZN`VSQvkQs{Jk<B!8JRsD<_Z%rMEm)D}~n@2e}s5HmBzgZpcMD~Yi!C)j6
z+5}}8Kmc<iwU5S9pI8tD1U<rml87ZsGWF3oo0Gua<+>Hmme^-Hc*`Lt2uh-U3=Bfw
z%!KXY$oT`LKk6z6HcfIREYYY>9jEScXR4xxtLg@B3m*uqFxt<=ZR;DQxvrz)mK)fY
zxQRBHHT|0~V<NVvQ)7VDqo5Ru$M(!#GEe^l$ey?@tw6?tfUnTp7c(V4k8&+T<`dr?
z2|qQPS@knVazl$ghK@6h{#pMujCQp{&=uU>>Zvc>n_1NM@y_rZ%_wA1-&zJM$;p<B
z^f}22NL8#}qKD#=Hg!#oCD&i)y~*fe8j)c!pYv}(7ZCSXa$R$`R_n9Qu%<1!ead24
zn{OtCq)R7JC~5tB($iDF=55SHDxK+cB_B0(G+K@X++4z|$UkK`O6^IdvV!vB8Oqvg
zUJ|#O5{~1FM-x_2=rKtkPJ7nU`nk|=C|A&2{>Ljx>f6sVxb)8{3FVi!cUJYI!?@cp
zM9R3bF2Y4tAwCx=KQP%d*vC3sk+W3o35STFDt4LzKH$IuMF*}sBkw%#Wcx-nMckUm
z`LxUkcibeN#P0!=sH@$@fU>g9dLX?jwB2-;b@_GIbd5+R!dg}HCyYaQ&fRTnlu--_
zlGCi$=gWcE_ueG8C$xmsI^#K16nb@Mzs*kACKtyg%e{~&W^JqzNRjcNUJOixAd!Bd
z;JeQ0BeHCiX?73+v+oWwUdDXm26@FMe(M~@+{IxBC+Rbd^8wg{#N*kEnoCA#>TxJZ
zh0v=8x?e;>63SNxBmR9Z|LOM6Rq3j*<e&`)p=5~@;Ay;0HJo-zd&oG(I#eUnI9J*c
zW2w3C(1dus4Cs)WQDl1OH>B)yX`lciIO~*I2@0f%)w}f=LiA4X&0_rNzhptvNzu~g
z$=_2Bv)s+oesKZT3OkGePq7VK6D|*xf0(Oe(USO_qsdx?*tM?W(s|PRvdYz#M%t@Z
z+ZGRJ)*AyQpw6o&5j10cA!$pVbqh+vr>-Jc_b9CgZ=LZWAbKb;k9s*HtxwV=TW^|6
z+(NEkQO|PSM7_O*hJnMsUX@~D>7{R@OT8A~%U1;@L@I>kWy9e*DcHMEZMAB)VpBd9
zBryHQBpdB98&MzygkWVjocua~K1q2?3QHTb6R2u1{$o^DOa*_FERTk0%pEN4b@OW*
zw!4d9;gf@V)Iex89SK8lI$W*)v&`hVyX%MKv6gpD455*H-QGzUwp`eHur1%?f_;!K
z-Jd~QIo=eZl{jpC|5Ny}Xg7w$M?nxJ(+Nxg2(QLYCVj0iMpC+7yR~y4VVkwCecI#i
zM#u8{-)Z|C4Tx|JPMp2&%ANG4WB28O#pQUi9_xT8Nf-9!MD(qPXtDC687|A9-)x1^
z4>yw)XQPW+)1*Z{medty40F94;do4p%Cd-_C!zXoD)1M_NM1CDY-sL1j*l#Cmk@|%
z8NbDw{A&!>1hL3^_w@vb>z0=;RQ4;`6!6wl?r-*7Y;T(EY6_(->Rxe-^mV;&QR2+P
z%{Xb0m*Y`YZ*!T|l@nAj4aoB%!eNhRmGAWuPWpmP2OgSCye7a9>@&5};)RPg!kL#@
zvrJi8!NsJ6B?E{%{bcXkjYST=h=xZW*aK7uS`+g+y((A2K;+ki&Bz)>nL_kQzq`Ff
zihi6$S$>7J&6ebryx!+h%i`@r?XSJguH_eH+d4rLx&Ho7ct3qrFFv&=WQ1`N-<-J0
zBuR(d+Dm&frBl7MpQTlLzvzo=c*mpBw8I`zMIR6f2TfN)ry42?cC|LPcDRP<wq@?;
z^JcNP=e>Hy$MEXQgEu3f%6_Mo(Wj0tn3-Y<UwCCal>d;lF5n`p;;h^JZop(lVXHcL
zPKeRe=(Yi#LjY|y)GVv5RoPUOu~Czo_Gf<^>3gmZ{2{)VSj-)=FY)I2O2{1f)wH7Z
z+CBqJ>)=S?yhU0xdJ7Z_L}B7tRtSB8%A5sn2zx2$;^#qCLyjD=SFN|3eY4Yt%((TJ
zK(|O58U%O@Oleh==9gLt$+ZVa+gV+t)M<twgca0(y1kwHH^Nuang&4#S_(oRYak%b
z{z)ucAAhx8asqnWSozG~1&y2CY`KYviPfJwY>6f}TiSB8)}eGO*!Y=`C7JodBGXio
z(Uj}+2zc9$>`7nAz!wI}@F8Z3gPXob*M9sqT`qtA`&6~(#~D&S!$n})*2K45{#THC
zYLh`hH~*ktEh+@WO=S$(n5%J}J)5qaDc!9e&*QY9uU5sii5Sd!N9C-$BhlC}J^Wzs
zhuh=YNnSo0@URejN|c?Pu;Id7FINMl0R7?nXDcZ|*OTsQJ{-K3aLn8A?8_P@^g1HS
zzWmkQ(1snW*#_G?M9s8ER6ebb^}Lg0zp1>JeRQDinxjGwhVY(91x)LCH(N>-m`wgu
z@cb!iL?*yjN}t+1Y`p-g@Vis;^D13-B20}4I(9Gklu$Q61eZ$dxK%!8dT3*Q#pf;L
zCacWdo{nqB-b7H8<#V8<h5G7u5CaqZlO_9dG<x0TJ!9J#TOEsC&rlK0b%fb+Pt-El
zrL8%ZXHwBpq@YIMy@V9(H)}YopfG09b9>VgKD|%k*C5lukCOpVstL@5luX!J9ZWs~
z*qk;JM1}<;wbf7;>!%x&y4t2wsK!N;@!Pw9_iEiZZh9i*9%tyVsRvXycjI`;bZp1J
z(bId5i7N%E!nWx41ibk`a#hRI9dG7rH@K52d@*fT4CK;~->${s%uX=z&z~K*F!4#g
zqibQ7!`#L^DrK1fSbIdX+Hw*ClD<sNl{M?PN47NZ4p-QkJXV|SokDPQv39Z1IU1-q
z%eg-9(M9`nEm%((&TbB>fG|!f$;m{czLSFMVGN|D`PGi6xR<OibBv%lfGTH4gV6NZ
z6_27<b;RetSnCTQkP>YoEwHnbm&_akG&;K<%;zlCXz~OJ%PYsZrE_EfaNH~q#rC%W
z2}B=1U8b)=3$~|Hx-hmqtdX}QSsX8ei4(CC5smf%2jE_sJ|>I4<#y+e$xBOz?0;Y_
zU~d5-)!iC?Gy=Hg9-KyBs8qkFSOQ(uc1}o7?(f%Ge?07-8iwt?(BL<r`u?J-#p%G4
zIjk2%F!E(TAT6&p4|uX<7x=sq@z;NFs>Nbm6KJ(~Yuw<LA6P1yYOK*6HSXed!tf$m
z@%qk-*qN2e3zxKNBf6(wDi5`m4DxEHbK6fQgNyh1ovjp1kgu#D@`xpEn;xHNd7aM#
z0TJ1}LWVyDc}ISoy7m>^Axnn>1QPXlLVEuXX#46(44Rrvm#HuNaH!^@)l#RaWBN;|
z%aq!W-6P5=R7q={>wGAkUUTcYOunb*x}qbd1vEFmIuX^O1H5d)Nk;y_sdx9?(&HKO
zja6N0Lqh-FQDbn#A6x}7CEml|op<7e@IJ>h^W>I2li14x^_tw@l%!tZeQl4Le>!EI
z+LHyk-X-$q1R*r@wy`B#Q5*>&E-qLP-(T;@f2;ZXkos>x*0X4J+H2P?s8v=FnA?DO
zAZED^)k7Nv<W?&R9_xbD2sj81z$PfF*?ao5XKj_GD4Yw1dwV{<VVCVzq+44xc;^bJ
z+DjknV@2I>(m!3P$N;;;J31qz$5X<vDTNg@)z)?wv@i))0DU6Xh_w!gFl$4Dy;4MJ
z67w9=@~P<OBVK21H4Dm?O-*k7NgYyQnVY92iI(>Uy|_HqRp_}c&Xorszs1K`6nrQI
z=)IKWIWqUafU2B|l-s?`gmKWvmFdT3gYS3I!yXV7H}N;~-9A`18d^aCb9GmNa|Lce
zO-c-MwqT(<6J-%S)|dk`-SLD#i6ejn0Gc|eYo|gDEG~bT3Z9|qK{DO5$s^~c@5!KZ
znPbTGX38yd;{<iW{2+^afnWm#6(4URNeO@f9IpV2G8yRi44xaM;@bP*cijB;0qXzr
zAD7JUSO*jSp{Py~tc1Vmc-r0Ruao|4A=D4~h0*!)13*;{)p^~OqcGp88j=B!2+>}1
zu*w<2TB3MR3^?<5tLN4A&wBE;Z|g*N{3Yk`Vs$;XOLs*&1rEzu#%1$4wJI7<TuEaa
z+Oi%BtBOylL7$y|{T1!oV3vJb8k^8NImBnXGr?eP2X3g=rb`N{P-u%sqleI<$-t`U
z)_{A0=bZahD7tO~u_$32Bw-)vR1h?`zs)1QctNAI7G)pi;jiVVvuH8S_E1E@q<OM9
z+o+|pt8LmbVsd~*w&g%2UOsToOT|?*0ZgfU1NKz;Q5VUGSif@|KDmJ*1V-YCe7SwP
zzs<Jmw{hi3Zg6ymq#uWCh~+y`jZc;FjKBV-s1&KJ<Xy^Kw5qrPob&>k4pSuQ41AqT
zN4h4AEKfiKr=CU;yk}}wc)HO-Cf>I3!*jg5A%3hV^>qtEc2@`(^GxC<bzk@g0Sh#i
zpqo`p#2y!ry4}y8y~AATa4saxzy1o2V(JnnrItbW@zzaoO$WdBx+c+ra=#mig6WK@
z?)DqFIjQ*H15po@YNWolg6Zr?PDMkHRryvO-}kI+8;{C{zpay92(@VB{A60n>c2g4
zUx&`d(4ef+mVY+MrRAV_q`yYpw%5$#ag=0`U4tG^mMC39;gL}4jv0)HDnoGOiaKPn
zm{po@(!l)?&#R}G2E&C_lHEv~=Qd_!D}qX|O6;sMP5tx=>9I3W!<4|AtoQ_vUCXL-
z_GKtYx#WP@2<sY|{3NqfY(4cI@cX{!iR#0ih*P&$&tIM0A)kcd!XC%=Enn}t=`y$)
zRY28vL^?b-h1-#C3O}*t(WjXk!Nae)TziEW*ZLj7U&GsxGXVZt+KD)~u6q`)sZv?c
z)ZABa7s@-J(lD5GDF>w+SiawJ8?XOfUK<Ku6^-c<Af@(R@&hI*L(TG8|2-eTxjE(E
zsVA&GhpbtfLH+$5REj>A{9Kyq00w&NO`*rt)nUV!dYQOdX^plYiqF@UaVmi7Iyw*!
zfmv5W*}AhWu;IBc2<m9$f+E&;yY0HGaOX6Wua>WKr!dcbDUO#=sBNa<H#?FmlfE#Z
zfKTef^9?e^mJ0aon3iWbS2Iwb2gx@iRra?U_jY%;4n(_T<Rk@myc~B~gLvP)8x$iC
zC`YZNE>Ur)+r#<%Yd)U#ye<aE2HDCV%MGoLld5_o+u?P%<!|~dTL3{c;ZkOMnHt>J
zMXQf%u$kcn--PitwvY}hAx$6}MNZKu-GbC3C8x(VFczX`9OGtB7}w7!-TL||^87&i
zOo49uEcc|W!hVDbvoz}F<&-?{ZZctG{~Me-jCUDGNmS+s$0<|Jc2SU@<ycw^n#Ed^
zObH{ZlVPCI<~FtH&f1T5ZAoo3jVh37bhvY^OZHjDSq2E>)ng$WfEu-ZA)a*S%O>Zq
z&6J=)*-F+2<#&oPsuPA@>b@Utouz~oj861fd9ap?9y?t{zmnoxeN^2)L2ZbjyU#jZ
z9@jHxgtU=}GOXkc;T|nn$ioy@LVY7pv8iN%4Jjap*4v+fUmYPJE&d7aXh<)vC7)4o
zFrB$oG9S{(fO!CS6}<!9Hy~M_i@<yAmhKQ};~FtBPk~0bRH$ozn_fY2NmEnKORds=
zJe&=5T?+8$QlXFDH_`oCVEe==qeZo-L!zw=>jyV-PxLBj^w-1g5<H4s%XAq!Y#sqF
ztZ+iSpKw5rlKo&n01lbbz}p9$HGe|5QU_SMaAlYv-e|_7e`@Uox)Arm4iHYJf8zZz
zb(fS{IVfJ4rjBU0bz3UftFwLPk>#8G%#G&^(MKgdK}qk^1-|z(8(!%q6MiVO!@Ff+
zTF9;7hXuV4<!6o-HQr4Ab2l|7Y^MB6z3Xa`^^sxs<T%(l4$bmqa{sSgq+VD4ljgR7
z96|FXu^!3P32}D82z-r+pj76oo=k{orA;kJw5R6{pL~Pwo0WBuputRK<Ldh0cXLO?
zaiWz>Z1;NQii=US{F`@pank3iqZwxPyT<fJNe)Ztxh}%<)!0E5I}~kadG~&Dj$&}S
ztMa49i%)Kio#0*@j`Ut-;i<jae|w^RW1eO2&NicAT6kelA8S|HR^@=-(2b7SL+knZ
z&%7~kk@@LMR)7yY7#pTQemv;`TylXD3T9E1tAVDuj@k7=DOVR$q9Mia+9>1D1L*_7
z6ER`bBp^ho7yENNM?LvQX?}LxzR;0EvO3@8l<&Q^W>n!NEwuVrmZV!wD(C~<?ojSx
zYK_pp`z{9=lexOgtP&?((V->1fMAptjYTnT{6}F@kL4J7ovqzDxw}L?UDuH&XD#f&
zzXd?akX^T->b)!D&7pXmKp<=cXc_6QPTbkKbVrxvmszP5?*P71<tH)+^ZI3$gTAXf
zV~oaWoQkZij14aly4{Hb15o3m-Cn^g(2bn6D#w{pMNnf|rn#w?@g{>FQ=;~LcT00_
z*XF{-7~<6!+AE(FZA688YOJN|e3MPKrb_oX)g?Bw1$D=@MYiVVI&Y%B72JR^5C;2|
zoLBl!62q96p-u1y(EYx>mE{M^e|r0rc|Q9q+3p`fR>u}eOwHNq+%0V%EC&@o%ri4Z
z18NsA4vd$H3wulsA`Yf1Y6Ko9gZoaty2y`>zFv@6u+egK;|ZjbYx%fjHk4+LGk5gf
z=tye_O1_K@<G%QEc?G;>5tHppj9lHG-<A(u&lpf)dRO$EVL`%jm_9cho#fLrfEz|e
zJl_I`gYNxD;jsU!tLNBKK|j^Pro4n+;DgPM%60CJ`$FMSbgo*2MgP;LFJ^}8M^2q)
z_wAWrSC!)lQbZ_KM%B7`%(aK?FDj|_c?V{WGuWS$Qu1~4SwMytEfrh5lf*uq`M=vR
zWACLR{LT9#w0v8)rz+1{?qJw(qr;P}tko^Ib7Df2^hBmF)VT-5))96l`i-P4y$CH@
zR{NQpG$F*A8Y|pClzZ+p#@Uo3NBB5ezqPh|!t_H!$OLQfDthp5_U`)mOJHD9cOC-7
zhM6X!*q#%>(aI0ERS5Agg(*c!z%8LVg%nbBYjbRB@Mi$lEIPhJ7rCfjugZfCwJlyK
ztr}!!gxu)};@#~e6dwzbWI~bKxWIvY5iaZk%Re~DB1>L6%8+L!#jJ#|kaM?epOxn0
zMY%ysj1-qp&=5-NqFkAWtW-zXWu@HBCej%ZdH1x44|G*}5LY@0&IwF-CyZ^eg^s6p
zRe!BZm_!%xAu0w&O_|PET(dO%Qw(uy_E+4;G*K0P!hW11V&xD2TIGtPiC7jdLqxyr
zSEz-ED9!{a5dVU{vTV~}7-Av3{m(k6;Gsjcz<_CnSN%W*zbZ{^|0*yvf3?QvV_3R7
zpRuhsd{0}nI22n7?|z}kT}?{t?YiID)H>COxw~b<Kx$x$J3?w7SZX$&itZ{t$x*Zw
z;>65~n5^5*ltcHVEYIoBuX|QnLncGRYcU@zQxo8GJSs88>M8D)rdUy!tE;Q@L>v-@
z`nxCO^y44j>;6^2JthtGQ&y!UTz(R6py;GI;!@LJiCg*>e(FDpBG0%>&_(&te-v|T
zE3@ImDg7C;5wUg%0~w>UoaUJXUPUAuQ93Bki0+IH8?^#8GZNMK2^o_Z=DwPPAKKeA
z;76Ev_EmcVW|u}Ph>bLm^hg0fqzWO*Pl?en)xM?g0xe2dn{w@uU@rN~<Z4~#poe+N
zx`mTRN{=~)C;g^Hk7PaFMOMDvgT*pBeu6c`HN1Lgq5m|7qvVeUU3ew$i<+&Tdnr75
z84jgdXuotU%J&b{7i1~+y`F64c#$jrH{bmAK#%fL9<L0)K^}Y2%u7^2Q%Hb{p~^~j
z7kzuo$$)&0#nRKnVlr#P4~H34Y07{DcDJ#Uqv!90{?A&@rkR*rza}GV9k_s%g^rN;
zv$X2>4rF)WCST!V5%ZBKx~f-Rwq*Uh!r~q4SbskDb6ZFdooVLH331CLaa_4i^ywS>
z@;wllF1<TUlH`joU?9QqBC!=)2!W=Hg4H%m!Rus)F2)9ncj3r=X`2384>|*#a3MVh
z1plNFKd%t{iONdxF<(I=Q#Zshg1TL2;;swRZP&m%zLsBg&Wm1t)l6pFcT=D=xxTW;
zT$Aynepm2y23u~}L9q28GFzv#{Yc485%tL~qm%_Vvgk6gIOV!EdooozF~Z#Slx(VT
z3n4zk6x;w>FpKbxFq3QK)}vrC?6@nwy#F5siTf$Kl9YaYOmaoKVqct?wEVn$tmO;+
z*?k==p$5EY`tE56VVq;`3l-7SWq)9Fd~<j7{xk9sv0zWd@e8!s@CPSJf8{)~)aAi1
z4PSOfuiHK1x)W4eHPs#Y^E%?!LvMrvZ<*_Zq>-XODoq+uVSF(4jwzVJ>Yno8U~0tz
z&Rn=NCet-&WzSx>zBy)cTqv%8eXq2|F?l0>RQR!zQ?S?@7vp~0t;xtr!<uQ^TY!g7
zm#df=X?<pK(cC6q$M9H#)}qv;(kP0(R8Fdxxdg>?#?{=}s8WY{u&71vX5a0ebn9*T
zqe_;cJCs~2(Ze6Ke`9|SlIdRrQSP4NA-N|${Z-Il6M>%R?3I--G&T52d(xxrA_FNs
zAJI-TlPy=l?C*%Kh`Yp_>3Chha79@9bMnJR^=kyZT>P&ARR=e(8mgved#C=uw2Hx0
zr2(KxWl{+9RDLO{_;zO*C$?5;L+$%sW7=8z=+i4D7unB7)q14@Ka3K~4MiR#wQ?6H
zr9sM1IPUVGsaoVr%H{nbV=rd-hb5DW$FApiZzSr>VwYxBK8I?U*41S!S!q3NjM-TE
z9QB~;Ym2j*Qw*Pe&hFgelfQ47nQY0*%PXF-%92FhC^RkWJD+z`f7;yAo`-Hg3tmon
zD2{|kR_U;AF=3B$N>?nIlcM+BJsyvgs3ncDntryn*fQlY<F>RMDoz7S$o6b3tvc9U
zdL<_%Hm+URepus5|Cnk_f)hgqY;F)z;}z+OpRaybRKlAE9o<I3_={YE3vf<TB7T)3
zHPW3gdUnjGs3BNM^QbA5ySszNA%f1YTK>{FSIDhoi7tIU)YezvxVd5TVjYE&u(Vun
zJ&_BXX?;uN_-S;kw=|B^|L9{L(2iaAhy}r`bxX!y#W-B7k2<_!8&7qS7_E71SKp}L
z8EE^uLiUY_aWE+MjH8YSw&4K%5OFJRkKhr))s{M!49q^;ca3+RHh*LZwR>^UHp-=U
z>+au}*5)asCuf?coO!&bh~zaN$9pf$1W}p!^WQycC`U^wYMWOBlVDne^1i^f{qS;D
zhU4Ng7kS1Ko~d2wmt8-O%&xPh6bP50+~KZD=-&=%US-mdC*04!_50ctC!KXH-F=hA
zFS^*4b?j24jkRoSo^rt2!xX;`H!?ncbB0mbSIRwEr>-uY+k)qss(8UyvXv=G`2^}q
zs>c9ryh{qp+tS!XXllSS1G5+lYn`5L;K}7p8P|xk*GbV_P27_S=4o}^SSYPwy5bNL
z^e~gE`M7wskcDPL*5vm2hby>Uik`Yn4<8>rG1=e$E+sH4pH48Wml9!sO^v2Y1*To!
z?kXIpjwK7z#-kcTLh1BpoPn&h)ZOZb3Tlnb5x8r|K=e#~@^5s4EWLWtYbKzn@1)Fj
zUH<Q_XM#gRcEKFtDdHEqA*NgAtfOmbD+q`{N<%rX?ogM8_7<<2Ql)%C06OdM;GmP}
z6`?7Xqq~|@dIjj;4LQ}r^TxvEjb6vW?Om2Up>hNP*-3DmTh(eopM|}gBBu<Q6Bj7{
zz*3gtCMQTt_Tj{j$S?c-Fd~6bivt{2*w6%eur+ks>)HH8_}fuaggSm<<!!24LE+A3
z*NpzzIRG-(asD!?&F?-$d-3EkpxwS_phi#ef4(ck!M&fivsa#0KH0orvmyK&3opP_
zs<}zd$K*LHFQG}FC^(bWn!z3g*`U&}gD|XxDj;bBHgw-Dd&3Ecy>k^o;sqqQsi0yM
z`se!7dgu9B45fmXlI(?&La2f%N#^|30j>qiRxi|}RTWflbEPw{$?z;QID_{@tM>Rj
z?c`t(reIwHhzFK1v$J%yVzk(gTYKZ7Bz!jS)REjys^0YbLy|M|;FrHQLr%y_S1AVd
zit~J@1Fuz{4EWAs#?{<IrH<MzM1nb6f$=!%bWDnfpjC~`QqBug9&Db?*9-=gm%;Vk
zbzyv_bdjX3&5E1e{~nHqUUYVbBn1=$l*@~d5I7=(Blb^_3O04?bkg}+p%QcuTk(wy
zC2xgMC;&sfqtwfm684k}eYlUx#hbkJDGL9GDZaZ3Yf>!_Ly{1AC;!-w00af?PKYI8
znnsEBOjpu;Qkt11EmXzmYgaV(QB6~}ft9-I-6+LpDW?=E-r&i-V$Y@sz5NGIL!VP%
z4>?lTzo*@;7$$K>yvbr==E%!SkxU0qmPex7_3r~I?6|$ic%h?YHofV+d`-dMHaJyp
z=I@t}>M43zuHOr~iNP+<*?%@NBpUHTGg<4+MeNxH(+o41(7nTLiHp4No@QbTe>+uc
zdyb)6;oacid6bSCz3KT45<)EM!|iK47<$0bIrhR5lcMi3mN`k5DaH**ctzMMe_6Rh
z2wal;Bd2(V-P3tkS`Z=reL{AvU=l;6;-(vbwIQA2H|sxg$G*}P)e5=?j3l!PJQ?up
z4o+;TPw9UARUNqLN<O$KHO~_ZyZTlPY@RG|n$7AcRjiRSg;GzU6GNK({MqutpzQaN
zwpI2_b+EZzXOMydpHi^R&e>ldOoM*Zo}w$U{adg|A?t`eN4W^npSt$XMyeXRWhU!3
zeFUo<ZjAGz{_yu*T8oSSD3aXNURqI542{b^tea0!$qc&|Hfkf#Nbnp~x#G%nAY@|X
zA_<`z-fNP@G}Y8fRjhwZxjM++?A=}`YkX%g9E_>@R`uck5%!j0P5poTKZ=APARwI*
z(%m@~X#wd5ksOn*A%iL19nwmT&e7ch0@Bj3N!NzNB=-63d*gpy|69M`jdTB;YiH;E
zis$q3^hp-mtXFC~uob%%wNJ&p>fA^MJEY33zm=m@_G$`3xtO_$;64ZDIC&ggJaQ}0
z>C@3-+V)o$>P8A18!J8tI{JHYZ+6IA!c%_em1lb6T$>ws^N-bzY{D(naE<e+a^BKk
zV?^AT6a_UV6>F94;df$l`r2DFDDL0R2hA}#XCAJ<c}o|LNDs>2VC@0r=V<A&BbtJk
z;>|-t+UMFrHJ#%euf4LJ9nFgLCw?4$qk0LLY@QsnwzgX9-E42m@$XY|^!|fv6|((9
zccL>TIt$x&S7A1?5vGxdp9M>C?J$Z*C<=n6_%;-0-NoDlF4~WGyk<*k7ME~_2J2pN
zRv!%8bi96ALE-f3>e_AE!K4t;(f`CJdRA{KphIbQlRWJTp21)x3Qxe43$v%X4HhPQ
z@Fj6$1N&WeDsT^<{k^9=`paUR%qHxPqMIFHhugFjzN5!dfnyEGSCd#=-P=#8)lhdt
ztjp0!HNktf?AXB@&AFb3E~dJjw&n|vR~1jy$Tv?c<LIa4x4$<eeEIYKGdUj3<t22U
zZN^8qBIBM-@x{PGl8~mSyMC;f>!hGNt880YjtQhWGim~nkEXFcJF~#Xi2TCQfbTE%
z{+~Et-V(X~Q453R8^8~W5s|2fs3=9__OKJoFdA)?_{9`yo77S<MQ%iva7r#_tAw3D
zz&#R)JtFTWx>Z{nijOJKv^gG0R%MtKo;A%V6=3|X#y=cwB{t14-FYXMy))DET+N8M
zCPXphm&sM*!yz5gI|p=4fAT5mHBVc?nj2oo-nS24=%~AAF0FTBbtjVe^3Ge=3A#ot
zTWU!@12p}QkgYA?qmw_E_Yut8AvS($33BJ!KyOuL)8IK^+3bb;il>ughDCF^kE~Y7
z;j1YbcVPqIME6|NLFFlwkd4tV>A@uOHaF=}S%zEDWU)(TlMYLKtN;1oM2R_>g$9C)
zLqp_I=byK{$zrRE?JV+?{NlnDAKs)8zOjD3oV!cK{*n3Vt0xp|Q{v(RC!2)WVPz&X
z?6|q?4xBcm%$|6DW`)koTa282@vFuewRGk4$|E4qjcMIN(~s;pRa^1f$aq6#En=kS
zK~pbd@C90()FM1-Jf>^ZNBlXvq~(GZ-IjOfXRZwT;gA4aw&lMm(AQ}S3TKl7j^ZjU
zQ7@RTVOo}uOl7(;4wEfaarMl*W7)~}i!qF`K7+W@*lNB~J1vvkm<r>xs#Avbx46^+
zxeU;_ec<g{cxdi`y4{ubV*fpy`@}!WdXS`D?$3udB@>V1UEk2dl~eSFapLMN;CM@;
z$ZR`5Te|a6#&aKH$G@D;EGFI1?YhX1ios~@fejM$i&Ck=s5@2g^MVs80T#ZGDIZU5
z<aXx$i2pRTMv`Vk>;Y3>?PSv!7rN9GuE=ape^zFMylg{lMxIHrxQ~pg{Q6VyuUVVS
z)fY`(TC84a^*h1xwJk>d?E9>{bJW|;j=8c_f;LS%we0XDD-es8?2Q?pnmhd45s<0B
zU$*X(<%^BXPdz!y!qMBV_a<QYHluz{$?1}eMANJSJoC))pZ{jPaU3psY#KGvP;=<N
zWHETBg>hp^=N&IFf}-;Fi!?t(MH%iyn$t%*l11956&{RU_08WAxZ-?MFVNWU<yQM~
zwV)X*%xfkV@Bi@h(2sPACU<p<2e+)3k5)h*b6<D2r3h|!vi}?#Oxh{Ddf7>ap4(od
z*Y;~cFMV-H8-HivXiM)BfiGeIK2ZE;ReZ)f^+%?c1h;yaGkug5fJ`cZ+5F%p1CA9g
z*c_t6Qud-#`>wEz9XTuy6-X5nW^mo*W5pjGh8q*a=d>U8XX>8-AX`I6qt8QO3^Il+
zG^~EQLOs5P3h^g3HQcmwE0b1tK5-u^1ka1pV&g@{-BeaIMb=wSNA!CRL_R4|&n*Aj
z`+Nbq1%%;7?inKu<(TyK-f-m!=OWCK-Yr|)g$VfynDAo%Dac1a)1y*y(VcbkUBtvB
z6>s}PKTqh_dxe1z?(P};?k~v)*BmNtGOI1hzs{JVKG&Zw5NddIJl?AX-K3*JN^!Rx
zaE!cti#h)f&wQ?~%MeX8V6j+-u;zLDt4p)&)pl+M>h0py3gZSiXJq8sP`crvW~*r<
z+@4DsW99tM8k1dd)IrxD<fihbs}tVa;$Y?km-CCbBusqoS<@!^zEmDhSDhJh%`j#(
zb)>EpGO3oA{(k-$E--Q@N<2QtWY)km^UP;`n_ss;JIYnpX3@Lqu_la%F}1^cC%vc?
z1f+A>STt!Ut-#n0G5Tk&L`+q9csPUb#{_4O1Y!)`{k!a1pZ+Fg{QPq#nuO_LZ<z;%
z<1GRj1*OQR@t;HhVq8brMO`i?fQiRjtV}F7K_pm_i!(YLc!G>5+K<KHaEeINE^)^(
zkxjxU`QeFb@T?n=-134N=!WS2i=rc9njAyB-36#V^!Hxg-w^MuZ-uuPFx%ogrV+=g
z-X9+^zT(`XOIZHIY+}WkW;FG;lAho1`)lt%t|be|v&B+UDLR^~g&T8;;ur}thiu1>
zZdz1z^n5bJk|qCuS|H!KMcR&*tG|GDA+FEk{l#np0rp(@X?f>FHiHd_j*>`*bd3ae
zf56nJ9sTG}QdYX7ym;T;UTWb#NpCR}TXjjF=n|w3umJGpuzX|&qDlgxeb5WXc}3JM
z<`m7hV!CAAEmj6r`xiyKo8j+P`jx+SI0Q@~12ekR_2(3WU=Z1v_bn(4#<G0vjuyuZ
zfmXnV&M1!r(Bl(Uix45$m_wah?B<(pcw7GIWjiNX5bV__3u-|*o~yTXQ6h9C3$y{u
zGL6IY{hE4DkbEZJO6AYPl^Yo5zqPyRR&xsbuI1U$ONZzrpxF-7iXZ>+9+GdfF#FNr
zmyX+*?Gew!m(`z&)||;0q_21Z)r56QdW$B4f;65a3O|Q#NI<6PCU&XbXqmbYe|!2p
zjHNhLWAft=m80qFRKESO<}Y~f<3j`ReDZt`=1q}x2_ZyrN_tlwO*6_AU`s6387+ua
zQI7@!2*aU=olsXbFd!pgwsKlv07BzhbFa^xt3z8KX7?gT<7X0F?%oOGv*kw7$4ZSW
zAh*}4L@0n)KdwbeUO@vYRYAd!lYo#E+f8ku;c=n0Ik%K-qgs+8J`!bn<?Ul(eHBuZ
z0((Vkt@8>RE#K#Qna|3$`D7R`9i5$!!Zzjs-P5oivQgBzCPRjqmU@rXDM-BiI4yh(
z{McdiC8&!fNyF<jcg=rhN8#)=Opm8t%5FVz2>a6C--o;d4dT@JmI>-w7$UT-;mjG&
zT(ba97#tvNdS%chBRw}%J|QXbW*j}i_EY8gBj-bbeGl$e@pLa<Gqm`UHNAHm{N-VV
ze=<!(zrp^$Wba^V6Vz_A8_RA=_3w3HPD1hhM4Wcp22=F!`1g$pc3Bx8McLz*BEIA^
zD@#1KsSd2rANo~gB5mLe(=Bn7Oq<!@t8&RdzEG;}U#trqc~|t$b#c%Hre*4-pLftU
zV5)Vr0bExoZ5iEzojfRal{Zd0{tKmxcE3;v);0k)uWK><Ip1lF>&yBSz7&8irVJ#j
z8ofH;OqO*@@_LjE`b)8`GdiS42A;shgLmm|+p=J^)zHo{m#ZuwL|HrX1T-YCH?-M$
zaPzZ=d9D`15D*}#%%J!5S(4H0DOVF*+oPV;B|Bm~_P%%)H)Y=>bjk8>wOERU1S3x*
z23M4ezkyX=qenVcT2i)y1x)5_HG9HzTPcU;-ue#s?w^TRSVq@KFv=K&=%J&IN55eV
zbjZyifoS|8EGtU6sG~OwLV*wpI<aB><$<I0x6GABN=3MfL}q~ky$Ewz{xotoCYuUY
zwO%L+2PeNr$^LvsRl|QFCa^k9y!8i7J*=C@w^Ei?b~GR~znk!_l(<R&8yx+k>DWnz
zAU4mM*PtpgWQ4w%o1$v;F-cnGx{|%&Z(U85%#i=^1ao&gu&RKqnk5e8RW2qfF%JFk
zFS`Sw5N@2eeWl>jmiUS#sSI>pO9pyZ-`v&Ml0n6y5|j0T7Js5({infG8}7^%pk0>T
z1B7?d^((eYoY5#4-wfS*!i|<^;a7mRSYW2KvlmZq7RM!Hx+u25VMOhz+}z8=FCTLW
zhT}a&ZfR32k0KUpC<@CkA&aN$lu7xl%_ZUlBUdXSzcu^DxE>bs@PygoghYB$l`C$+
zwgf_kix><38zI4tZejTRy+>3DGV_(3s#Np{Pvt>uWle3J$xZN;Voh^ZT$V{^wvEQO
z^Y47mR9vHH#dh&xt@A%5FsgH}x~7iO6gztaDkli2NHwYk1~ThLQeVYHt#Bs!rq#2n
zKAYv^C&{DI6tH~-gw~Iq=+v0^R~!HyLsTn(ODTaZD-q#*fzE!EJXDtJmhj|B)(3+_
z$FStb>`Oq<EosQ_h69h%q|gHHry9F@(%Mu_MRcaV3H6?}`_;dh+D5$vb{u1iebXyy
zO`ZK~YicWM0Ay~?ok}}|XDx9ZOWN0G9>x`aucHLrFM`!}M>h3CWg#c>3^+4rngZ$3
zKMPWqqQo7UKmmR^;L^3@17EIssTc(5Q8!2rJKxi(UZ^`?I#<>bIYp{q<Yb!4_s#6#
zDUg=dT)W&3{-mJ!5?<KQdlCdY>F&lTRF8t}K@O8wLtm@O$|S5T*QX^y57BZ!;^fMY
z3SO-byW&HB7BaaD?Im0Yh%~OP#Vu1@<(IKKQoZ=&$n~^H&ESEOSN}78&l(w73-5$n
zPhHakxB<`?ibCY>Xv&!bc7e8TwA~7>EdVQAyAzqV+Iqr=B7XrDc18ybxBr&#WM?B*
zw0`PI^rRN`qolBnkYYpXz8*ty6_4RY>R5M)Z6~pqA2AN$@Y?pRbAI0)I|rezj6af$
z(sXpB^*=1qg}%=ESdEfbv#uAw%;N^}LJ;YNE|y!%JK{M-{b!4&$u@V^9byB@b04or
zQE4ORV?tf%3Ue5hO!`a(53ky+(b5GB)!s#l%9-Axf%R>!C|F~f=@JyZiohO*80$I^
zqb~fKl@c9Np|~N~T{w_gUk2N%I(uws>&jSLbe+6%pA#f^+>Ga#WgoIP*#3f4Y`g1G
z)x@)gcd%HnpDtA-i$$qLvkgaasbT6bm@Dv{FK9a3yD$!|9GEyE8~3cf&>)kw#_EZe
z&0-Nai$Nczl{zqE7*{16xKX6j%$lT)O*~|K+C@VYdZNr;NC{N$Tgq%%31{V|egM+}
z1#!Kz(0h^_FwWDKso<xo!ZE(efd3HxQd9qZ&UWF`5;r-gM-kELyAmgO4Fe8ad>@~@
zzo?s3ASDa&NLcJ`2p&lb*&s)W;0RrbRIYVTdY5tOvhKA!XtpRtNp7O?pSDk(x*JlL
z@VL_~1jx#(Y|ECuGd$+i{q%=fjO*4Rl%fq;AP}WAw(oF8M8D*>A<kwQ78j?DZ<uxX
z7YJg^FqJ&UP9(;xvzDpkAtd}_^UBpi`zP(3a&po}`k`=DIdfS<chTAFEU8rsHXiUM
zg6{Ko4Acv4gB-RnxKnPK&9%xJCX@F44KL-8@UEo}Sxl}5(d$XUycoZyWKhImC=jg!
zy>VAL-!VZ*9l)^YehS#$Xu(or-l;WnYI^9Caz0{{T=B3-A+l*v64VK5{-;>=6><xd
zOLQ5X>JdfV-`<(E-^WCzlv6x}CDr!2n9M6rO_%DSKFuJ}!i8Jqf9!WU)zR*UWI`V|
zd3`-7ezu8qmSdu>v`_)jigc*!VJKX0@Lu5EJVbSi5XZ?pV+E`0{UyMiHeofl5_e?t
ze)&wg@bx5&#vO~F)N~w#&#P&&qsv-PMQyoOS$Xquf1vf-Vut7fXM+NvdxIWR+5>qh
z&$gR}(uhRv{e#8IZG%H}f(*ZRPV;nT%}8Lr;xuVwqNQ#bEv8Z~F5dO_lUW`a02B-M
zO)~}>#8<Rc$r)*R#qI8>ADbi~aiQEj^r*80_z6g>aFA7yQDvWTD2sxiwtR!VJ#tkw
zbfLufh1+YyE~%y24+_CqjtA`#A+9)PmLE=00mm({BNTyvVWEIN&pXZT7G+wDb09+R
zq$UPcprbV_D|814aQw6aVNA_E`nqV#ZF!v-#lWTy!N+)ghnU>Qgb;xZErKoe;Jp~X
zEf!PVd3a0CoY{<20@t$Z4Q+$Hs5g7}>?M=7_WomnN68WI-z5iw`T$Kbkq}OVHT6gq
zPKOS_Vc^R^J?v=KQe4!Gz7THji}P-PgCP=}u6%?)KD0E<rpkU4s?q0+$;hqhIa3fA
zcDR#?nOX=ms*5W@w}-IC!RUa7ReHZojS=_D%33M8p<T8D33GG3k^{SI>JekuIubL8
zkl7Y`;ixjz)R<4kBCKd(k7in@U-QTbR;fO8Qg`Pt<8jBc#r7C%iF}J2jbnu%hO{<h
zsOcDp29_R^j%7n#hbQ1}t;QLxTql8JkVg8Exw<%**Pc4e4_6Z^1R80Pg*0PFH#jxB
zo+CCN|Ll>OYu<bSUV8WIPGuX)dNc!u8KFwo7rJX}97~tMIkd?~9n3kwm(9Bw!Gfu8
z7h5SyYORT@>lh&HGgw|T7q3m%oa-o@)ROdYtQKQC9KzI|I$?>zmfL~Motra$rf3pO
zcEagQnu=9?=q5Pwt87|P9^1N6s9ep3j~DCO7E6~&)JGEFwBZmww9riVQkQ0})i6t^
ztt%ZH2L=BkX^^%yIOTbBb13igmz4zedFU6$Ie#R+GfR4AhgTWqRp`gBIU7)w<-0aB
zuW?VR2}!5sR&>w(8pD7jCnPW*xTC>c9g@yEy72E{!*r(wM&I;jMMw+HJ6+aEbAgf3
zZIMwX>N;q@KZLDl?d^v!t64>vl4%Y#^Gp`gtH9p+9Mvg&ILPxSKJ(Mq#~j^y{WwUc
zI$*_ly9JlzBeQ*WQWdnVhpSevTj%yIr0Sx5kF>|?-iMBWswOPW-w>W3={3V!I~)b8
zlR4ZS5_BM0w|;l7@cUfc5meXVJSwC<xD>)Yhh;mkrMT3tp&CDABF)!j+KiyR5f~)c
z8S+toRNj#~&ZzOncI|jYhB+8#uts_E44UB89V3yo5=$c;>{DK$0K_{v<Yiyofuaq?
zaG>Wjo+;{9xb*8zGe$uG_BH5}oZ5?cFR<2v<EvZ2@zQOBoV-$o*L+p`b0&a1RP&u^
z6eW6?Tz+JsZ}%A(#$+gRCGoTVl9i6~bvlU0@PW?X0dI=|?<SL(D%RXvew_AFP+2kL
zXNVFiv$-T>F>3})s)iP1<v>$>z90h_G|xdaD2;_{YTeu&q*d#R-h>8j03<#LFOF9*
zu+b_~pvOf1!*i{B3{Japz+|KCanc%EMT;ybDOL>QjHP6dWFy|cqFlyJN+|Dhq2&bg
z7kbAEKi+io#aQo>KL5}cyQO!>On^dTY?oU{$@WJ_a`^5vtU1}D-0u$?{=*CV3?aPD
z061+j`JEw^*kqZhzZ7rzT^~(Cj@tr8<NZN~vQroZifns+gTcA0hGEA*tFy>DW*t7G
zicF*n4%WhZt1<7LpfMtr<0_`TU!0HOjF{ltk<)vI5I>d_Fs|Gd6b6XJU0o>G$&M5N
z9-BP7ANj|vE0)f+!@HuBf?Z<ez|^5~k?Q@0Pxno;WP0f&>z4lx`rE>7I=xW0I+&>K
zX=02xi~cuTx<Na^`i<_N@<UmiMvM-QCgTzcmk*$Py>7T<=9Q#l+;44jG{E{icQ^tU
z1hG=7M+t5NE?StxAqpw2T-nHlPn+vV4y3t;OEIojq;V#*$0fr<UZ>)tOn}VZZ;YFF
zw9Z?AXk`xICXE!^vdAzUtITYdNF_#C$@<QtEG2L|;e%1ZU-kJK!i+07t+~n9D0RPQ
zq11w_YTS;1tlkznT!mDO?2Qaz11oH`_H}NCVp&iDu_2t8QT;hvvnaFH`R2N4^+At7
zp^|qiFI%2kLI)JfGmqM7Wi*f^oO_q#c-uWfeMk)S78EJq_-=yJrdC4iX4jIR+F+u|
z)tx3oQAg`Mf$?jlQN34LIt@d!0lB9i_rF4>J!X;E?*&HVvPl%#_aR1ncJ&klNeM3H
zi1P!r8oBwwxneql0!E)<pRpeB29<tlEOt+brDxhLp=+g2O&ollm3O=4yC->$oA@x8
zaG~3n3$t9V@c6$Z$_E28d5gw>X8ebjrQoTy{;lx2Pl2~Y+UWM!0U*=o{JWgoc;ech
z5LWDN?-#Gkn??Sqqa&KaO#@4T&Wm36(QALwtV6Kr(&4<kRAnjcJ!|*%>WB2HKg?Us
zWv>nc{O}pBly`e+Lm2L4XD@<1wuYx8u)<)_Xow7|Fah!jw{VY8=0OiyV_wYe8M{G`
zdw5VKgrp$pCB^5@&TB?;xO>D8vQ|n=&?RV(x|Oka_~U8GFM05pS@V_t=6&d8S7f;r
zhkQV#;`HIdy=ATi(x}rYG||XPZ7b^AGR9f82Q^Y$107Iz+xDO)3mG%HHu-h(eZJPs
zFOF%V{g0WHhKLE@#;-x!z`oxdvaSqy{K)Mvzr5!phWWhJrl*xQRDSOlYX8~aj+17W
z9jX1mu*&x@4w+22>Q8Vd7^Uy<|B5gVHm-zk!edJ%Pjfo8Xi8@NVch=q`^p^Xw*j~u
zN@bbfutC7_`s=~%&2TIS_$9<J^z8Qa=@gU^xN_RLrANhUu1I!uBtixB?|D2sQyi;V
z-7F1%YHi&B6+*N9kGqIbz&`HWE~GaD14b>>qX8~SbQZexN_8>t+d@KD|3aGPO;QX%
zf9Z_|L|r8O_|no%!f;-gC>vU9W^1!nwKgr$tBHhuhSDm65c$p{H*AA!F+Id6No7F{
zMI9!s-=q<&t%r^`*?5?S$SkbEdG(xsi`eS+{*okySbqc2(#gYHOan|kZ6+Mp+ai~v
zfWfFGgh^IWNZ%2{gY2+{v%eRIK!<2oL4hxFa*`qy@v8yD3jg5|Z-P&cbiGPekCx=Q
zu~Fo`0Z%sGU^#nTXw7SD-%Z>|2@VoOnlY;i&XH+VWdOA(hqk+G2%a={%S-MV<mHu`
z8@urhmmaUnwrp|$WCHzVs14a(*BZuDXpyACOu(*(1>EyLJud}}BKRBNd|H%EFs?tl
zrOHON(=~Uhx7^sDj3x<{n=2txI6h+CUj5ve$Md<9JH9fe++{bnog4wPfT5R}+cS1a
zitcu)cy$vx%n*St)CdesZGN8za9me^**IJ4ajAz7cHP*RMmT?wqHWV=5qN`Ei$SpP
z&v?9On?Du0xV=pf)g&nSd9H>tPLEz^nS9x4>PX!1@$eGrni=$tuD&|&`WPc$yu(uT
zfy>xaKl`QoW2t|m2;1LBBeqnRzt4Jv?_Q$HivK4M#b%WqVu?^Xy%CC*H4~MC&-`Vu
zqVvVsTl2PB1shB6Viz}PS~Ib1QW+{AdKI?gv4u^;gNl;^!*Vkj@)-^EmCe?&V{&uF
zx?;JDD^oPQV?5O*sp|WAI>|<c1IA<C$4W@XhCJSF)ciq^TKCvu`3~Vf<CXY|h4B3D
z-`%DY8(bLZHwY8zeklekh8<^XYOagi&Fas3iphOBdt#~j%k54T5iFp-aM4RC{Jm_@
zhwytb@FqMf#l|wKu>(iXSu1}4c#EB^hj1(k<5I@ex77#qqBb64>?KJ{z!IZ5CRui6
zM_7r*xl<9q_VdN{_pPsB;CItx9l%gfc)_uSPM{x&>XnZv#PC)cXRylJt|}yjIAEGe
z!G)@=9>lL;E;;Iv&?a9uwduhSzFEJc)iY`f9mSK1Bl+RluaZmP0s#T=j=u&JymgM1
zyw8GYyY$GRvIZ&Ww6_Z**y#KUpTOeo7_PG2PP!<z(ZbDvXzsfQ%>2}Pg@|V!rTf>?
z<sXvtaBLaFo)$;ZeinaZlVTG?XjOPs&ZK=6f~vwM;q8YBWLDk#HG3^rkt6ZAjMMJ?
zVtuZ)G>92<llY*$3t~I7f9v2~x1y4(nO>bXYj+Kd|Ce{{AZ((^CrOe`e5VmJiWrUS
za=Uf4g_v6_Y~u_#ej*Xjhg&mu`dcTQ=4hFiJ1GPpmX!t_(Ho7_@gA|}5UIBih8I%Q
zoheF7y{(wLBvbaDi5u%X2SnID40#68z$66X217b1iugMb)Sx+rZhJb;2EQv8F&(>?
zJ0uT{t%VQ2I8v>j&z#n+H>{?2YW7^BvRYkJ7;X4fIFrN>G6kh99KkBiE7RYp|H86j
z=n(3kag0$VG+_c=1hxK>WCBm0^alUzi6biW+cl{pOh-5ck-Zf))tus17Rs068T}}e
zt;r-~+crADMi?h9l5%6xjoM<3LvgCi*6aWaU)G~GzPtGpfj(Jky!BikbaQX8;>p|u
zepQtWPamdVJ9|+amcabPa~`Noq*Xv7Sz&b5rYWez<{{{?qlOc9yfxzC7MM@s+N-px
z0EYf(vS@2HWNx5w9i-tya+{O_oMYp05iy+M@vh@WymNz^s-u~CYe+J-uFbvc<H0RU
z+b}k^5b--vOC?TiH=gaTC6iX#j;w@YDCI;z2Vz(0#nR9$6Pd-58eEj@HFnM`GSEbd
zooI9$7o*x~*)$g-0ijzwBb)tgfeA9XHA?2m71KLWi2gbf9<kOLHIYor5&_k-pzEiI
zHeuz!ac%!1V8f&y(H2pmU1W$Pa*Q$yU@&t9|4q(Lm}-UVr;8cIBxuFD<q+p{#ZIF@
zt{mAg(b2zTIQf~-FP<)(nLB8(2xTT*v7N8F({|o9&6}^~yf(hKOG5XE5AS-nR|eUo
z%SK}oVIlrqzxo9&O=)B)zfo`(H&9;R_dpuPYOZ;{tT`s^Q2QUA>Q*(4)eAOCl9?)9
zO!b@nfo?sJxj`x}qfk?~$f_=fPwr#UH9)pmNa5<k!dcxVnVt$-@+PwsSJZb>0=_y6
zhIcVJl0<xc_^#@`1fD$Q!GCxSy`Q_3%CWPIxb&?_JE1$lxC+pJcphj$gVp;u&6!j(
z*GrKhv8h=_lNM^V0wZ_l;8-IMuD}8q?j7y_<hNpO4Y5Yu1&GO<+2xKUYH)p!dHn1r
z14;5Au%Dj!Au+%d+Arm|H{1I$>B;oggb2o*0)~@hx&m{6sjC{zOU+CkQCRl$S1iM*
zRMH^z4C&n5j1>;Gv=2KkF<q%Xr8!&t2D`?zFA4>`<CPAi*kV00DQsg7SS$n7=bh?d
zrotlw#qJbjhWWDNHiw$a!(2O!aKl|7ym|F{0^t!2aL~9^C}aT3Aeysq?G4@fI=)DB
z7qg!bo!&xi$@>P?T5w3PoFdL#^dFw@zswYyA7&>VPhQm#-S-GD;B;0eCOfrD2FQUW
zfQOlCSHNv;jl->LpKL4L%iM@K*?7$+3<#Hgi0+N4m8^>eFk;D;F_nSMN(IDo@M&f+
z>-07>>Xf@9b7fYEd@U<!D1<%mY2VWIHC+I}HPTF|Sf^8+4fmdqn3vw?LUcG^wn%98
zux17^u*yigFZrKd**LscJGX2Q-Fe2D&W&e45K@>on@HY5#oxk7EjwNZuQ8>G9GXke
zwe0Y9eP=T>LUua^6K>VFu)d?!wlV9VUzRr#Mf>ho8dcb#Wj`fSrrOL_3&`lmm82^b
zj8C>q@7hUL1$jKR1%-mzEiB`vg}Iz!pBXsFeRxc@$H|1EOwX7CA4+D^n*IK{WXjh5
zF6G~6nh$G%;Z?F`zwq!5U$Z`z{SnM&+8GoE6j05|^2q&~{&|mche#oi>zo+BU;)Q?
zprF3vL2V8sG3{eTleCvYo*!n)v|t%;)gx$6Jt)?WBYB0tqh;rxQ<9c5qT)0Kot{qF
z<!Sxw<JmGF5wBqwul#OEBNP4Z%D0ENVmf0Co?lG1>fzYyv2?x$Xo<Ju|5eK7JbA+Z
zBF!rl(qh>zRoZa`VkM+n<SoXNRP#u7TznZ$%OlX>U)e-x{+Pf&lErh1kiJ$(*v=_&
zcf-;-in{t+pm?#M8xzkNO>B9J?eqDTR|aH8y|Z<-CM()blp2&NiAE#2JF3(gulU7F
zo`#%mc|X7-pV$graREI2=vPMzvIuTTatju0(yIa+E805muDNNfxRF@Kz3DNVa(XKH
zgAVtH0yFN`*_4t9Hx~0xQTiAm)=%O3CUKa;w1ZN(bg`CH<p@<3iN2fal-A*@&AQ3S
zVe7g;;jg_rs@1E3Zp_T>D+mF`8u#%r2U=`~@1Qq|K~)E0H9duuDm-8OltjiDU5jc9
z#bfMK;@S3(D}S#Hzk}MWJV>$NUSZJN4DO?0hjg)JH-i6x>HoEjK;x5s1BRhwUCy|d
zPXR+$2@wg?i&C%0*!vW@w#qw47Nar}VF)3GfgAXzk?$VgYKF(nxtC7OGn_M8ACfXV
z{D<e<!}d2!%!!&)msM(+kqO-LWrt5c`*pogcjDj9N873)S?Nx{yEb|HjYd=l%szQg
zXpt*6CP)EX)7R6|(<?Rqnk&IglmSec+l_Y<jP-Lq#yd|`HUHXBRqzJM{K)mUs!vEg
ztPPexG2#?o2<cxcz0ntC>1-Wlm;k*M)3gP#&V@#=yro~we{s5@dIS=|;P`;ac4nM8
zRa2RHu4_OYwSA7a_n87h@l9a&|I;ICIhS1}Vfg;TJD|j=a=wPf@_u{x|GUT~5HCUt
zcu_KO5Cx9Vj?E~)1QDV9s;eW0nnB9LvbSOLlqt58YbiP&g2{SJqk`gNj~eO+)w$m4
z&qRtdSc%v3gi?6f&Q*Q>F+Rxu>XF|MMYh4EmEJ<z6@~t~Ehx^tH%t2>cJ|CP%X)5P
zy?pW0vV8166>Q+3kI-agBGHW)vzP6k(G%6JoVMzu!70FZ)k(*%T~Ko5VYy`auaR;D
zD$#w#2l3p1Qs=C);b_Ouv_h{o)h0-&tEM*_@iG+5(t%{Fc|lJ2DY47B?Iix<ViZu6
z7<MrFukSvvWS<;CagIE?n1seJ257!m1#-Jt262PV<~kb>gE$+-3g*KTeGbwtZcHn1
zyHx0KA??9L6(*?90$W`6BNy30i&|CXe^1E;_?WX?_L^uMO=N<<!}X!<M7_U9U{(sF
zC{_uE8rP!<)=(=JKp7Kn)c`-Gp932k3Vxon$f>+&Wa<m>`uX><A9XduC_1JsQCY=l
zrU6Cm@QJ3!Go_zLKX|_#Nu*{neL9OvSK}ySm8{aL0vaaBX&EzFRjg&mN+V#jiwBz4
zkUF1SrBBXDXyha3!leW4vtRLhsOi`0ikDkhze8J8iL!7!CF<`Gw(y)hL_U>*{hCGL
z`Y12odE0gfO0k@;Zi#a0EdBitWyw@EK^IA>^fQ$Hx$s(Gn#N(Yd?x!RWF7T3EE+5*
zW#uIDrLBo9qL|2}_C+tnZhHA_S+gJid__dO-J=|L16MxDRjLY|PQKw@<9kTrlmGC7
zSOEBmKJ(7Kx`5$Ne<(-)9vu?FdMz$+4OBRQ8s15op!W_X6I~-HWCzO4ZHHf*v48P?
z+bAQe`sA_f!7-Wl1{-QKTG70mOl0tr(p7Ugu|vDG|5Nzif0R$__*8N9au<h}lX(xf
z{G@h2U}WMv>5mCb6SnhiiL#v%m)-GcGVIIk#jb%O72B2X60CG<mx>uSjzCqj=@xEU
zLP9IR(!<3~<>`v(zLZhqs5^ADRqDp>mL5Bs<CFrkguFmc-k5Vy%c3&t0@!ixivS>#
zT1V#VN6J=H)ApP!5nR&8@3;c*ZqXuNy6m_1PaJUwqf0kJg{4#l^?A1(f;O-*qj7XA
z`Al_6CQBGem?qAZdU<46?oz;jCWHYQJTBG&nmz4dzRpjmz;+JKYRr{lev0oI?}PeT
zmC!1E9@L`$Hpx*}UW!Ok_1}9CvDgW(Ulm^+Y4W%Y5(S7W1XZQRyUSQRL$7?S(C$K;
zjPn%;zVopvrIH+f52xy5?0<L?H}4`{$`Tx7Ra0diq%34)WPE0?dictKm_00%T%CrG
z-H$yOT(@_ND+b`sBXyBKR@Cwl39sHaI)xv|-w|HAF^HClytoLgZ!92@Ahf|L|1NIp
zR#dLa(Nig0IR-~Wx{iKsDuXt(nWBA902zTE_@V0T(Q)F}{WMtkA6vN3;M+}+3^`8#
z+eFO%JMUo!bAQ7p1Cmv9nnrQMubbtQOJG0q_9Aromvq)y-!_g{YR#2xUG91>uI|@3
zg~b1lxd#VC;Up0LSM=_<p}2jphajVL(z6)Blu3>g%heqdAu>2Y*JK_1rx6EAvu<Er
z`(5{<l)#ClL4kJez1CsS#MsV<SsfoA0d2wfp;YtrI5r;x*Xx^};tK2aqb1X8i>C2`
zb8F4rpiNn^jkL$Oqba_cNvyH9e}qtWiiPmgmQ(Kpw3KMpHU^vAr5{z3)HlJt-4$vU
z%fLe}pITu^A)gvs7dJXN!aB!f{8}vcT|97vgfh0tV{Xu{I4UBeln1SSx~c>JmuLcB
z=T6AxiV08Y$P@2K9`Cz+B>L#78d*qR$WLf<W*B0fNeAVe)XXbcM+f|+>g-l-tI=R_
zgc^!tHn=ZRX;D&nukV>E9`l>w-A=wb^5A5NVJ~c7{jF1CxG1-|?$)>ld!je-p3=G8
zg%oZWrv4vZi3me5n`~L&HCd3Nzx7wO0yd=|V%|CZyI@xzgD`jD3oj!N5xeNb`rSN7
zu$D%(8Y_Kt`P4y;QRdOv*^d2<cPN4>deN*zJ)zIR*U!<9{pt9)h9f)b75kNxy2&EE
zhI|TiZ}|>Bcl=E~u-5&Qqcu`WRdBc@B|{BQmN^xSmxBev_2O-x-AT9$`2tulsRO_9
zs-9THPsQTxSIK0<AM}yD#HXjhrDjAc%b{_!jM&^^i(PovuE4~<KN0nMW-5Yj!lrox
znf;}(Y4%W8^(TTU^L=2C+%Bw9pncTP?pMdG*&*4|N%>#jD(6cX4w3Y)bzDjcV0n!d
zJ|JW7O-r62ATB8EX7jjiW$CI2j){0yNZv){c@DN=N)PriGx#BuU9%=>lG)xb4-x+&
z(9U)s!R7FP5pNS8PfcNq@?Z_h&PUg_7f<drm*@2*$tJLLT37x)SiN;=6(_?L=(0uo
z#6f__w*idk5Pm7IwhTsDMHZ$}qKqwI>#?Vqyjzc!(V74Hj)B{h+gL#<qi8V!u@G&|
zrAJjr5&1Lwuo3W$b8D%vI`ie_R^g61QL^4UuMv3){erJ0N7J0_o}%FEt($v+^ZR?D
zD(xA!Ajri+PAnl{dVBRi1I&diKRN{W;j@6JytKT<5`Rzotp5IkHQvWP^4)WhMC=QU
zz`zkhj*zxZL(n|?Q^_NqTmRy=E5fM_$4BwBj)oIHr>GY7c!Ul2580pxM5avndkp@j
zk!7`OM@TQD`U|9EWmjd0(5BkkKgA51om{ye?|);Mwp&n91Gaek;v>%sMhE2$*2_dy
zFBTj0K4~11T5C$=UCSvh)ffkvWio-k;}OJANzv1<#6ErRyRYE2SZ#W5=UJw$5{Yq+
zI)5S===o1tFUv9AzEwz(mMW7~plm$*JcD~$PWxYOFs>k}`^Juw4deaaE<OsC3rV;^
z5I~L8Z~pEBii01>D)UZ;0%HS!KlngwP>PkrT)q5>_c5860L)eJ`fpP9e|R5lA0J?)
z?+cZsz}osaHVnWP*M&{WAA<ai3g~%eg~P^3<vXI@J$O`1VXPQ-u^Fn5m{VpS<t$3U
zK^s0Z*FSQ{Od<nmnCJ&<PfA}`J$#sMKwOswbvvVR-FSST)1wG(QjHyP(;M6*?Q*QJ
z7%VTDThUQ!iStB{O1_)$5KQUO@Jv%1V(XGOZBCbWjifUEw)aXOcJiSna8`T6LaL*2
z9aQN|uCSup4Rz!uX{s_@9$T5o%|P-L`x}6Kua*n@oQKKitT6VtHh6%^581hS%y(fe
zF(hgMB&)Di<+9k#2bB-;G(>6)X#H9vcFy4Ro}_d#el7h^a`CE_%W8GH(u%6!eTF2{
zKl&#Q5BGOo;&Td$69#w-%=jhYh0Fk`C95{$j&Ktk`Xg2bC&mY8<Ca3D!pIZy6c3=2
z<nSVgWw4aR$lP(t1nE>6m&?zgrk%V0@YELkScG@o0Onl_dYMJE^8O9n2zBqtdU2)9
z5~1uOPkc%-RTC$?JktT>(awT|pyh-ki7$<7Ub>+{l`eTeIDg5Xwf2Bck0r}{UB*ml
zdS?DnpQ*ZrGMJ&Uu8+P}G0cx<VmiP#^?ZTD-orzAc_a9JBiF~btZeh<AC}>d=^S7n
zJO9Rp!9Sm=OMT?SL64@Tc8kje38@)LPvp;M>7hQm8n1sYk#&eNjm4|<IQJ#YMA9wz
z=IR8E$Y0=+`$n>nfT!TdQ-zos-;)<CriKM)$NoOHR^d%89R)zHmIioRS9+YfOHIvg
zcH)qrIF=WKkFfpXSAHQ99m0&3370yu)F!<`?Zpe#T?p9-D0KRD&UxUVgBn6-!`<sC
zp@&llkV7H}6z!Dct;YmlYbn0W@r4<Xz%%BByGy>6WX4pL26W6VsT42I`||J(xTjmh
zrRt1G_`9B&!Io`Kk8~2xu4ET{|HFF<`H1qp5foP^%tb;UFw{9a**0?(h|X}TQZ{Lg
zi&JT=Xfo<_PHdglooK&FWGD__d!5QY7OzJ&#;_XUA>v)n<<7v#;x#9AXAv?sI|xKO
z_g`gt2~t^uk$r#H<yD`#$+e(OlFiyxxv}1bT{w&l{>~4!<)nx+npElxw_=9rbuRn4
zWObr4pV69-(y$zJTB2nwPtS@NQ{CCl@?3avZFdOEaYi<3flnsazF1#P>)oJ&rs{C1
zj*v;^qNZzBwhD6I{{SU{_#MjojS7PEDRA&+;Ikbwp&pY|K1MPq5kTolk;ct4$G!}b
z+MwUne;gkI`>1ip8T(&O0S*E+IR-g7ZXBf@`>RJ@78=S%JMwaLu#Um!1UI0^etXq_
zXJ*fwWPug+!|h&KDNqDSaek8=N@@byF*<`PPb93@xv~<Txmc*(PrNx7@g}Kb&RhDD
zm=5EW;gOSGO>@7x{?vKZ)Y;upqvslKPtRM<P2&jSW?KGOeBjo~hl#=|?|WyMaLG*h
z;UJka_5wayg-*+A1;MMPM+R>V+PVEd3N+A*H|XC}K>Hc)@VCjJ{UL;IK7;bQ?JvF~
zlA=3;{~ns8taT4pv$9x5pZuYI2q||q+tr9(VHPNRJP8$FnLZ)FEq9iuopFojRWrQ^
z6`yk8RjO2Za_fyM4s@&;j|-h8VQH;TCZM@zf%bDM%R|I4fUTq_YmirH${G7#iYjQH
zA^E)C<&K2I)dQjd>BDO-v(>dGf@F=iUNJ2GbYAdCn+?{|q^fL#NZTi>Z}mD|w(Vt%
zOL>F8a=&QqnYIjQ7|xj{&?b=24zIsJO=S00kF!on(dMtKA?ldcTbu7G4v<<HGL-+^
za86<3H%!3x8+2q7%dvb*FKdcR>r&y0CzG3INwWGE?ql*_>*JMN1>z=Z?}wI(4hxAw
zXu+L>Hy)9S`dc1kpb*v>_}@|>qjG8K%9<Il!(QbPnY}aVhzT(xlMAPq+QW=kQ8gpV
zZLI7)3`+?Sv!=TZFk83;B~k5nI7fF$*>9bZg9^mD(5zY2t~X9Gr8-5gzM0#wXldWx
zgLExj+?IDT8G3$2+o^fpLRZzdx<r{QJE1ZDJ;K&DtLjPH5qkr+(X_oZA|mc?y5E6U
z6j9fVB;Yvxxzmrxpf8on7J4PaRATKtpFhJc${q78ZJssw*0&F9RCw#x(IW)A(~NTC
zTdY#kV0<+kt8u_iKtxqGDwDPJt(29nzOGf?<-xeG(Cq?A%C5!wq<VoEl*(%Sw%}w7
zu-v<4J9y%>Iut^LQ}a-e9W6F!lhrnq0YwLc-N*(4eM-CjNDMWWQRy>S9}*savH1^=
z8IRZ0e{3H|3rY;hTN>^tJSjyL4u;UqLUd%JdZb-*g0J9;GLQ~vKa@?U0s|VRW9*U_
zYK^!vh3OTWSz(~K@V45T8p(C#8{R*?GPKjqSJAMDKQ~AH7MHDY7i0oMqQH>nzmN+x
z1_!=LH2bX^OlY#?;LZJ&mYDLAfDX6WWbId;aqRT6{C!KT&f(L~NzA%dGDR}IGf4cr
zbamPdTO~Pm>N@>`GppJcGVR6X<}1R+`R%NV>6a>0NK&<=1i#C;l;7U0&ei01Ja|Cb
z7W&P>p_M!2N^=w)Ky>@9;CGEgiEHW0L2-^_15ckwXHGdmGb)V-uk%NmC*ffB<UVin
zul792B@Zd^S0DNDRDAbw>t?S0zL0PBo~)s=vTUB=wwG^22_-Os?X5c~fTvm<xQX;;
zz;)bkJ2TG>t|dCHUw-R`$J73j3DW=J8Aw<7**h&!{<hTg;t<-c@Ue$k5NiBpI6FP5
zVShKfrpK%`1)vP!4_RLc>GBKotqWI{=!jG6NL)mJRJ21i86^VusKmKzuqjB(dts!j
znss=<YHTAM#A~1Qdpe%c`OXp$0}`ye;)9SPe$?4)Xl&;&nO`tn6uilKJ@fjARAWpq
z>H}qW<S)=aPBb>7WEs>W5c|`rCC(m5T>o`LYf<gR931&^-}fKY$`z(Xvs2lH)&8>$
zABXY3Qw~J7=LU^&q<Prrlrj6i2E$?15qaFv^6BD31|rSJz~6nbQQjMpSQZeUK#={R
z{%LHwTV!cud8x8X(A>>1V**g<nU!JlF|GnXVcV{Ia;J&jtwDg2J{L0YE_6BbE=Vy^
zkbtLOEmez<wdC8Eb}cbNL%X!=)SYam1QbAZa8>sJM+fV}L#3eYfaAJbMJotCI%`Ca
z5+aO=*~UfV@{e-{1P~3$-szREt?8bD0*PnfY?Og5bn*^Mv>twr)l6~@v1nrYSXEmt
z6wUC$R5!@Ok^9(GK&rEP_v(=Inb`X3&kg5{+tGxKCu+YV<2#3j>5DS3F^VE6*nskb
z`!HNw=*wOd#2f5mt3x_0kBi+wxAgjf>h@D?$B4~7Wc2+yf&2cg-PoQS@_E^)!mPFd
zD40;x9`VAjVOG=6n$7cUG;*B-cQnC{f#dID{i=+T_!ERpD)|He{!>3M|Ar8JPnj>O
z*ljzk2bXvJ!s#WAtpn%`42*!U%JyWW#^-kRa((t~mkqB-&`Q_GRj7x!NnFp1$UXH1
zEFD<EG}O&+w_)Cau^<H$?8mjJwsKj`6}Y~WI4PX_1GvFJ|LjG#jUI+)bEH`DbY&!V
zjFTW*rRpsWr|N5F*zawE5`N=iB9agfv6$N8E65TQRE2Yu6Gm-Q5RtKMW3wG<wtlY;
zT$wD1W1IpV<wf$nD)oXuLO-t}gx60Pwlqo&djgX6c$#c6omW#~<I!LnpfsU)7cDDe
zcIk)j#SU-gPT#&2RqSt0cKjUgO}7g(hzQ`nbons9yRLcudd48FQ-5w-_g09`y(gV_
zD(9VH*}Orlw?}TKVvF0Re`d|$`szLeRt@b}3K3ty_zdfnV_>gC7ks<b4%|<gA1@xR
zkXiz3X-zq`eB^K<X171ik-L(#!>^mfFmwYr?TgmtawM*hl^3q6g-D@YU2|$uZP%o~
z<7}6fR#tJ1FK|Bf**nz$XPRb=V`nJu4uM_DqXrdrm$b{xp&rir7C!+#j@<r%zi+ym
zGpEg(+!Sz51NSuDY)B`DJ>uIOSKw|_Ai_kncFdYVeO+n>qo6Z$X-f$9xaBdcUlQ`I
z5nmcyqPqzZ7BbZT^>R)MB$c6&s3|Do=G>U6G4aMZBKt`Uymj6)Bjl~0t1r+voLf_K
zf|5ywn|E0~XHiFb<5t9QX!?LB^1IxaoLX}_aAPrbDL12YdB1jcp^yPP$yOiL&lYCG
zhiXlL2o!;Hrj1Z<ZYGx^grr26z=dWr@Ib$HCgWdHd?&ua>IQ9dLraWK%@r@XTr`tT
zycL5SNRVeWGJOTazb+MepYCHRP#f8GhYzsJRc0<Y%T30ZPc|c{%}#UbzCA!B>rmUd
zFa_WyWQrgf=nd}xjIc#yu57d-*dlBsXD>T9i4LgNDlvmE(Ym?ScXIRai3whcjB=F{
z9i)H=oeDEr`wCP@Hth3MJzf-}vOSe{Yo?B>L!M+Mc9|kpH=}zSp;2&=M_@KnMr<=d
z-EbkzegQ8uUK}JbGD{ioq6XI<QiM5}>%s(9H7hL@Q%3{2q;9d+$;hVaqD*JQXcq(6
ziCvZofhqM^bX<muekq0hG;y^;zDBE|*@)1%Cf71%*Rk-uHv|#rD;q#*<C=Aq@Yaq0
z@r)Nt&DeEp!7I(LVt|Y*fA2*Rt{<(QznC!JZJ!r9`PRBn2EXOG8eK+M*0GCa(la{i
z{IwWWUXEyLh**Bb@00V7e{VbMgx8NIAE!!tJoPmT8w5<g<H7`GHdrQ!{uY{<W%T;$
z^U?iH=z9s_tv<%Pa}0F}cBzmSqJw}Ef;TO3Q5mJyV9w!9xN=n0SO7xqrAI=`HEjU}
z2IS`BTzT*$tLG8CwW+f)GazSVHqasK_VGkUwaDiUuKQY?_ad#&4J|G56xW_pgmAlF
zL!bJ6rMX;eLoMc`#HaT9!*GUlcQ@oMAmQwZGIx7(lpfp1mHK}^Kc376iEaJVwZ5++
zc5Wx+2MY@F>zKkKMs6*<Vf<~Mz<f)_j1}^p)p_r~kIB1ILFQl~L?d4z{f>qODus66
zlZNGe?;|WQdX9!GhLId)^0I-iQQ<qPe|0o9jl2_6GJ0(;$@tf%ua@AgxrVeKhR?#E
z##IPW{;c`P^LUrLA-kl&k7$DYnC6w#c862@)<1|P5)jovmPh+(FZ5!X2*k?W5~ZCu
zp{EU?vpAv+VRFo5uka?wiV!}ToqO-H)e28~Ax;ATKta=tV896WMHE6h0cq`yGd6Z&
z?4I?IU;>ds)K{M|AyU=`(*{fWXV@p0sy;gDFl|g0&Lv^t)ri*ne5dZivfdL1j_}ov
zLC72n_fSFb?~AdVcjlNhT${>>`|7aDU^sD+(IGUw^YB7?aPJU~p;iM+I0<?2ySq2?
zqZEsTJ~}e5rGUB6wjpwaL2^|Sx!~qj4PWYN*Ap%zk;<H)He^UB5TX3+=lPr8%$ee<
z!z`Zvin*zdF@tZW)S~)OE1%WEs;1T<|GqNM95QM5{YyV?&WDEYBgC49_@Ipo-)*l?
zJ&XB$4~?p{^6W`60?SI$+bz}i9i%;ftJ0J<=lQoRqDP;-8<zBM82bEx8RYS-VVIco
za|1^ajQH96#r1TnupO4t&JAHbxjr_RQ7cvjf2n^T6SjaMf|!L6KEOyD&O=3wPDDT>
zyfD_v+$u760zl#8QVe8+K|9D0b*V_Q!tR8L&-szSu`n7_j3ycNVM&ECIkmd6#LMH~
zncA)@V5xhb6~<7lkD^6x`R<<i3HjRg6iY3Xqg3u>l%HWISSfXsUl06Q70wAWzty1D
z3+wLsR_P=GlaGzd*ZQhGYfxJ(6YXam)J34sW<0!t&d+Lu*IK)aXAo-+ioj$CjE#VX
z!xJk~YLLo!V5Rb@d`)_Vo%{T^yzbJBq%|Ezj)!(n?7ivixeVy=@`|!qt{UhGvXW&V
zId$IBISPt(`eZ)He{7Z3Y=l4K^I5FWXC5nrOX0Ra-DUPRy1F(%bPAB8(i_~+1j9A(
z9)e>HGtLxDyNRRZC$Y&~rGH%EVvH+n1RB=Vd_A{s(YR|o;F+}{!|{=ODDSw@P~3Tg
zuUZaEZ2k`~2|yk43_HEz)U%S0nt^Ac$-gbyJU5w-U&^u}#{_P}JC+vyWCj7*>*p@O
z4(sKse28IG83~nd<J~sWi?XuVfJSs4b+I5)tth2cU*2GBRjf0-uqb9w8fdLGBVWH}
zn6Q)ZaggVxfYoTV)PO#Fv4X$QG?61;&JgUXDYqe6TPk2YJLwwSuzi~p-b>fq%c4#f
z?hB>bz%UJqYz0GY79dJxYZlhvFs(WGDlT(j_EMoF(@hnk#C`lpx>USU#lHIY=7HUY
z<>MCXS;3wsINJt971cuV0Atr>ye&eEQ5msl1Vs26H_3}6_yK75Zv-=!IB3P!n5GFp
z08scaeJG%zEs$(b5Sj^vXAJ;|@A$e=(qG6+D_zAfhFh~{`vvsqvq5NlffPzF31SV1
zhUis-EY8BZyih?FO$&Ey=)X1#rvxLofYlE2)?h!kN{o;G?DIAkKi(__WYl2r|KaPr
zf|~ljXs@Dz(xi8y(z`T43`9Y?^iC)OA_k<l00C5bm#!d0r1zH4ix7%{fYN(OKsqGU
z2!Y={|JQqG?n53jlgUhybF%k$@3lUQOozY{htMn`DFAxd<rolqC$KR6kfk1uo{>Q^
zyIjdN5~k9Fu$6My$cRcf?)muZ$kBe&D~1UYk5l!w|8U_zX;<-r4YcG?K=u5c_;Y3B
zk_ilf*^^3K;EwI~r$XKQ2zHdCruTC_wkUY4Rqhz-GC`JtKW|t_web)>@}SSK+A>!l
z%B$4AW~NP{*SJ*J%eMp@@XvvdO3YFDdnO;>p7WE&0KpPe$fz8~HYz`P1w?U!MyiAB
z&xihJUaktk3Lu18ILVCwd9OtAHWi+&e~I*kumP*raS60*kOkf;N{O9Af@Wq$DB$&E
zb}zR89+0k;$w7OI=a<`t8+f^c`WX<5B_aK`ly<~^9Fq3=N+-Pz{y>Mwnza<SdPX3R
z-*4mbCkQ{?nP(yxpB`>|S?q8tF-y5ARIWBp#x=ExyCIs#LvUDu_fbEPHxNMZdfP36
zyWwx(w_aAwz?nsLLFmD%u2?ZW?Uu&`q8s*X^&~M5t0Ud(S2Q*Fm&5fHEXDa|zo)CW
z=Y2%LM2%Li9GNg%hkNcH?>z7uI^iaS`lL&*W*Zpx#zeq~PEA<Xr}<kxAIq@(5wsy7
zL2E|zwI`dB*{5lr^8Q=#ms9*nQ?Q^|`6#G(xR61qxC#5$dapQ_3@P-*d}jjaF3U?i
zV;0Nq5l(`Ui0sd$3d2%yU;Cp3fO`?vtIHG%8hA_@{JWTg^_Y*V>_)E8-Y$yhn?0;`
z_4bXnw&sf$(+wmgKt8KNkn0NJA^_V$u*7N{k`|uT&2gy!O`_b&Ff*uVHbZrwvVLpB
zLS5ujrVhuf25wClD)-c75$_)1`V*CyNy0>He3)4r77~UCz~!(Q%XKn=Rqz-69kSC(
zOeB6C!)?X8Tx!AO&!!K2ZDS2#^kP*BMcZCrcGb;P^XYYepaM_05^Ybth#-P@e@iQr
z$kSsZL{weXoAqAZhzwyVjyXnhY-Tx~p2J&lvbl|=MRC;@n@6L#>^G>f{qIu}?^vwI
zb-%YHBEdXn(3p$b<`;J1rBH_WUxy0{)t2T6S57qnHYyW}DW4}+BKCrR;?gx$W>n2i
z%hK6ToYg$i`Tsq7((4R}rXS6SHcD3uGdjfln8MiMrMj^K%1qU4MwqE`K2~Kn)VlU;
zkXD+|xJOD!<~CH2s`W>A{Cm%E`7Ve)&Gln}vGRolN?#|wYZ_~*PM^zmYfJrKzx+6F
zmeH>(rRHrLYpV2=7`HMyJCBoyKm@P2C${`|t=ByfQeXW8;24n4z3rq1;;7@=p*?1u
z^>SedN*wcqY`chh%NXKm1u?Wwfu_0?-Up<v`m`Gk^K17sv^6zr%#T-rrB~3zI2<%I
zF_avb!_VXVig6%nYZ5oXDGV%vbLmIpc|$nxYYK|RVIdE;4(tGh&}lB`R372xlKi-D
z^*y+s_Lq&^GyO2*hIUj8A{If%I$_x3upum!ppdr29-)91=`+Tog-7nfvkXpU_@Z-!
zPmJfnOLgX~(2R;s{f4E=+!%4=or~Y)0Ae0hYUk{2pRVA`$0=(eobI5^kguKWT{ba!
zxjAT?542@h4>v&!V6FoAw93T`cGG6x3X2)_G72$?*V(F5XfFCSR>OdaFXE`#rR$t^
zEbsGcOzq=lG(`=5Cb#yb3@0<{J*-Gc8-k>Te_Xvj<VyYC%R|z3G&EX?0-@UJssxGI
zA;_u!w(SnNKi)wHvxMx<V<8DFfle{J#3bC)VdJ-{<~xD*BuN6Al*w+IR|HS84AZP@
z83&j5PJctkzHmnnqA(XFJjA$sgeuV*i1S0DLP}{Pr-4iKGnff0X774~!Y4sNf>Os7
zH%gOW+YO@HM~IcH%K}M$fb512X5egN`u%XYq8FYU>L>9*s;LteIXY=R;rqH~!Xvd*
z-pC~FA<nW=i_!C59&>SAj*y%t|390I^)A9+7x@cL(`TE5S%r7(U9gv5g^hi1PrUyW
zs-dmG<*ogccav>qQO)_4oer;!M!eMBg6LA`1tzW(AGwg3j~(y58L@_#)}SVQ{{7OC
zEnIT}(}NlMJt-9)IVxHG?icn<Pm!_v_`Q0IZkzf1aXNGD!_hL8qFL3FU&Rlh#JzlI
zKUc`fkL3D{pHJ9Whc!}-)H+=LRTLyt&7ue}cd!Ik%!@-@oAiQiz4dL{4)Yh1kLHHx
zot&?nOp$fvrgUH5l<Inz++P-*c#Rt+pOQk4?;b-miy<z$>9$V7ZiVtX-L_0}f_=L5
z9b*Z5d{yPYiE>wWZ{hT!Lv9kyR+8=^9%bR-Rns^LjDxG4i%d;|^B=@>cfQkPPfpbr
zr;Ss|!;B4wZn3YFr9Np?kAS$Y#+9BB&j?YL(@NZk=aWj@B$4U+MCdotV}eX(b@7Zk
zxMfHki@dk=96Uu(z15LdI=_{fVii51^u;gwhiX#@ftcTI!%27-h*0AHvwKp43bw@9
zjPrDczs#^4$rQ}(zPkC7(%bdXGDm|kH|rx_vqa4cFo`a9Uau}`)jiB~NE0~t0=|-3
z*M!Onv9g7oguBr6M<|`LC95UYHFXu4>U2RrvrU9t?-yo+bPR3$KuG-;!{XRNZO(kP
z@8O=ZTa$>1?Q)$iqxe_zriP`=S<cI3JyrraZ)Vd7^5DPbRvm>e`7CGngg^bwWsff{
zX8(lxR`z6QPE{<xem`saFuR9k?(9bn(=oNv6+`t6_(fmf?F2_ik1H*9q?o|5I-Sra
z8-zWee7ht`jCdpaW!w<o8ST?9XCap{Ej3FCWksvVuvbp_#jRh`eG`a;ICUl{G)DP^
zvhGmg>uf&+B760?RI#=U&Ne*t`1Z3X-)OOSB-6&0oZ-ch++2|{zR9&FbgThQzCe`D
zaC>uRK;~8@<*6O<`bv!KK${pov&-^jF3(sMO3XS{{iAR5@9H~pSq}@B=jf+3T6q7R
zTbE%R1g?L3@T}_I)sXEC)B%-?66J5w^#Y<lrh{h+p;!se=zng3B4D3@B}(VE=WM=I
zEyUPt82)DdJF>|Cdn0WtbuQ-Ja8qNh`SMFArnRP-k+dzG!`(T1S2ZNRz?`t;hG%I^
zxq`&q(m`V$_H-U0nd!PD8E$hL<`Iw72#txZLE{Si@MP(5<l082u+OGpf=SFqyvT@t
zc$!0bId4Jd(>6u?`G41N%X`<c%Nz*!M4QF;t&T^;Tg3<iV(6*{Sf`9=PU6R7;72_z
z<Pk5ci<W1j5t@)FnQRaPJkh02HKQ4@5u|JEshyE{fI3^=*8#cA_C1JJk|W5)9WO@%
zsZbpP79CMlR?x;MH`g|XN}}^JMoBJ8H*suvWD0Cj9H&ROY`fe(uX}cHfJ}vqLVeS$
zXZgMDZ6%={1-Etr!|HS-*tTM`MSsj^e%NhHq%lmxWx)M*#_#&wRJ{wRwj{bGW-q7k
z({AwLhrFPb&N~asTMA*sP&Jk-jz8`Q#cvChU+FrM@|?F^+)H4AZ(kU=IQZYrfl)Q!
zh5H;DV<p3%iGbZ%R%+$n8YbM0g_yuKRu|cY6K~(^p28TJTX<_3`EqVfl|RlC5EkCg
zPfgkD!sp6S1GJPt#Il8XGgcAp?iybzObk5X<`)v|dt|&lR>-)`$KE0+I71pE2CwXK
z+a@YKm{ej0tc$sVe@G1Z2$g!`B0<E0z;tqziaTK4k+jh+hD&SL1{IIF3*f^RRQXQ!
zGo7fb5*r%My?(jbXk_AfuI_?d{2*^7!VEczTeX*|mnpR$ndIJ~-`=w3;St5c9?k3B
zUlY9lx3d%qnbkXm6MY}o<0QyP!uX^pu(oUAPAaAxmf?j7;ObpZ|JnRSFZU1m7mG8b
zg#44A^8JTFfOyfMHc5vVhA%r(i>Nr!PP)78)i(9e+-*HY(NH7bi-2`X*56aN(V}Ne
z9w6F0{#EnkW1c7{fuT_SP9&z(zGS@EVvyl4Ql@mGq#$i=f_)vu`09H~>xC};kmQ$O
zu-?>a6fj0;nTf2KEYppRc#+R-KJt|vQEN4DWaB#eWs&b61P5?>Q*r#wxEyzrdOViH
zT3tW)Z~?vccFF9sF0V4B8sKfVn~VZ;1{(m})k~raf!2a}=?ZkQA2-wpZC7l>%;Mf+
zTRrjg(-;T565888e>8}j7lkHpXWtr$oF*J3%F9AfCGZade>?Z|xC){}QEi5rPd~6&
zRu5{dZTP8QJj<0*FxxyJ(FYzGB2V{;w*0k<yJzm-NzW1rI#c|b1Us%17#`N^QhuHw
zLu>ZYl1;DH%^hNJ9_jf*0$M0xHL;+|-lehnN&b|MoqRo`9Z8fa4`np4u9zy=Y6SUd
z>i%hQJ1=x^h320fU_m{KJblY|Pe9>;klkg1a=&Hkm|9FBT*VA;#V!%iCRWnV3Wavz
zcstyws&ewJ1e?Q*ejijF@R|1j>5@SKup_y>>H_Pn(7N8Km@4Z8ZG$nCJ2|YS;oHdY
z>7_E}LTT#i7=?TyXZC2ogIk&N;MPxjmy_&XnqkIbHb=5V<uH_!!y}F~q3zpuI5emz
zK<S-$ebYCWNU%?#ig(e60k&S!(;&LAD=;qh0{&NqAf;a%X)JURfOWc<olM&{jwp6|
zykJKv8$NUQ1!P0BUR`6AhE)$uwu5b0-`ac?>SKfrip#~bv@5!;EjHAt9|^fu5i>yd
zmSHJ#af>vR^J|IczRXAJY$>KtpC(p0VdY(U8hx7A&uIL1r?v_M?xPcB0+joZ?{xM#
z*Z|2Mq1l8lTC~;dlipcCrR6D{eH)fJ618Xeh@!q&^iWXU$#m}LBek_d;!{qtu;a!b
z0A3*lVS(?Dm#u{KadZ7f>)qUJi9~g<PFJ?6a-*@7Tykpd)4ptA2!Ce&cA&||tgFmF
z=50l_|E_5^C2D`>=5UGA*srSWygwq@^o~#KbL`lu%(_YUwsb~aPO7s|yLHu`W3ct;
zZ?6Se#7o%Nw{*=igKW)Sh~FJlwx21KG&TzzU2V#^&M6J$>;4{@Y`RwEVDcuNTfJE$
z-|;~Q(NUGnE}o8Rn)22{=;lY(f#-r3R(irJGOaqlJTCLks=`ET%N>8c7GZjt=y<s`
zj@7&mM5pw9=e2wISQ$`nNZJV9EHg3Aqwm}8ozzzwhl>j--G?VqbBlbidvJu9Wyct_
z2SK$p?6bCyc3T`HPIhZmY3Ibj<s2>-^;`vO&&FB9+a@I$VMeEuML0FdjkNX)uYy9q
zjE08oCCjJzaQ$*q=XCia<5W*gi^ay*=yBi9+~VU6;P(4L47yN)hhjr_H?Y+aHas;1
zvv}D~dN{Vf*Z*)?RUles2Y$u1Gp(ZA_9uIw`A@~%77u&?edy+t<ZNprqXfIEM<}Lw
zsW7C3-w0XhVzqg69h|(3d=3apNep2t>&rhtL_z=Eqwhml@@e(N5H1}Y6!xut(#MD?
zva?{P;rGnKmL*DmsXS`jF}bigRwhGe#e>N_^|A#XY@NYb)!i#cHbnLTb5CoZJS_3f
zz|9Sw6ROU~-EU^qpkQ(K9Cmo1G-l8k_jcOZEx&9${&m5`n6u6xVM<3tBBnCaUh3Dl
zq<Ps`xu}koudzVTn9Z=!Y0!Xt^_z8gNp+Cw@)qR%{M9@`8WHUek5d(5XZZY^X#28n
zxAsBy!Pjd~R_>njcfg7COzu}aWqm3MLCQzG8}Gt_m)tK^M4%r^$9ok7PX9hRM6^{o
zpIxr2SASiKsuyWMo;?T({Ro-PUH!i)ulj-9#|F=+2D-$4ACos4jNA?uIRahXCC6{&
zN>Gws)`dad2w+;q`@*qHZ(zsG>vrA!O#R4fqx{-UU3<30uWvjGxZQSyMScMEAJI!U
z2`phJH>tU+i}h}`h2NN(c5dAhcUYjHhc1YE_4P+M-oyh@Rt4@6$8EOw(0I7SY#*GY
zYi-1ls%2p4a}?hp!SFFn;(NMgpE1MM9(2>k&iR5JkJLUK`m=cn`FZ8#LH>+<)q10Q
zQ9yUPg9k34IoTchW*MHO6S>ECUtQEDusKo(1JkrN<u}5J)E#{_ldj&h%#4)XgJR~|
zs9j6nPERWYuf3$`X*jH7*7?D}_+GT8i50%c>Cv6~Z2Sa30*s5c$+`pwR1X9&Y?+?F
z_R<cS{zR+9kJgCFa*W6Pt?K$@^n`Ud^cQe6`_tob#<_MZE&9C!!jS6u_;&8ohsKVg
zYEo6?k_F}KwcoJo3ZG+)(kaH*Q?s))W&RvjFNf7P%D5E<1G#Ufm$XyvbHH({7a1P2
zGN8oKeXbX7SMN}|&75V-l2Ph^Gf!++!a6VG=~E*&9?8gi73=FJ{%`TfCnW#NqP9B(
zN*$srmi8_zFaijmAtNHyr>Bk#$M)=NB<EE5hS$GkaQs_u`hbQ8KX#14J+qJa`F2RE
zv5@F=+DQogVD=L4zDJA48AlI0(kEC~SdQyAjmNmyqL<&YhkL5P!~5?yHPtso1!#g>
z1w7I9oi2JGkTm3&xX=V7jcBFM+c}+wIQ@oko{Pt+<y)4d-*a;|m{&|ZsJ6tv`@?5Y
zUdd5+v96|A&2TS?^LlLKJx}%jxwjFHtK^{mM}sv_#5F$?lEO)L>GpN|_wn0LxLC~+
z<svt+X+n0w2IZ0PFS-eW%EgoOkq^<T6cDL+2i-zJlVVu2rg8<;+0C-b#d3e~qSZMl
zYB!0n47m8&ru#$jpQ$CTgnk~Y6a)T;*~%)N!|l+w(ufh;Z21Ns$|DbNTNaYZWuekT
z_(o4wF(%mMg6E2E2NLZ$_rkS;S)`UZ4r|1eyM>{LzN6rK>b0RLodwtt1l%P_7Lem1
zU`ksu9Zia2!Z$|ulWfEg#~^&YtWppG`=yKLWCH-ow5bprdS2@N$=p2nY%kv^S04XA
zP=?Zwd@+Nlim&&tTbzeg>=_(fA~uzRfGSsTNR=`5k4vGj{(0X6uX0uO%r<B|v{7#h
z*}5d?BIcyt3glAsxq;PJhBctK`$v`?T>Sp&-R%FX&L5Zv0gXt^q^ibYEYEs7*_}P@
zm%9R0M{@ZP@v^8)fB)JWYQ`v2znN=m8C>w{>JWb7SE3X4;D?(3tb1iu{WragyV>rj
zO$)XG+(9>!y7h?UR2vd27uC6{P2whwgPq0riD3k0I4Un8{vBH60-mq?9_6*wkSVsQ
zk|GZdeGQMwbPPC%0SjTpC8(o(NHo>C2EP_ym@`ICgzWoYbqbSXP}5(pxB3kK$U3$s
zD(D&%D){?Xm$d?oiioeD9)8w&#N`yIzEeA@L~X?`_@210wT*VnL;W#6RL1#Jt<8e>
zBel|ufNA;qCt45}$&iREa}E)VU0%&amlGX+*l^a39Ut7;dQ3H^m&#O_-qh6G(%6um
z0UeMC`Au~M9s^U}t$%&p)*@sX0CIOfzz3U9)~1>md`Quok$J^<Jw==Q(d`g4UJr8s
zLPnW2`s=M!-z3&)I-)`)`m%UiDq6fP!M|ue@A$f&3cZo0RZvc4e)L1RIy3T$?A(|T
z@{}64LI3*TsTE(E=VOMCwX>u2uWDFhiM!I6^-tA$)OYOo?$%*0EEC&mCKfjgB~$%k
z6-B`;wOS*H%0iC9Al_<!A}Ps@IL(|~?u;ZOJ;z2ij-iv7-~i^9u-1J$QBw@p9xI|_
zb2zso{UB4nM*8KU=o`(bU(G-IB?#&`-F8o0TnXSF&HeA11~BlonZtCOw(vG8xTeg^
zV%Q7&XB&Qug7-Ox#d>UB=UCC{5edcf@F+dJf1jcP&iF#2M<l4p{W!t&N=HkF+-%J8
zEnm%eHUACMvDc~r6_vA)KRm(_GaWzk@F0vW&0BV+VgQB{cckgK8o)7v?+@GiX&uxr
zr~mc4Is@IQ7?u2u?Q?x*N19qv{uwgI^Nm3K5%*JU71!$LS6-rxQax*6lWanpr1X#K
zlThkRy9@@oU*4=O2KnKAOYpNW<B(=3n~8q7h^c2-$>E`zVOnm6e*5K4`C03v``Xg4
zKbPNeQTo6D))ptUcfSr8Pm{<T%HfIfcIHasCA>#a%KiwG8`@y~yyS*3o(wNd{tjmW
zRvZLba$0qSHR}O3&$h7w09%!cS)cdb%oe-J=Xu8h*yC89`kDsQA0kxG*m#AxEhsfe
zSu5{vo{iqz;39k&PYmOUC6V>U|94FY8=^RR^fi63$TqrKHwSE0QbzyF*{;M0GyQ8r
z(_%bV3H`+0kvT23^gv{hV_a8K^I*R5r1i)>xOcRAYqYcYTVAX0&Lyo4Emw;{{MY2Y
zL<;#4TD?%)tLFF<97ttbk=A`<&o;*vdeXjpQe3T<US%FHzruZ~6g6|QMf?*_YL^#C
z8XE6}RNl<(q0v~oR4;A_m3)59`(!IgWmFM9N;FuXE;=)-*E^r?e0D=OL|;*leEDeP
zsnb7$E~T%zVbwf}?Vh7My@J<56oao&uL5a+bf)u@!sYYb&T5Ian^wm>#f_lI+mF0=
z)!R7}Ixw7GPknK~N7qG>jpr%#IMgWRwm<o{hKmn8R7}d-`gxWI^Fwu<pEizupC|pW
z@;(UbU(a3EE$V#nKcF*^wm1xQ1SE9=_aW!}=5J~;4gY5*2UWlP<qnHES;eO2_>u!J
zzx&8PVfwdYSG)+U)D_+!$rf$5Sxiq&{Rr`G(=7C&kG`>j>+4Dc5;xwvoYNB7@Jq|9
zPQcYjG`$yjxHRnMYmx5ZCae9+%2rDoF>|yy$rLm5LI0H?)7AT{Q3!>L=W;wFaUK+r
zMhwMlL*}^0JpL9!!98lmUUPTQgG*crO^t&Kr6cLL#|&Q{9kDNsBs~l{QFqS_>90Bd
z@7j)mDih#XaS6#Fg;tIt|K~`%#c1&C|N9_UtVIS2@+jqRO{JRY_?wauvbzS6Z-}{{
z|ALY_QFmQKw9<%OIC4(9!<-5Z)|+nUsf4q=)x2$`hnML<3Y89nW<7928%`=Q5XVOP
z2LG^YmzRG*X(uy2`c6G6(qLlD`RR6`=cz<QexgWHytIeq#%UPwAGqK9-2##ktog3(
zNe}$v9G}Mrg92K9N{x|aCBQs%nw(GKBo<d~XHK13s->?aF)S|I{_>=5V?I}$Ncpwf
zT37P)n<9<${QN*3JE{g%rejnrY`is5a@E6~7&yP$;!>17ZxjW3GG1y~@Nj!jy3~+P
z8=K`?A|i4zEGE~fLe#}4?P(Sf$yN%HU2&sfF%`sWjR}%da3TE4o!MnhXE7owVNcYx
z+Gps1X6v-!R3V{F$iBX3+TR=VDEWGf0dO{oaT9Z}nAtj|{|0lQ7D381zq;l+#2D1P
z-as0B&YLK?z0BSrI77trOYSJ}{VjDbvVc20A5$8?X_{e{YBd96&X9W|smh_rK1>zI
zpq=^l27PaYr-E_Dc}^@d(yFyd>YqJNNk8R7yxgtB<w!ugSEA^hMFe9+f2;>I*l|+j
z$Ap&;2is{LPU{2s)UTC;Lb7F=v&$;m9?g-`po|q8F$Jjvc2|8^slG3xqk{jsp61h_
z0hy`t(#{n<Rx1*in6L`u+ga+Jwq@~lAX*S-=OfuJWxN??%yLt5mXR_3b`=)TCFsKN
zt)3R&6ZFETVPREY${OE#!UcBke<5EW8~74Xs{X)@N9|xm7ModWXe_mn+PG>KSYIrB
zNuXu&<gD?Xrmw`jZ`{9x#onG6u>KHJ1$bgqwzA3J)tU8!d+LRaoM$Fo*?UIE7)Jr`
z8;=x9s?>Y3!YmICHzwLPC`zVTM11QYV&UOxgFitxQKHxHV&r)VKWds_4lw)66nF%!
zBYTx0kr%s`=3{2sFudsIC#nixEsit+)ug4XYf8ix1Q@2FS{vp%RTewn{Gm?j1txOu
zB;DPa;8J|P$+-c>aHNI@6d}ZGr>5;#XY29fX&R8Dy2OZXOyr;Wz`bW|RkPUqQ%x1T
z=16w$+K+>HY-jB9teH->7O{PGs66}M37ZqaEX-2KP2~#~ginDPHs)jqg3(mb`gPYR
z^lz(%I&(9p{kzw(i@!5K_T-uqerLQR$n!ko4qx&r4|Ab&Q*I-%sG{Puk;I*;#9r<$
z*Sk4cYPYy}t_nNcKRvAHB`&h*eGFxMrSp-I2*a^{utzMXVp={HT{Gmk?-=(8=ta3h
z69B6OGq)1afi@gz*f3tu)Re2~X7fV&n|4o{8c%=;D;<qK1t!u@f`9m1s3VfiLaz%M
z`%=RfMAK&f!*%f!7*gV)p2u~57=k7_ZC%lHPVTz;Ci@o7L2H{1r{JFzzW*|Pw#RlY
z<>w80^LtJ5Y@=auZH`)|{-}&4&%Nr9jNm^ze^NaBf=x>c#$lFcogwG`&1)=>dg`JN
zh08nKTm;{$@?fVMR*$oT#B%BvpnX3Z@4Pi#L1jk&di;#xtoC2_9gn<D`_5MYm8#=0
zF?kj0u)2JA8J;q3l7t0C8ICQHf&J^{qQZ1usT^8-%TRmUl4c)x-S)G>RGfPuAe6Fk
zu@r^5CSRmy`_xf<?&8!ah{{l|6Rx89>&W{ae)R$Pn@`G0icN~};aN=x?V2;r2t4a4
zZ&f4Qb*2&XmBs5Ho^a_tePzBSJed0O-oIZpzshtcM}K?Rz+wjLTjbj$>P#k#87kKD
zn757U+pPBszT@2DhPi1O9f|Lzg{vcb2g|?zE51l;Mv8KH!nR=i2gP$!+dnTEh*1~!
z5%!J5p&}v#!+dqWmB>_}xtc-r#Db`7IcVvLWG^N<M2QYPOAqiBmiaLWC~gL8rEMU)
z&+OrB*1UR7#edg=nLau!V~OM?L>fKrS@_v%X5VsRRv92S)td%O6UMtk9(TIOH7K#B
z>cWq&=Piks7u!4!SXGA|R~l*k$!8BHG4uum6fKFgNcgWT#~|5AcHVr*$PlHgp{(9t
zEPl-1&+S~W0Y%!wx<>BB^9s`WqSND7+mp1z(h0R6J#CV!iS?)9c;SKnuHA|18=Y;$
zykTAWGH&pjWLU3Cy^wH|L6d&)wZ`9cZu!?f6u&C24~JYBDPa|AyB&#N)}4)Ehh;v_
zW*Dr<pfAicUDLQIZBeTs35{Mgnea;ENO8g%AKGw)6X55J^#XUty?ve45_xFV9u+D`
z7PI?uMDd9X7>#EkAI3W}aj*sIMJOr4=TG6TEPV=Q@h3XUqqt>^t4r5C_&*u>5ME@Y
z5+^Zl)!NP-?8zP7aQ=1@btyb}j(ubPpe<!^(XlOh@!ywAh5ETX#{65-ccSiJ;W50g
zn{PH*SIoYQ{`G-Is@(Q2od4jofUp$fh;^qxyt>S7Q(xVC@l*69SfqPNpsl{eoLBPY
z{jb(#PhwxZewWC3PwjcN9?=X3iq8OXqTR!7nZ&_#)t1O`OaGoq5gU9+b}7u&Rk1(r
zB$R5n(59<om`A%=X00{$#atO%{{39DHSY=~Y1z|c6R)46Hwp0K58b*3<=mn6<q}T3
znNl7)1>YCe1zgY!+g|T%D20rRw%()`CnT~^)y|YC1JBA*3N8zv&f?OUBK}&Ev3e>y
zw-O##@27p#081F&8KRrMPdAF-E-(qZ=F#*1xjF9Ir)%az4tK9T`Io3kW$y6xn#lU-
z$K?jvu7mi7mK$^06>yL_K`q;<0`C8UaGL44I*Yy(F~GnY=Wgfu+|I024Q5d1Ynio{
z+2s_9^0<E~f(5SQpl)`bz{VJ~h&6{!(B;#Y+B;h>Oqbm!-M-h2uQ;(82bGsPL@Lhc
zjI>6R%O1ij8bKd>M8!q!SSCIw?@L?xw^kX{D{=&zJ1E+ivh%j;<ci9Wpp4D842Q;-
zskvlGXdfNP;QUTHa$Z6>HX-viR0O{;C#Gs7mX_M3MG8Gp2mN6Spr0!kM?I<0Yc&rq
z^ZDQIiRV5zszmj^a3%FFA>=Q=yPb^ES#3ec5kkPE{my2t&@@6sB5oJZ<ZNe!RF;##
z;{t8kFfb?&0QI#6KQ(e?CB7LoZo*I8*grp%Vfnpa{XDSq&vb9-oZL!d*IuYHKC}nK
zI{UUmkf4MND&17#N?bZKnnH6>-nn68-DOt{wOU}k?{za#|JFz#RnkXvEApcf`}FO`
z)y}!No)C7tdlE0fy~mb{sDioTxSAP9Df(MktEf+qv_pg3VdCFptU(sJrzE()dE>{a
zWs|T=eh03WZ|5CcKWozQ#26<ah4fb`PN;W9_zj%XF_1o<NzZu;EMmB!E9r3>YiyaI
z%Db2phqYSm>tJ(4s6_uT>7GdQJU(3TW1x+WU)xgP9^Vl*SkwNZ^ZY_DkXpowRQdag
zm*k0`PEh|4wOe~3yR}Tu)11;L_K4Wn6G-JpSb)o2G3-oCv^l^+i#PoOi_(iNEiDID
zv-h-~CVTpGrod7IV4mcA2fKNz2}Zcg-K&=Vo*{|b79<Jc;tGfip4#1Uix^x<taBB?
zoCZ!7pYE4ZW!MPUSojQ`1<1Hqq>SoMyc-yslh1E__PXWpfGV^Lg6h170HN?!ot(CP
zOWf1GM1-duwzV^AiGGrQ>OeN(sd19gv~N)BPP-<0Sj9ZaIC6X0jOB5v`2g&uU_ES1
z@%_cq)#}(Q3dBQv;c{0eCA?Vuf@OCe-{1X-n5mt(YwK*oh)>MSUo_u5Q#kun*>DP_
zrLi9MWi#+_j44QAlq#EAP=CJ?uwH$qoAfkem2g~E;vkUeIMX7`8Z0zY(NWL8734f#
ztR;h^>}oEZK%zb-i9d(N<$YG?=xN?}Fe9^!z<c)pHMiU^dVn@f7c9GnHUZ%8>0CB0
zI$rYK;1o9yb;uxywvDA|xB$SpAvxQG3N=ORRf^#5I7lKYSXwvWcV+*nU#eqSf8l&Z
zqRr~Wtd`QaXnob#4{_DyU3dJ|fnlm?Cbn}=G_yxpwL9cD=pKK{lYD_+EovPT?ri*R
z%JwbKLVnuwx$afgL?|NrLfJ!DN#L<#YWF@R@jo)I(!I=?{^z%L>tlE(D|U}#d}piP
zg;VnA-5Gx%M<*r3a1bkhrYY(?)xk!x#6x<A#0<~6*vp)$^On>B9o?d(H7qMP)7z6l
z&$)5VEswf=v1RcG)zrwJ@GQk&@$<S61%w2vosF=C@f1C^fQ`@J(%zQDyN579B-!L=
z*s`pCmW;hgc+}PZIK0+`Ax%*Dx3449Edx~gY0<<bNX~dV6&eDRAS$taLn5&n$DHR;
zJ9>AZf@Do-jCMHOzo+iSjOnq=s4P@ID!HMVSCi<~teS4`uXb8}iztm*ra?%MN3=<E
z{@!BtXHVbN_LtI=M;f;`O}H%<BvSf3-FI{JxT(c>Pikf%s9&A(s*GV=em*z9GbA|R
z9N@+WO;n*e!y$}ru9ZN7q24uk8<cN&axtQDjzgs*c4lE|>&#ScD&q=~%(m|;;VS+u
z9{gz$`t!T--@LFNuZo3%I&2zyioV}mR9gPTt9NdX?^nj~iP}jy)}=qim(OA`NZvSm
z-TROFmsxax+gPBFpK3K7d<mob`8nT$a3Ga7t3$lcP$K*qRpM>QFpCxtKnPYo`l&s0
zv!Ik>ysu*RCo9JXf%nhY79^)SGe9wO3m!z@HtowV<+2#!e9scQkt2Zz`vslyl)i4(
zR%HWz7{Gk5#;X6+Nf<X0Lz*^M(L7kL14a7SMw@ZdPr9RmVtgN9@0i*)5|6M6U7svp
zmb%=7;B&rzvlZ6PT&fciW51>^_4Tc1=B=q;5Fi{@dOCXiT_^SKM4{8|gM>~IzgEqr
zgK85aA#9nsZKbxvK)P(XJ1E+<7n*(bYVo)|b=j@>ctH5^5A6*<iXlldvefrqHohXQ
zXe~Dmc%HJw9ayDCCP%NNetdl6*~)tlDG#sf)t^a<1Uc+M49OY`q3^{mM{=_eq2Cb(
z(;-YrcU(@3mV0Vd@-2Qu^|)Xufw1G^$)&4M^z+r}dX0UV2~GABOQWP@`^!8CEILGC
z2UH)@iA%b*1@Lr1F^+)7<bMa6RT5=BGV-ydWT(#Cxfx;xwqJk3w_UTN-_b?v5|wdk
zn!31~>h<AVm-ge)OCQ3$yco>IOC`{bNuH4D-vo-~xk24WY0x|lt?zLus7#(rDJ6wY
zE=O}MbLY?T;tz~^upOmp-;JA{Z2p|W1Y`yKDymtZ2+npLmCRg<wWxDUxElgHEdhCs
z4;UpHHatZFB&um!oyY$*A>47P!q&@6lbq`1;fMD}uX5hMFa31wCUx8N?tj+^w5G&*
zynk1S!nCWaE4tmX&vwtKc;8w9r(fHW+x_?a$4jd?kpZ!}ApKu6kuR<%{?;oQxF;I>
zemC3|#*wo204IN~;ZaXKP4mBKro)***7(~Zbm5f(do^fh{jB);*fhQ&anqbEzs{B5
zjN2V7kGl1Hf5)Dhml^Mjdw<mF)1sDR&L~yPZLc^1FKaf}PTp@x)oD%K9vi$m(rta5
zd0QtdJ*|&p9-5i(9vY`v&$yK{@G$(J$+IeQ9H_UN2630@TZzyiSQiy~ukPJ;ReCxx
zz6KM|*HONryza$}-KQ{Jnk_mi_DiFqf0AI`VR;ttKuS`lq?TTH^7@N{6Nh+LRa_7r
z`d(4JFSPL>YF8Fm#YXjouulweNZfPIr5oGFJ&)n7>mZ1Kaq(htr|4tLv3sT_#TsT!
zf<)zib_%c|XEChs`25wHoi&O*Q7Yk%ruShdUs+wF_HqdK{Yr2r|F7C64WnEU%7{{%
zcq@kZvR(m>6Ii>Pj*sFH7HG(Ckywc;6^OS4#zvM9`f-_IX`@E=AXH{cw~N#qe<sc6
zM!9<!(X)?-LOiBlScYiU-lPATflyH~zQE`y>nZ_%aB58m?S*zmX0&j!C`q8FmAGKk
z1*5nms<$1&nL1+tA0@_T(Ny|zwtta${;7<H`0IuUu66V8BLCtDiPrvD+U`(>kO8Ip
z*2eu8g0Nf>f?lHgnuQ^klg4j%!||0tP55wJdTU)<iiL7LU<P5e@2Dd>tSmFaGjX6j
zvd2*u+Q4YH@|$~Dt!5!?N{On8JqJT#!@on$jmgDWzcEa%g9<BCu{Ki8*w0)lL{T`h
z+1&2nVKU4?I6Zz?p@ilPwxs)ES{)U6!@Drk+y3j$?^1<2O<9oVAi=eB$P?_C{nwl%
z4x-jIew3IaY{CuNHYU)5)V}6E{wngus_E@`p|$c?NB*xVDUs!RK>YYcAVLhU-jzg;
zFegBw!0!1wHuO^@gH<u7Rq&jaHsQv2?-f;ToH5~coGiL<u`ivI-7U`7soL7bwUnBj
zn&xoXAmzmVi_1<D1F^NI#r-{ScLQ(u!50$E{_8Z*<n+rbhZt1t_d)gQMDAn(XwLE~
z&#vIv)Z=MdZ$Pfbc2kV2DMd{clEF<;6AU?J1Xk%EHvN|#+D5k|Md|IC6)lr&ebFw+
z*lBN)T(&`WZwk6<Pf=Xd@KoZ~LT^FFxLxR-xFCo19;Q$&$m$!S$ZCI>5@Tq$ca`e5
zIrx+WHPK9c!u@^NOKbZBjFdBT!+BzXg&3;0ElD?*GAOR}VI*`*Y<IG!zK?d;DZteB
zV``#BSY>q2>QQ5ahwqL_ek^8GqA)%|!T4e6R3XJuph9B3so`3hm0tcpJ))n31~Ja2
z7IF8Va8Frmgo3X}(`Vea9hVk*q3lno5Fe#1lcr`P_gho|s2e$l{qI^|t`M<)^#BA&
z(pkFOAuA(MuyW#buVqpUf)5)?J7a78!4niUchqe;QdVrK^VBcjvp51)xpLUHrrz}7
z^+Ctos|jv$;xwQT4rMqVhFIep!%5`TM5M;VKEmwvobN&gHw#L8r_y6aCdF!Q)@oL6
zZqKeIk)t8XMdq%>EyNan6w^ULgkD(B!XYcRvF^Z~ahIfn-{_HuhH#K%z#1LmzkO`!
zbi83oVc0xr#pzR}@(O3EhSXCYKhymmk>)pMc@pPW8a{j{A~Br}P7x%HJ_xN#C|ifX
zRv_j_{z#bC1X!~0d9cj=8;BXPHJJT%^8?lH+^Bcs5<jg(u#boeGlIHL_$<Y9ERQ$T
zA_4{zpJ<cYn3M%M*N1N#xibm&Wq;H*oxW}Md1IuI>M;+C3X7oe2+Y_7P;uX#d@Jnh
zVHhb6NC0Pz;?tZ3e}^~!%XUc@@PB?;>(thckF3Ooe(0n}(BY9-@zx@^cNc_7whw>Y
zVv|?ml5&}i8FR6`71`*Eh0vH2V^?}<5&}xMYWl&A%v+F8M{1Q?)2CmEqu60@EGLKx
zzzI^j_j5B50|>Oe%d}N(YDju8**7ca^UROFFjVCmR}nyR>*6wHnsG-p*6Q;u%&ywo
zFn8M+B_TaRP%nr^iHs!pI|Pj2CWfuJ9K=J&-+=`{;jRb#L?m!A(8Be4Tl`QPHsfLK
zMG>@-C|7!y%Qxo_T41~PliuAnHCiBv;JHql{V#N0A{zu^L+*4hqpJJkyjK$h^oc<(
zup%jV)z#xkW(b|dP-*?rZI-$>J_(<Zg2gn7qq|foj3Kp#xmI6O!ylbw_{Zk68}t|!
z>oF*pt8*&%n#TVvW&t_e8B1{%E2+K>R?h{9{Co;c`^GtzpJQ!j<t@jmHlK`A-)+i$
zCsT7=$clE_D`u+>^z#ZWM3Q$1ZGzZCxZZ}+A)dlYVN-!^StB_?-*^0WU{&y-9&Yxj
z6A%?VACom%Hz4ZioC_k*B$vThzOxlI2J9~G{mmdxG(C<YOJ0b-o=7?yIQ}_`Mg&}3
z-_x5lTiuJj*&L-g*}=Ox)xnqWh78NqkV<&kr{Du&<l6tT&yU2u_QUndnTh{uWU)Lx
zde%3)T3v%={lOD|^hpVS@N<M5H_vq|#1Uz?^~$?qoID~&HL@E=Fn+W(Vi?lL<jBgu
zi0n?^Pu)C6R(M=Ge<o#$^kLI%1Q<SaPgmh|g%l<QyNwWKJDPHht@-sX&cpAY$*+A#
z$iJWB9Z$D2y=9wga5cv*t0S#Lh&b!gHpR0<w;7cZ<uLyXI;T~hAQ|~r&3Dw&q-8~g
zC!pIe3yVs93l!^h++~j&ZexYq?C*)DNNlEFZ`SO)KKeXYa%4X!^rcyU=#9|V2T`Gv
zqB469miVN|6Wi$1z>R2hJr;S~y7jPm3jK7au(>WyKUW+26pd=RkY2E~od3yG@Zu9s
zjZ&ma%+H!*NnhzQhTdV_c#jGDZSN)}CyPFVp4CZEU5*)*ve^}7U=_`M%*IR>QP_ej
z(A*M%E{v@-P)XJlybyn@O=~eZiMaEpWB)rki5GBieGEe=G&M~fSAw2(O!^Mdeq5#v
z5!qsY;oneewG)W!31!&2qW?o;VzW10HjXnTfWoj@{!7^iRZ5De6#v4^Jp%r~=<+K`
zh;ZT)^qG&K-mCL;Wg+BlrU6Q!Jt<MV?cEYf+t@~PbbI}PLqV@6cKH(sqLwJ9m*rT^
z_q%iDD+r%N-1re9s>fj20yrFy1i9YqP11a->@tQqOr;GE`EW;AwYTE~mNu%B)_rxn
zXaxCoDpPvi-rQla+X7&n%7FD=iQZR|{WJe!d=IRMlP3w*>bA&0xI_`|g{tKwl@B*L
z^#bsj>QNX$t$&r}i%Yihw@uSK_Ex|W>Eb4d<#&`BcaDxGz02j*w2GKSQ0*0EhUrfl
zngjTl4+scG&n3a`PT7~Y?xqzQ`WVv}<WuN+7}px6?*nPCM!9r>Wi@pz%_o_A0T;GJ
z=&8{kuxzOdJ53(8U8RS;H_d2^-KvyoPA>A+9=fU#JFKRbXh8F&0KJHM_Oql>?#!>@
zqxr9SV6$s>`iB^VKkD~eB2S!iryuplmtF~C9;f<}BRyS${T&@wt@)?sR1L&NV~RV%
zXSK$8J$tw<q)J>k`fcmUW0ju3{jpcogoj+xdcYW@lYTQ7G$s?Q?Atj`62pi7=n&Oz
zhp0tr@Fc6{<F32=W3BD-sVZgvCOe6Q_EhR17J<aVt|uqfHxBeC(Ff52W>fBBV3k#O
z8W-%+DX_1{oHI2PJ9^_o)nCu$9V5x-XX311w%$tTeWMKcslm6&Fh5_}arU#xeztQm
zW%?&Pk<R(9d@!w~Ngl>-uDbW&F;Z5e34rB}9rWQy&vV5qYFJrAov?XY#sN5r$!@jq
z*X6>ofrC~2y7b}JIC3`rfA4^xSe45<V1N>*N&u0>0IODGAZ_d_ei9i6X3K{=^_*Ub
zjw7BIE^MD>$?jTK0jr_8fp3dMzwN6j+k269ZH?&qFK(_*Eh<@Hwu_hWGjoDFCiD&*
zx9S#_uTGFK1;Riin1~Q8O*RffX>AExqMINYJZNlctf`$~F>Y{Ge21o1I@7B+H~mW)
zEnbx#OAYV>!vGLmW-L1H07TrdCTfEceL%MX2?5!rUzSaE6<oxyVNzmupJY-3Z{SiB
z2}+XgVLmmmP=UGL`epg<m1e`*y54X`Xq|iC@@?W&XhH|;_!ToesMpe@udoE}ze@hW
zak8TAI&*9AN_%KG9iWHFbBDPAPW_;2%WX>%v!7{=Ug4%k7fW{FYUy|v-q(_~%*4hh
zvNuS$V-PKB5}0;XuRv#R>GOoZ63)11SZE<UaaoKC|H>kG)!aK#%j!H~3bUo!P|1yW
zsl?61L@{O9Yg{pTD`1eiJ6%vK?Gh>WqG%yW9q>Bs8R4?4=a}_ofr)=HMvS&UD=~G|
zmd+*jKEW&&4E0{sqgAgW8oE<-0$D)$i%@uwwY8r09~7|Af-CPBo4UY7-%PF6=Zw7-
ze-W_6d0AdWFiQxbCMrur1fHfS@z?@L_R-jr9JRm0J_ommxYfz(I4BhV&g+Nc)xsn_
zun}XAkK?7hRXQe6KVfQp<_Uee57g?U7+Y#|XBZInE?q&iH6zf5kvIr?n58F3tm<hw
zqYV#%rB@NUx)FVHz}|f>8!@q0w$1$jA8~n_&osp3(}8OE_@c4?qaY6NzdKt3w>2eN
zSLom(3Eb_gw6RFK4q=3P?)Kv(y;g!#PZAk1Q+4Vcg70-ktx{$_ri7R=bvQS57*tB#
zVx=`6v++m(8J|Rfk;vOESp{sB3aE6AsVahr=O^=)Q1c#@IYGl>A$3aAcpi!!CDXOE
z?30=l>|oRO(p=F)#*MgQljq}kC(h=Y!CD1x4N{|Iw$-!gv?{(9?9sTWHszajg|ee1
zVgix<%aqPGw<bvpKo{5X76pA?fub&j$Bvth$wH%j3+fxGPdT8-8Vw&}7Hqw_F-2(6
z?hW1a;Ta&rW^DB%p5eK^i;+QzPDaLjS{hM%jjC3qT^83NkFMQQU$vc7%f|n`=)Mvo
z?%}>1?Cn=vJv4_0V!H=rd~<&g9h4_`i&*&j`sJvDIJzAKobzw@sfDJF5{0gsK~W)+
zB<AU*;i~*P{8A<ObPy|-qgxL45=@R{#Ol(zJ+J=NRJgLRP$PrW4J!^ia}d&+REz+*
zJMphqIx4wblovZ3CvqoB$p<+&2~C}TMh1GurWWqK*(~~&W>V@^uoooK?hE0$x*sxO
z%Xloou@h*Ly~SV&V=p*0(BaRP3>D&)ENzlp_^x@Mi?ihB`zKqrp`l&(+te%Jji+10
zfNEltex|{M#5*NkO;7M}#ydEf%{-^e``YL9UsW0H3}sYbm>AefEFz4Ewn3tMp7`89
zbB8Nd+rnd(HEqed27i;kOQB+hK5|m8Ne(cbl9T8omoXcs1Y%IYYVhMD?J;o~;Kb?g
zcPi(91Gg*H`5vrR-^Dr9`0G8ly&1=pVp&%rD=CD9cznQ^sgz@6YNP3VAy<1W8xZ`p
zeaY6>`lQ9vrTowQ)$RV1WUR&~-o$1R;Turzd)IDK3CZg}XA{0|A0XfyODYHIbhz^H
z1%x>H5SJq=0Vcc5qaaJ@=lt(lqR5F#&tYA!q`bh;lXEXAg~V`A;`DkFiIGORv;H7)
zFf5rXK00uv@c5?FGEWIf($*}4zr4S|_+)W&tRuTs40SX^@I1FGLwDBubqtxK_J}g4
zB-+2ZTt;fHUKcN4C6%bkt~tJW_b=Y^S)b$s^PkV8I3K(w=cRJ1n#Y7F5Nx9=-Fzwq
zdgu0&^B4G*=TJF3&{ouVvC9mHUNcLEUuMQsCd8#ac~3y9Z&a+FmCxbM;b_`|<?Q^9
ze@olr-wR8lo_?wAU0ze=yonsU+g$WdtlW$qEIqE3x7?F~3bex<QGeE(KJp1q-<Yy^
zakGCY!|=y@e<AxHLbsCcn{8NBc#P5+<;twzvUCk{WMQ1hE&o#Pd<ndJ5Xk6#x~=0a
znh=;_#DaLX+ug0h!lKItv$4~u#zyV+w1^M%WT%CiZhNGGPm;7$8h>>XHD2~9l#7Uy
zrE^?S6Xc>hIN|kr1pkk|7fE;FNZppiU<n)i-VrRYJ>mC@gaq_t_WbA<Lj%fP`*9)3
z(6TpL>xC_mLiJ)O{qla4>(Wi=7w-s(^wevDBiOr_d*QJ&HRBw;a=*7i7{&`GPFP*t
zBzVH~680skn15H)zs!D3!~2mjfbOB~qkFAP12>ws%cP_DOf>&w_6`rO3I-R7I}MKO
z4nqd4ea3tpAd5$3v3p+4Lf+0(b4!;1;qLMlP{W@pv4sG8hs)ZI+gE=e+$XNuror~s
zF5NbuW&&@w9$kA?`pPg=e>`8C-+W$Y%ymz!(A@Mnhh)ynM+%vrLSJ8jKK<nJGV`Q}
zFk`(&`|R3HfX>b)keZ7o8HaX>hrX3aR7l#>#`CO1_5PH7vU?n?XFZJ)Nuq-_nsN(<
zFA~*_$5KbL_U>l@Q3)B8F>8$(<^aT&<MN?Sfy8O{D!T7+t`zN{LP`MG;p-Y`!?t9_
zREHBOo~YkGsZ~66z#&m_beSELaf&Dd=WY>LllIiV{H2wuM{Ql2Z2j5{k|jW5G)J?s
z)4`&_5Fq$4=pb6dnw1~@E$x}^<{8{U=MC-qN56WSZYF<Jpt^fb-{C=|H@kphHE1kG
z(5u};@xXT!3w?R_`h6#ljrrndBAbNV4W&zwHQQdJP^>Zf!n<=P^iZ*UQFU%<T@gfl
z$Y`K??f-e)qv%>=7yL#$_}{hp>Xqzyo96^?%xO3VlIegg$xGVT_@?euCU3GP5719@
z1_W;K9G1Q5Aj7l7xq+#1z_g-!45HvlX8e(a`5J&PT5Aet_yH4JOTX7R$o2vJ8noHj
zlM5P07<_lOq^W(EndMgMB$l(-7R~lL)=_wYb2ZXmsDE&fV#^j-#&dU2I|E_eVE2IU
z3%#N(OvfqK@E`+6cj4`>ugMIM#S5LP7ly?)WH>4j(#vx=kvxm&-Vc`m$x~7aKe2(x
zcE4fkpL~0y&X0X3=Ip!au&yQPnaIImnC7fG;3Z7>>gXs~y#Gq_ZY9LdU`bP^>Le|6
zMWW{-sXtfZG8OXH{1{kR4)so7aZLG?KX4JN8<A<nT=#1Zq6}}TZHdJK(ARkHIVOSO
zcUu3fJM=DeL;i%^0{rX8NkAh-dGm~$vo=`Lms(fj&ByUw1@@%fOYs45<xwSZo`$B3
z&5~%b3eTRgFR$N*+*(=T1{72c(utq95_7hC1X))+-|I?W1yuj7k~n|mS<DCoA26<)
zyD_bda1J*eNMP0xuwFKCXmnnV(~K}<I-6m&VG)0&utATJcO*|rcG|?c6Z5!2UU)bk
z`REg2H+)>6>Q%$myu-fU%s38&0aS-~2>0MP3kA(-hUe^Wp-)>oA-me;l&M#7RC(Y|
zRM%Bal|QK&<FHQcZeG($Os#OizqHkAAxr{mlD=t<UH<96?V6<TH{YXMMRtWbo!sQ8
z%ov~dH?5tHx&@E|Pm2fxytpQEdBr61nd>BC^}vxkTT`n13Wyc~?pc*8S-ax+YrZ?m
z*E61PBfp@E@Ox~&o!oDn4jU`gG0E09E;Vo#64FHbSHRSyOJ$a2wFUgY*J<mt`Z{gW
z?nx33esoAphA=oU-JS*+BD>~L?2+GZ<t*ka*R<C&8F^C$k$Pir4=6dg)$SAn9WzQU
zOi6&~@}mXN@;h~EyXsvy^w4EPTYVd{DB*^)-kyy1hSg##gUr{id5}?&BmvY3C4e6E
zPcetPs7=TY{RGBH4LM|1TFFkgmCJM)>2C)*<xVVmV*<}2(Gt4}p&A`yvS8KwwH*<8
zP4n{HM*rNrx(@H&qk#`>BuyWM7Hq^f|266Vmv+d>M3vODphvsv{q+rt=&z7GDqR&I
zrtmR`M2|Lug3q?S9mROh*w-DcVmVP`sM`M_?7YI+{{OJAt(H=>YR{@wyY}YSDvFZY
zo0cj`8hZpmYj3q%E3K_o?G@B6YVVi{szyl6l+fq<KX}fb>v|4y<jTSK;_LHyzwi5g
z-Fh^dN*=B4d}wp?x;c{z%K-0M=S5_L{D3_<d{v(al7BB-jpMZLYK=#ycem#*cP@zY
z#Ob7r3^vE|Jh;$I-878(tN7q9bVS9+311FuY@**1BT7h`lZe}aSn`H8f_WrD$GP+`
z+P9n&<!-N2Xk%qP%v9p$`TF81*?8{ZU0-HNjic3Q1S9s~wzi{u3_|&vOU;g*+q@G1
z-zIN+TmchIvA{Hn5?lwKJlv}E{P8CFLt^2HU<rbNbi9OaG_Mb+iD1QfMt6uYUH$^%
ztRteKRe}!&UVFW0WwFuH2~E5&F@PxovFdSZ6(I!o2~?&fTJ1t$12KUrnfw&*O_*J|
zE!VDJV`tfMNCFDFrfLQ3XQO&>^oN8i4mhn-lF{6O7?;pVdHL>4>r8{B!;KNf@Agt6
zF0p?r@25Wq*ACvoMs#+o$EXRn&MmH|SLGIK-fTpE{WH+5wDJ89TE9?;u|1yWna9UA
z%g+-GExaBM()OIMwQal-+X;K%$4^*X1MV7xaNM68HxDIw4Pfzquc%cqw9I4fil-8y
zy`bB%R}0-nU9W5333qM!zh&I~Tt!v><JF(#siK%N+Y24t!Xlx;+V&KiDk*TEufah_
zdqA+Cay17$q??PoxhARGP9ds4+2+}SzlxRSev0TaH$=<m?6Y3=FIGBE$`cIerPopb
zmsIn??&yC9R%~XOWzc|xs?<V@r5&r>y#&A}Uij8JE`~|&V})c`#%ng^kCKOxf?r2Q
zLVAK9;EN8y9efkj^?GL!;`CF75npmEHymPw3%oY#wASQ3<CT7QN{*Cby+W!z1Z;am
z1b${b%wsYf7JAF*8PCKs8J@xFKxiQNFzO~Z*y%QZ9ytQLG(gSt1x1F&^ciO}eOH5&
zeI>R0$1s19AtgnEd}|*SRcM>HIM4mC@p&y|&ZPqefhk&WF67uXVJWY%nytgJmg=lU
zTXnTK+ka&0sxmcC@$lWGkWv6HbZs=K12BqWbaGzZ^%taQG6HK?c_9gETclXEp!<K@
z?9Zp%K3)UP9p3YC1Iq2Oe`MAryyufsUgK*?ULO(zkM@K@>>rQ?IDXjI3UuT+=e}xE
ziAtSgIop9N?2d7GAN==&bu`dD$m3x5DkuoFcGlhQ2D}mp-oV?wE!k@IH^!p^!hSmn
zG&S)d56p2rU+bk2gGzlk8Rf0^D`rg2Zah3p2$RSCWA>L9VvAklMrikVSk8`Fr9zin
z3gmI9tB;_F*4?<YES*}XN8RE^zOhzq^XGM^97G|(Xp)X#AE)m`VghEHZS}uIpi-~3
z#i(}qi@S!l6YCqZYiYms6eP>4=Zanyki9Y&Swm8~tlY$precDqW|eJ~pV!CEGH8;u
zJY)a;F{xd2<TIbAj_5#+Lu*amI@dDv>a$wH3YAmdO}Jw!K*N;z=FIq&V<4J<k2UJw
zV)^t0%PpIhE2?DJGY-NO8HfZn9VuiT+%q%25Lu4h%lvx)<kSHC^X2gt;0S*I|Nj)K
z(h=8Ba5{Uq_T2X*Fn;s~$<mV5;2#;9`t-fwbomW}V_$WBJV)-gzUCj-V%GT(P8R_`
z22OP^3m)9dFC%KM7gDoOkzMt)kpX*2k)OwdoOSkZiKaYy$oNSaJ7c{IO;Uir2FHGS
zFh4PJQvM~}Q1ou^^(v{`Kl$g8<d;P<oXUOblxjjQN;AzZld^8ti9l3;T1OP-<tCTv
zTPKtvV4k3h=;XO0{jn$O)HB+kk(*i*;RDvnaXNJq>9dFO;rw9f7t(Q@3KQjK71^65
ziUvAjMoH~H%L}Tlbwo#^AKrTHwB$l+9`MhZW%t0=IW>$4SJ@Rd%kWiD{j7|10gVt!
zZBC7*rP(?=SJ^NUi`VplF@Ki9JVEeY!v{vyefnr5*^oGV+ZdkEB>MW95%=Q_PkAT!
zJM&tEFVPLt85Jx&C8H{EU^!E90#tOek;dDs&`W5WT_vYV(rKlnbL{iiS^nhw7|Rzx
ziRpTvzf)s`O3i1S_p+vY8=Lm@@t2`5rMHKR`%KwC<)P@wMuTrKrp*pX+jK{Y+*g`m
zdgzg^eAJy**2K)_da&$zpgHv>2*xp*;gtCbg259?^v8kp`{rh@#mvjBbj?mF19V5D
z>W#IrD3l_$GhU5(ob<XDL<Pxc#Wif5CYJaWY){xHQ9-8u%qb;)g)#n`J(W8j=|Fmg
z@VP5rrYKI6Sv2pdLqlkZblu3iUnV;kw_8oP?l<5Y-#a7q2r|KvQ?4k3a|E;1!Mx9K
zWa24CbgPZBaq7v9Ui{CmR?_U9$u`?(_oQm)S6QWa-$t2Fer{s%eSYt&V>81_e5qfB
zQ<FPe^Ma^)-F`UE(W6l=H*>V5wv)Z6DTR5Fs#${<pRCiu7YP#T;fZ;^1{YEpO_X%_
zcK9?k|NEe<u2HIa>E4;%MXPI;wv9(lGh4HLc~6!P!)2RZu9i?>auBoGl~rEPg@WF7
zgel(qGc}M5!KV<dEXk9}Z&F0dtc45Rd@oux&r8N&^I`71hS-4B_v=C4Zs0WUX-zCD
zdeIsg2L_N$`W2b284+KWR=a2$zRfQdN<Vk5sdY~0OJsdYX2JWeFN9aU&aBO+oMeMv
z%j()w8^D67ue-8o`0;S@Oqq!OdRojUY(f6=OLD3pjs1LQbipJ){#KQ2C+jjobrQGN
zi_VO#Xwb72*wU#F|IB6>=)>``m*3<K57z4;QVehoUk&t3nBYI#?DU|YtQRjSIvH(`
z%Go3vrB!wc$F=ELmLs#bn9J>D!UeYVb{^MHPb;#;q1p>uOkk^@Ep3-ANCyN^uPU=0
z(Sz_8<pylZuo9=4kusN15RtE`vJ?(RIb!_1=boSNlyJ)3B!uk%c>5B&CB3_cl^^T0
zS&VrAeLI!*+v;^g?^KoZ!Y-%q?F0#QI=7L%BxStFKGh_J$<G^nTn!g>*b#vP>`E9G
z<_x5d>p`*g$jA<MJTi_?jfeOF7$iojh`W2OvII8mFq9CV?;P4L!T({l^Nj4X#NUUC
ztncb4THdNhu}LKQa7s}JJ*2E(sC+0jz|bVOx3gH}OyTj4S@a*-BkHJw*>=#~GRz+b
zceRm6CS?X*<&lY8CTian!yWa@42%2<O7{z~i!Tlp=zU5e`@D`!N(?G^?mQ!Kt?n|-
zno8ixEwy%T|H+C~dxYOiO4wua_qkAYT?Ms3y(4!`5)byag{2wq)wew1ec;W9SfnQB
z<p?oX$3J)Dh6i@5agEEWI%>={m`nmzgBYd8a<?yVU;WqnGP@FFi|ldm2{NUK=@tD6
zeO38Eo>yh8U^4XxwFiXU{*n^?0=w-1(^;fHH7`2b=da#PNqzSHhjLN;*ksB_U2n{m
zB0KXz#D^~vC8*&X3gm+Xy@8j>T}IYjvwWcj@;4R9*J;|4r??qYW=ixPml#zlnuKlI
zq;2gLo`kig7=gF*8>*{~_oS(OL|zLU7d)CO8&)<jG-b?zRanOcoOR@mP14c80kgne
z6!_waHeTB}v(Jhy4k2BLFa<FtQR-u6@NRu>w;&nxK>tD3tpf4Pq7gq=G=h0@te8*y
zUCHI%!EaF5?g|xQE)u1^M#n(1BK{-GCzfNDko7imD|f$73*r-g*LdMCH1Lh_GHv9o
zhZVB7>y;C<O*1W;r>g9J^vP^fXKL{vk42u>)z#e;6T|JTC;!S8!$y*)HQrDbb@`I<
z<L{?8d4GSXHZ(+3)KKz;-i8ehTMu)9ZVUcia`1j5s4l;ZNz^jX51z12xGaws3@ziQ
zh=>3v3r79jz&SZ(H)Fi%S-Smtx^Uf@N|=^(=yv!GL9@3x24ZJv33By$d_Xr6mit2g
z#M@R=+)B5|kMgL^pgaYdL5ZiEkDR@DLA>|%56I2EgA2dkj!mHWflfb-T;Z5TXsp>v
zTegJtsPRmDM@FLcpqGvyi~W7R49cPwXL<UE^%2na+8bBwN=7A{*{83j7+-GO-z1q3
zSYOe~U%MEW{3tabyDukP^R42QR@tHO^{-FkKQx%XM=rCFxl>YnIAUtY9?-#+Pe&$C
zB<Od>|I8{?@10<hZqF|*RrY9mVAUBB9+^EW>{BnhIKpsjK)`T*zN<r$!_!7Ib(lf;
zP*BZ0E)Sf$r7)w@4bN%gwC%D3eGX(+9PAU=SaLEd&=F~|<bPuZ4NWvn-ejRr2j7u%
z{E%Nf{VK=2KAwkVXq$h8&E2SD=&Vic2@zTmJfQ?|P{Zaz?#kGQpK>wc4eIa`KUVG$
zt-lhz3<$EnS`+K4#fm!}vCF!Is)H+bcu7})@;nP)>>+v>r-V2f9Xc~a51t}>-B|2{
zCw%kNi1PTku5n^h*GmmQ%osE2W$SFgqzsI^ccKQ4Lp)@g#gO#A5ra=zil>X~GpMaa
zBCKUv0+S#1{LQ^kCkb}oS9?Je#6|NNwOgcT_{d}+DX@JWu@Z;nj+r~Rk5Mtltlou}
zn|BgNO2HZDDy>YN>p=!%z4<IY)IB~lah8RRnRluzf*0Y+{UMY*_>&yF+jArlr!O>i
zXMh-2zwl}bCN5h)HPxGykcfl|Test|;JNY&+wA9CuVJE1o*ljEsdLyn>jFJ<Jr0NG
zpYE)5&{NezFwWd%uOMdSx5}`u4Jt~6kC)iuznPqE%8vw_-v6!OB{Cv1*^lw)v>yUH
zinK}<#Kgf-FgAvkpkg+!;<Enq=Oc=bG|t>(4RvwI%siGRVpKl-0wai1C(Ql0k^(XI
zVaM(hDU9pJQSzm5q|t<m7{=`u9nJhs@t8p<v{V$~jAiJUZK9lE8GQHV0U6|=M^)<r
zV~@MHZXb6gM0`z9TK%!gq9TvYKDZ4x*TL(rRQf|Q?PO=fvEOHocR_MfPdf=5(&ELZ
z=Cv9O4oA$Qk^<_+Z-_~2l$BKnZwO71j<vO!gY6wxi{Gu4ElHom)yBO1w=VNUk{<p>
zJCdhVteD^j>)u3LfTBBY1x}Te#LL_W*%)@8<uz)MuUXXa<BV^jM@JoD8xv1mU|d)e
zi-=z}-S)qHjQiB@3eA=nrQ5V7@!P22y&^;r+ueCISbn>74i#I)R`GO8tr-a+g}y$|
zBb|<O1lhJhx|L#XFhn7GU1+q5D%UDqGQ>QQtH|bAd!cFtWGc=zH@`qc&sxNPV6Sbh
zJrEfCf4D_;uo7%jT+Ww^Gd=u$zQkOO=W!;Pbhb{vBdOK7I{A#_T)#}+>UOlRgC%WT
zZ@y&46rt=JGW*4xR0Q3?YX@9F7b=ZRf}=^()R!;=0$mI+(Yzu#XWGP`yQ~|QLJFSG
zc(+K{c>t%AQ*$l7B1r7niVD&ELK0y;cf86#oLqcD;A*HAKo+^oty@gr-Ti!DyLi!M
zVqsaE_S<Bf|190!MvFA%n=V+qb~(Uf4WUxGk6DzU`IE;t?p;kwR2uEkvi2(FuKnXX
zvHg1&RNL9o>~*S>tsha9qP*>x_xxUQmwgtBs^yf8QS#F-wTB?qtTIts=0Sr9W~K4U
z0HXvQ-4Zbi{+o{~WtWu$rw?_HN<zCFN{!F+j34PySc!Y}n!0~gqA`ufKoG|}9nQCw
zj~9@+T(|Hgz4no2_V-EpgeZ(_8$qNeq;@q*fT#%IFRTrw7Hy~19&88XwdV0msp!*`
z|IL0oNs_1gfZ~+}o?c<9q3oK&q*x$8vcO8jv_^%g@sf1#V_~vlUhAugC++v`38U!*
z!RIp_oN&nO5PC8&NU*zusU=1EvnviI`|5C^Xgb>J^wfXfm8u}WdX?=~XFf6XzFgEd
zYlw#^6LTPLVS#PVq=`8IHpygqBqmGkb{wbt=}g0m$&UHeZB8q3-;cK_Hyn@10zIE#
z+f_g;J=~F%2E~?7O+}`^$}3<YDtx7r-aDpW@I!JNy$%H`wywJMo46A8z>o1DX^O6Y
zWQM&H<=WD{{R}+OvGIS5&woM9j3R`0?{502$gxiK7#f!-T(Ce|3OC^Y>jjNRYxlL^
zH@X38!w)2o#5`L;i71M4tSYn{J#U{SWD>y~;50tcpIL5wP~Xwulp?>}q9u>x6py0&
zL6=C4jp4JWZR+NZ30bUt#t$t$MiMm|QcG3KLZ827He84qDc6uOrv7j*@|in_X9sQQ
zwF^hY+Y6;<Z1&+HG<+@hZmvuv7~4FPzvhnUq5op`(bc7UEuD;Z>NIuy_~0($9^mn!
z9=@Q~JK!M60Jp%fV?FD#O3js$3SwAS)@g1r7_FZ>GxKeSEf)}8v!M*0XMtRg?|USx
z1u7Lp^<a&Aj9*3y(mib#m9-SolI}GQzYI;?{9Q68qMbF;KiIYt@K*~c6s1;h*ijt2
z9a|ZmCy-TFP9-j~h!#4WHuTFB2J5Sto|+RP2yuGEmUo9cD`c}@zvE5(CW#?BVb--X
z5&$Y3m&Fs}?@_p7%Mb+ltqg4um&m}(tD_^yyvHWhYX+j!L?Cv8O>-wW*XQ-w!|jg%
zTR0_l=X;-18CbuBe`Y21HRJT-Kf|R15W)&B#iv!PMN4zV>)_1(I?2=z^B2W~9gFC!
z=j_N9jNT*|+kiu85z_vpl~aQu48D?M>WMOe;D^@wW_X<-nw;A*_(i4~i|L!E>I=Kw
zYL9>v9w)_%3E=SYo<Z?2p$_$dD2aWzOq||gn=(<<;iJ8+1wu1r${=#|&yE+YrZ#yq
z^qEv$+vDo@JsWusjK&~l2%glb;q-5!FWl#4qwA7Te=~Td-9v%O*~@c@@7161sxMN~
zczPEqUyO_`3`I5dwTcTHZh|jv(t=e5125;)wXYsNxlk7zfZ3T5sj>E4JEyIQNhJtv
z!fcc?U^xg!Nn*K~!2R8mL3;l&uh~IrxAoZ|0Y#BnXG%`-8HalE!o!Deo3LXG%w6Xt
z{m2L|(aUU<e(?%I&h0ia+aht%w3)!w;t#HXr2Yx!=$P_RR@G^+W!9~)_qThlwn$Ty
z5a01)BFabO{5E#=1DAS8^pyahW{<_oBk53peb92e;eUF1z*NtyIT|-wR$wI-g~U|f
zvjHX0su~TkTL&4jib|YS*0P&7z5Upk2vM&!k4Kr8!G}$VnS@YoMo7S1ST*7%2B&9$
z*UH4~?&>pL*o0X@kqk?gOVaRc<8Z4kXP6|D-1xJ~ht{IC%G`fAs^y0sy(}iQ6!UAo
z`d+`R#6t2>(Nr3$WHw()P&BS*ZVW4+_*vHKrQd9MB^x&+oi&--wP_(Jo7Ags&`3>T
zOk)&QpzZ|LxzH9GnM5|EIf^?ys!w&Exw<zlLvy2hg?k)mh_`mJW1FgvV-Moit4kVc
znmRtH(>iUe;o%G8Ft{P<&{x~{IT4ySi}L!iZGTsV8$avQcC}2%j6}e&?HmJlq4!JR
z)GzUN*_Cl^2|KUT#@3fvE14bR()GqZ-{B1jak{=>F~42ftyxpoSS#fS&fFX4<3HV^
zWYKOuS|wX&Jait&HCP8uvwkGtW@VM-ywTe_@SdcI2}$6lBiV;w)af8sqSGj855je~
zh}NwrpT$)=;P+rS=jJV`-jkrA*WNtkz1Tms?<1y$#mY8F>oNB@5h4CnV7qjy)Y4s}
zU&0ePJN!ls@Ym(0J(|<V0f6(VFDsC<2suZ7S+7YQIz%%HX)(;OwFC)IBq&c6J@vsK
z*BB)z1#0CAnRslPMM+4RB_xIckaxHDD4tSyokmtqZ|hd9itIW!Es=Jv8+|J+6FnEJ
zVu%g7(}TrHfbb`EOI<WWnqLQjG2qP0YH_~H*-vJl=}zNWDCzYYD5-;e&U;y}`#gsp
zC|-%u28b{Sx8gon#UHE9+9zcT10hhxzLEOwXD$-&++eP6o6;HT-*Iv>V@3i&*}X;x
zoy+{W7sU28C`@C$GZdwd&+KE9=&97OB_zhZ#vDXuaMStNv%$kK2`AxK4_fecZKunD
zI;g3)<3)4qS|K=-DcJ0DCy@7LJW77uLi|dBq)RAn!iL-h%pT)}yg2_akQJaugY*Dh
zTvP~md%^}3=fM^C>UXQ@T+W!~y)=r^5T=hi_cdM4{50e#4^9+FQ9?i7%*VqxG_4dP
zX)|t?DV^oi-5#JgsgPBeGT^8Ws`PL9mNStq&rr$U`RNDY7A$epeO~EU$aJ{It6%Za
zxGuM0Sns9zJ=2k+GSgENhk{27{fOmv9Sum#)`te_>if2KMC)g5t%Th4;?LOfn0K$G
zpr=ff6P61Q1C#cdhE^tvFuc@r^0hfZEcZg(8eM`<8A%7*8KK57dorADO|4vMu!DZn
z(o#Q(1Lmm}NAd~LGAQ_t+4#Pe$erh(fAj^&6|V5D7IM?+ea)w_8$7{OTG`v6vM4g$
zC3q*<`p^4d4UR$$7ouklha(T~S2TJ`YY|S}>AQ74r#u>GO5O|+fAsOjkq+-oG90U*
z0+};!8S$HCqf?}-w-<*K#Zdkhh|wy0Q-`1V(TK7LUpnqh@@cx~QaR&I(Eaya=Ao%6
z5jLu9$y=?ix>9jAqjo2_!1iDI^1##AcisX4Y-oH&nB!VprO3+(afFETYd2W_SmDk`
zeYY}8J*PW*_kq6RU%UP&=4NT#NonOe&gGD<JbHrb`zuDkYAyo{=}FbRBay$;D0h|>
zk_oG~j%dnaem>ICcgUq$eeb2C(*w4quaH)=_L8n|E>`J@H6;e4$@btg5uY3Nphitg
z2VZUp!_=QVktQ1l-_!!`Dk=^iDtk>S_WS=-Nz`=Y@D(sN#l%$#=gl}UTFm8?;40nT
zmHb+*Z_GLS-54`p{cUZAUt{N(k=to6D6Z%xokN3ndv-!QQm$hxGqYN3dGy8)ZmM7o
zgm`0X1AtiUq$3)z|7FtqN4BR&S+UvX^fM0U$HVq}O(0k^!~B`ze0kQcH;!6sBC+_~
zF4OTXdiJZwH^{1U1g}zLk!NzB>dAu1<w<W%e=;iZ_N&-tY<<`o?&tAZGf7b$WN+oJ
zxO9y-o~G!+muoqZqJgmnj?&bb>2-k4m6@l{l$lj*DJ3#(Y^4=0wFD2t7K_&lBDydb
zgLF2QfXAU(B~&I~4elE0p*^*3KU%gN<gZL$R2ln^D27k%&f{+(Bt-_Z!_}V=G`Di5
zcC%b#9HFJZ5r1(E6N_a{;IpQ@S*$>&mw!Zz>@XBr=lnzcE)<;<ebO18M=>KiVt1|&
zGMhfAhx+gPaB6|?)Y;j&*=90J4<5ZZESD+VJoBV$zY!K{vOzmGpg!Cp_>XMPaHyOk
zqsNic9d+%!HZPxZmDe9hTf<Q=7gL|FpV!wdrxKWr6k2x*int@QQ_4p6)?vKCrZA>R
z?giFoYh`+(KSonZclxutU#2lyf`v0Spn&j_DLrS+I;#|vnEo1E0`@h_@<lqjF;*r-
zB(z#tE?9N3B(g*GTzC`N;XDaU3i&Zc3ez`DS;%zV2Z|}Ta!z*#IRj5{d0xiPhx07*
z6sWjW2Mm*u7h8PBI=m0!?{K_%JVwDHSZxpxXpR)p^-S9mGVpRWO3U_4%d2cWfwf!1
z+VXN0p5{2RXg!WM0{VmtSO%Wu=QkRfP4J}%D?7(~j2eJI#foFwNdcAO;|gR_$3Ik6
zZ!K|oP0byZ>*svvI{2YV8*u03WUC2M{$PO0U5UGWKygfAT_x$)nyFD#eYrs{ZcO3n
zIe3JxdQtD}geuj0d#1F&kIE~{)@hKLuhAN}aja51hn?$QHh$SLSw9w|Mm8;Lt0uA-
zhf^BpSGqZK63^!CsaFc}0pBX%!)rKl80+|p*5q4jv!i~?Xz>DQC^h!l*efW|(BhlC
zo#oWnP^vmw=|pAWGFR!DVb#8?qZDT=MW}EyL!ZMkrrL`p`$V$+eS^(OWS3b8H-a^0
zpqo00#Tp@qKltFSes@<*Ap0eLEBqw7Llj<akg?jwb`O8mjuol2+5Wfy8Hc`D;du=9
zRQn2Jo?kzFHu4A{26HiAej#bEt5a-WNz~1_*3-pyJf7@y2w_D(pY)eoxqJDs8g&~B
zGwufqeq_Ufxce}mB&DEfX@*$J2053aw=p9FI|^#o2PKbsHRyWN3RE~4YGeQuBq&QS
zOR`AG%ROz2#VmMKUswEYcy{jdUJ{aZ;P1+<T&m_Omg+|iJGu(s$pmlQt+Y)m04~P^
z%1SjhkDtzt{OEfXzOSP9g;RXhT512IH*}CEa>{}&z2wyP*PQwF*_B5Uz*^hs^S=1=
zrVqU7Svq5B?*|WO1*2tg_j~Z#axE3$R({kJHC$ju0$2ZsKR3DXt|tF<4POdF!p7l5
z9J!W5GX?jUd3Zy0q8Pq>4fscLP>O~|^<3R1W@6|PGwnnI6(bVM@WZ_!cX?~@2ca`@
z8A^@0>x;Q&R~U=e-fhp{KD+n*$!R7|vjoyvuR-kW|84~dsP5)|-@!NOZLKe&n-~~H
z$Sa4I1NP_c3Bt{W_F5D=q9pS8)wx)$btL$$Qgz0ijQtWMJLZb}T0-|^Wv*daXm21S
ziBV%=I?bgux#WYcaEU}y|B;={#`;i!GD+!V4fS8Iqq{=c)L^+$|G3F(4%rYe<xp!>
zegBG0(<zHgrBbpPY@l52APNhZL7`7)Ncx4Or+Bjh%m}@ClEqvFO25zsFgwR}>1(`<
zB~-pc{<bam5Oq4Fa$PE}B`L3iDB-)HR13Uwtcp6eT}%+_JguTyZV5S^u+d^@ub;9Q
zQ_@h1G;?_)A~0(%((pl@3ZdJ4nRLZNbn8F6x-laN2z>=;l4{!=U{j#(_EW0vxnwt<
z^nsQmspsKQ`k_O+&u5CKsFShEfg=xH>M!N6Xd0_S^z#WGY%muo*!D(`I%6g3elbFh
z(3#W_!T{I%VNav>fFzCYJBT0&672f{6_{flDE%8bjnk0t*;R0D2w__WGaGM@|H(px
zO2XWC$*`G}uXivWjP9nAs}==zX{w2Gd0e3pY>BZx5FOJ@8OPC$%iJZQDllKm=S7V;
z=wvUZY#qFo$JM}=dOELz6;YfG%{KYUYMfB@rNDo|0M;*l+PP@{kBsGtK@(eo*F)&w
zb>ZD2grY%ACP6$SYiP&qz0B0Bxu+PP>$;_NLR*=atLdGa<;-lS5gtJm;2J2KO;$$4
z&7#pZhpdR2mI>T}5!RaZM1i~mmSU?3_25S}J(ZMssk;sEOAd7}{v$rYr)pf*sgdu_
z-Nuf^2LL;F6-EEGM~g2|(;W|q>saR4;OhwS=BU0_@^NduKsVL1KEYYplIaI6jkOb1
zR|_)LFgMr#j*;{T#aWVi$i*A58q4HwuEzwoy#qXe85ftCuj0$>%~NUyEHpKAF$ZD-
zm=aV6+>9lIUZr%TLWllQg2DXCy`eHKse;c~`Z5rWuyM6+JWsSw#&zQ|ec?n%nqzF1
z%`C(lTj>h5qmGl-9l5Y+qiulzN4!y)m2uBE5HpMMw`EyoD-aDuL0y8@+(IYXkn{wv
zo~WXXZ9y;tk~J;yo0x>b^xE{BaoIRA%Xhyo`1_|@nWSG#9H0@kL*yT<9UpUq@O9#i
z69jsC)tS^NTr%r)A9Ub5N={>Nq5czEK8l-vZ{Qc++@PCwR+&5I#kci_&>@@&4o7xG
z?!r%qd-=hmXI6BH_8>g&D(W>CYVI7-N)c7nw;73KSa~=p#xu>duOic!>|Z90{g3Ww
z9q{8aNsbWC)?Vs3Bmm)$*NtE^N(@+*`g;uTPczvr%vDf9&4V!eJda>&J+YJmgCet{
z|6$>6jZMoGXI^^meDh3WsAQCVd%4he;B^3Zl&<`2m}@n?-R)5>j5xMg7LJv{$SN7+
z$LF}o-$HlFSS`8@w>!+822T2vc?VW=K^o68rl|Fr?WXIrmA-2yZHDg$t#4B4?yq^+
z11_>I!D?@jvBd$*I^3yxQ7dv7D_dE<Blzy<9iA?lVF{%Zo-|6~Su7P-FS*oQ9gDEN
z;NG!&K;WvW<Yp&AajhLimj!PopiECkM+LJbU_SR<v-}(Xk(FmqM?0GRgwMw}0bX+a
zb707aa^1c}snB7@?iStv>T&?j%}57&M<m-i-0eEFOB^Q-Tfj6&Iw_}z-J%+4F<p1E
zkL*zxs#GYRGM+q}9rRzQ&dkk=nlaJQ0%d0}x3`KME-PD&?x21DB4?4&6XBi|$}whZ
zTVDq4Kz53Je&om1!|KFG*F-K<N&mf$ygoUT?LJ6muhI5hT|yAQE?BZ-A7jI^K{GnT
z=lO&zk`ul~!SMz;+9}@YW|p8v2EW`iU0^J#^Snk?9(Zd_$|Irh1JSW4$j+Ko<(c>-
zD$TF)av28|Z~dF6rl#{6`sW{6BzmVF{MUDGm~i!`%G;^ArN#G?R*Jsbn${l8es9K5
zZKUdZ!Q_E}^PW>z;wmO7)XJ{?=2ch)yclq7)DpPjJl@EPh=kDDg0CLn6Du)`mItCG
zwaqPoBTN^@N;5f)Q{B}*Zr6Xw#U~}X3eLeuwjn%O_ww~aJXhbgnkDmFTD|6|$**!S
z`K$A4{Q;Td>#m*SW~a1@>^;ruocFkd<-$Ab0o{3)Jf|7+Rb;%WId3~<NAWBOn_Ucn
zX1YkYvf;MpF6*+8DxzK=5@co`R~`v?j@X|D4+$TvG|ABWw(63q7L}pJkwvFjO)Kw4
zFRrEMynR{4SZHo)JpB>HI4}|x|0Zku>i*6o0$@rO5(f-WS$gf_eoVF7``L|>kC%oS
zQndzKD&tq3GoDBC!GEJGKCz4sh@lEuaV3$87PsZ<ol+j?G8wUwy);QD|H$m})=1yF
zvv!&%mi=!ek|x|GK9ot%Up(Jg;^8-z-aWa4CU7^U*_-~oifsSg*Y3nD32Gy;$uef0
z@&i_JGo-E2;+AXVaSfx(tVOi$3@^V7y7jlg_99`fDd-=WAHb>t+|=6_8o+Cy+v&7=
zfBw(;?>u1daAbg&y_~J_ftA_s%vsS?$4CgwR##QzC-PaR&7_c}<kw677t>q~!cl9W
z61yj=-F}9$JJE?eOX5LKzB8)nujH+xFMyQsXTR4B;SIsRsE+NdbB;xYT&TeHFa}B7
zVWgnf>+ROY1i6?Hirfl&OCa`9W!0FU$8&AYv>~u9+KZu1LrF(CdXH2@Pq*9D^M~)5
zC4*8*cKY`xJ-6&LYslaD{ruTgJ#~o6rcT+gbP^R8V2L&>F)Mfp(T)54(&QkpvC<a}
zvSmz)>3`cCKPCUm?qU3&p|tI%(kV?%2DAoX>vX=w*iD$FU|>;5aR&th6j(Xw#)M~@
z;4ca=$+@7&V=Q&~`ycQB<9W~fwd+<#RCR6#MFz|q%Od4!SPl<4bIROM$0vZ7uBEsS
zM|QD}l~(6#1?F5FS7&CUe&gJN0|Imk<`*=@KZgDz8|2-d27ELh|6dN8yUrZ(+(-M+
zpTRPS2l%sob&6%8pJf71tET^Pg5gW{1i4F-zs5ZM>+IYq@I&(C6r~S#olnT{&~B_9
z`yjmY;V+_Fv^#^e3R1q?v}^r4{F89n&O|vga{<wr8T{1ae+m5j=@cg|qwutRbc&xo
z_sBu7eN-?X(Gk#csNs1dxGEf<7ffwZtQzNck7hIH6E&aI``ZJLFv&mMP29H<OY)v?
zB)<2UQ~O7j8}dY*J@^*fd|f+oW3r(%qN*HHtCJ7?{xEx4YNLAih=Ud9^iFJ~JhxUt
zc<^CC36`RdE<)`wQ5&m>P{xj^V(v`JWta6<oV!*+;{OA%yTXi#RQ`?o&rUbfbl*!!
z|05f7o~-+m+IvO5)tqy{-{WwEq&d3tV#leaLD;k0SkQ-WqjqmDS=~w4Z?hmKB|!<V
zi!(uizIHoc?1Uwjzh$CY)n#|vw6iu|ZLRXg6ObXBCk4ED@By!!OH7v_XXn6z=dD{o
z0b5OWA^jiM1zQHH?K;*~uRd2}FRtuDX3ytww%i)~A@eLDeG9X+QtBACPj_<ukq!Hd
zaV;yJom87$wy3a!%WU9+Si8hBDfBLHch<)D57C>EyQB5@VWWJBrfp501Dp5yb2z9D
ztLK@obUSMPkvYut`~M>=9`fI~@T>lcQsq-;<hv~FpkC?xTn4t2n*oAnUwNxG-gaDg
z3*B?opwXRuUgU(~X`^zl@VY|5X)-odERSDcK(rpme=0)Q31j!PqiSUR=?jo}+#RmK
z522~%UcD+}x{qW1(l!dJ29j-uSX!p_(YZ23<wU!r@(H(H=i&j$3)erB#8B?{Y&TKK
zi(^%gxmFeFpG5_cuopy!A)!Lk9;s(Xw|pr0pWMiCTz5-A)?KyXwT<u{+2y-gzBPie
z8GmtwwT)TJu#O(N+&g(LS=uW$JNLc|!{>XNtJ?sAB>YVi!F;dBb?r6}p|8SK={;d5
zkJgNp^TQZs#GM=ek_%yuhdT-m5$IUCk1jDu|Hv%P&2x{V@W^mt9P>JeWed)BgcWBR
zK?n^>p+8m%%ixJNW8yu=zl5g0G7c*aE(^)!uuVDYnier@Ne1stZvcNT6{miyTjPI2
z)+P29u%NI2zepcWZR_uINihcz5xG@Ju!=O_2u03ksh^m$k9TiUc|O_K4CsvNd<`_Y
zFN4|i58_k+Etzts6|02~jtV-mRjGXd$DOJ6as~ac@&EWE@sB6%^XjS)mkW^~?cUBh
z+jKP0<feYt`_JzLLe12k=={44M_~nC*6JK}*LG*KsSXj6Don`|g%i||ym--+H1cY0
zu&j^oi9__}^2YOZbU|Qw8reP>QRVd-MQ9$gUay_}DBM~SYru*5cE!2j??<C8)BAFx
z&qGc>{Fm2@{vwFXrd|8<Z&T-$lttW-0_NZ#O04j-_jXy4K#`DMW}#i2UP#w&V}}=h
z5u+Y+MRzs5N<)&sdPkZC8DV#NUN#QaPm8YV%rH7f`TeTkWK-mQm*&GOShm;sZj2hL
zCViQ&A`2uR(d;-!OJL}5c5<cd6Q4tu56V=BZFafQs~io6ZT7Ht&@M5-HL&u164Cbc
z++8Bbm|zxU&lLDP@9V8hvHq}9mytm7EUhn->46&>?xpjuH#1Ddb$H!rPSgsV-Fz<G
zTv7~TN1X6kzxU_AlNWW(aLonW7{$2xC=p1aKk(4mwN6?hZ#?25*7XJ;KL2V9CB|)Y
zcf()Ec>UtHq4obTEcsW!)|@diSJZ^Z7;O~31Be8<3g608DqG&X*wJNlRJ1a(@Lf#E
zg6R&~R?b`w43%9_Lq0?%{v*4Odek8W<!(x%2^ZLUrQhps4`vp-+arM{=b^om?HiVq
zCBq%cr8;*dU`rBe`kqKfzkTNQq)aAp)v>lIT(q)ON2zSt1+U`S{U43+AY193dG4=V
z5;MVMM8VV4nP47b9M(Kel;l@ryBK#sGf=GWRq&%0?uqVJezegv`Q|gOaB4GlGhIBJ
znZAYZt_grAxJd$1l+o(-+`R|vM76aQ^w?VatvQ?#+Qw4XHDV+5;7s1VN6qv>ov~nM
zeLUI7sLaS!+zOQk^ZgAK<#Y`ROhu14K|&H!F(5h!FLR!+I18^uG4b9P^;Ha1cCy3;
zG%FfaM}RJK^)C|U-TTa5{tiA&m*rc64a>vi{SwQqtqy|!k%=z{_pnur@0eLJ_jXe6
z+6hjIk#<+<y4zfNeP0wx3)>8em3<_AJL*gN<T0jBv(xHy6;%ddQ!8_w&5Hc&Bb&Zl
zA4bR6*H)`r$l?5(m1T!gl~VR>b#Lq&MEYuWMc%T?DcS8eA;pfuR}Esh^1QLz!2Q`1
z1}(bfA2(PSj|Ol$FgGY+6?=X0rfI5)<pvemb#T5}=7Vda`<>HA_M;t2L@4GPKJ^+l
ziVVLQOkWvF5Q#>p{E{mBZF)q-8gVC|)&eo12XvE_#C%H&YEY0TUjlBS`3bstGgCQf
zoqnvvsaEaBhfsoA5Jgp>&-Q@eY88b{c<6tCQ`kOvUy(dSy-0*3xYK|F)ZZ2o)k%x6
zBxv;duCU-EKZ{)+Z^-_-(4F6&Ejk?xEVaR;pwVguI#RmCSjvshDRNgTKMzG$W4vsb
zv_Ednqvqs(L3?NbWK-#A$HR836vOz}l!79*EBZw&+Lp=!qfPt_n*u4e){V%m7UbIM
zEqK_#74H;63=?;|fyUS{_a6P@z6VL}^vgCnXRn(+(0%5Me;TnpNOrYHA}4ZxB{AXC
zJ2KxU+wL|EbM|+Zr*XlS7wjAoqL&&oHqs&=dwf78j3jHUaRZ(oWT+LTo~b^lPafY7
zl)35A$CRX!WkWTUJ4PH?`5mJ<#}baDTSkKJ6x^WrM>d1AKX4mg{qrFVZ!K2RkAi8?
zB@(!$dj?Wc4a+qm-5VTPQ3720GK3?2ZN})t<fgjfzpkqv68ZsUehsG|bQrXsx9a!z
z{aui4^Sa<RuqnkE<i}oJHetSQMg0Fz!vFW@<Ztc)U(AmsBl%2p*lMo}`^R3{<8Bbz
zpZuW82f!(N!`wW<E~EpoB>qqLQr|;2#ui0vXH*m~6cFCC$7OwaMMVf{Ld1TyZ#J;>
zq>b?;{4%om6&M~7*-tOfXXcn8+-c#WcOSCK?%2O+j}~0_j_3PZBSg3=Q)=DfBlqNz
zl5E-(`Ejem_OePvF$j=2&(`H5>nFHRBWv)xeOa*Tyj^lGZ?xFYcvKZtVQ`h!M7(dc
zz3^!gU6je9mv^PU$dS-Osb|N&p26q<lXNP2WV%Th*|FtnXWtMAbSQ;L6DcP`oRM+=
z$QViNJ_K|9+WKjkXQ=7=qp~Gpl790nmjqoOL>7u9YVoundy@*mk~Zik;`#5g`el6L
z6{&QI)${5Y?pglYtH~)9O*bfAx|dvh=C%v<dj{cE@ag)s=)b>c#$n#0bm%MY%YtCJ
z|G|-b@N8p0^5`yZ&U7?YTP_nbd(JCIt3JX<hq`r6#H2jR2a0sLW+}zJ2VG^#u15Fv
zsU=@_(k@%>(ErTSj75L97q(wv0Drc=e3N*HiXen8p60(NGvzSfYT(TV+MFHBej~oe
zizrOSwN-8YBa^V>&0aAwwq2YvAHR5ns@a@Z`i#iQDU)zncYE#R=Ct>&^5@!qO2ctu
zhPL)s3mbS-FPmTJaiBdNxHY3XAkMKA8qgnu84+L6vdqmkn)Pw31Gk!3J3Lr|Fwf57
zKa<x=iTnj_)qS9d4xm38tAPn&v?souvS_HQnGxV(o_mKf&u_>p2ZPI84#6uT_>=wu
zOr<XRAK8m(Q6FlUwr0n4h1Jjr-x1nkv&rg;eY#<l5{`UEh)jN6WVaKb*=z25ioVJ%
z-bLGtafqg91{OjLZNX=FJ$5OSd9unI1q=&C*_9YToEqq>W>_ND_08t7*P&qQIuj1{
z__?U#P8zV8m04WD!k<>t^t`xy{=Cmn#=LAtXV@pPNlV`M`pUAssRm1viL#D=nuju{
zTe#)Q(SauGZ|d9Ptbt){a$S_SYkJEV-r-WZNQ7kTUIvTDZ3P!qzlWrf%<#F5+kQIL
za9>N#ng4XAY-=32Jn79`sdEmFXxaXwy?s@AB@Q**=BAL%%+$dDZack55YdXHW3kZu
zMudz8S-)(mi8Gr${`(>Eut(4TY8tQHn<C?qAOq2<-n_qtXbt)w{+_xI?B}LR3RsQ0
zGv3AH`vGZHqb2ov<J!zH6X>z}GWp#vNqbRRlioO}Hd1SL4+daEj2coV&%3WyM6&gU
z!BfK-E7;rV>lum+YvmH^FGWs%#kTc0E%*vRJWKT0jq+oCGlkRGH`9-U98&c(eOs@B
zJ{z9*%Rla!g2;-z`g&8SydP)jB_cC5dk*V#{4J4WUw80<By=H1OtqfyP6`Xqjzvjg
z#GYPQ5Y&qB1zk+7&M}Tk2)v!Orkk^~>lJ4+N;*cydW31iX3?HMKiRWdAS4S1>NDda
zCz|C6!4x3lRt+m+k~H;SH{0Qc4_idkhwo-7e$HEX4x13(_$+dsN!Z%!#OpmH2CXL;
zEOwh`Ru>W_`uxyZ=@rDfeqf0h=?!hJ=X|Ocm>|-PUX6AmDVGet`ypFk4K9Uoh*(AI
zmT?cmPLUXi`$T>ccO^v5_qV_6o0cZ&LceR8>q9CnpIN$tL203WxrO_G&03n{IPch$
zhBP>MBuZDSgJX>1^S=#=85$VpAjQuDRFnO=sETQ2ZSd2NzvqB87G7^;r5307I1RHD
zZcVr~ET8?&3qflg^;rdtCKtn90fN;Vlb{!N75g9Gh(Czea3$E}+;zUMbC^j@-zHLW
z4BUOmGl;82Bzb&Co@~1^?jt}JAV#eZy3(Jrd#UEdt^IVZ5;bI7?!9C5Go#Iu@NJOi
zjWVVB2djY}pr`=3BtI_<U;+-n7<!PKH<gRE|9ZLaTeG_HjMtwrw4yi7`Pv)d_+Q8l
zBwojj3O;O&-w$)f2;ya=ZQ(rwO18OUarLaSL~iqG600-$-5oQ3&CLHSHJdx@Epzwt
z!Nxyd&8y@npD4cl6jIqQ9tPPl4N94Oxq_(GJ+G{vIX2%NwG&XFs=mHa{%EjI3t69P
z6Dzj~vn{^(Gv|2DPjtF)UVyj#Ft?`%cs<11B=zFmVCwI)=9shoWp=D@8KzRA&-~@0
z%`VrY@85xrw?z$oau7q4nUQMGvV(Uh<_;atg?W!X{X3N>1nIt2+T#&9OAOv1;>(WG
zTnzmVbB(@ruiCp)HgdD!dw#8KHuh-gCH9Et6O;FEt)ock7~}^vWx`er3a}}}+i??N
z7?uY6@N;Cho;?joe#S@Nlg4b!sJ*Tu$j@f_M1lrxn<6F!rBugoO<-$U<wR6_2H`9f
zu>Fu)WLMH%1Ow5>qky>DYX~102v}+GuYi~INmhhiJn#L!oyB(}sJ;AM&G_Cs2i~9h
zO%k3zI@Wow8ggG^TrdRF@3K56%}O3$BY-4JE`cMVc{(;;kV6JMmKC6AQb|6wnfy0T
zGaCCD>s~K8p53iu;6pI|%3`7$8KdNxR>T~e`@FROH2l%vWnmBv7Rf=B00JueDz@tf
z_y2Iw;`_pSI9Hmm`etKVQ#@II_ZEMgWlm{O<f?@8J^mZ1V;ychSUrM7cdz$!;&T!7
z#3(0%TQ`^BR4@;`?$i@d+Qis<tz^fdNiVi9%!u3r(sppW9-W5BF>`!>5@vyg(`dzV
zMf6!}3cux>bM4a#dwSV{z26A#Vj|Rrz!Ab#zg?d|(RZFvPyi1!ZAro$^fE65eFL{L
z#|YFyEzF>8fLv4q5Hu!V$1rGjj(|pkG%#C<YIGI|CVcKzcSsmp`rLr}A~PoAb07hP
zX-YzX*0~ui1*6nt7fA*!<0(C6_*<E<5;&*}?G|yu`EXqis7_Khs7V=GH&xPIYWU-p
zzlO-BIk9;AxL;Rc&-TvPo$s#Rylm5Im3FdXIQkq#6J8;Gogu`I%zEKcuz6zLlKJee
zQ_7E{SC7-Bmh}1$XIvAUqr=OF48v1$tj~-#A!0}RiyD|Qz@fw3389hh3%MIi`^TO>
znDb8vbq5<lgTUMa#fhI`I-?QBK7L@#GF=y2Ubz<(%Ptl?1e27o?lX@ApYBr5J!_~n
z%?r|<R35BQ*Qsuxi=oEYlWik!V*rS4uRS$zH-9`+36qU>+gDNKZ%o3=Yv{W^7yBww
zs#?hO@Dw{iPFVV@!|I7^r`tMv-$9FzoKT_0u5tj;XZw1ys0)qVtkm6LVSIlarbPzE
z+-s*aEefj?-;d~PNS+px88Mpc$&#&(@%|Z63uR7@5qHQQ3{_Bb0Jshj2v0(FxBZ6@
zn&VYLK({4^m0pc2ttMjfbPkTG$7;0kfj_dCN)J~Shuwl04tK1klRtg*H~LilF#U*K
zBt#8=#m;tEr5@*NlxHcb!hicoKLf$kCfg|ZvMM{x?aiFV>7CgsF3Z)MI(+K}it&&k
z?h#|^Cz`s${+?}u9m8YC1HD|T#O!ZG?$eUlwejO#qCUa6zp;Y_kIG~Uh}}gad#&Lr
z(#7o+RYjtFlg6O7*cEG+hw}Z0phq{8-s$h^V3W{VbL&+fN_QH$C_(H94&sAz^MNq8
ze0b=b?j(Y-f*487`i{g(p3zq@!-v$JG(#U)YRBp+2bpO+9NA<6Y@T|nKqFSTmDp%#
z>nzH<ZTL5;8CVmA7nnW<dCr=hd;R+ExQ8E_HEYDn_Ms$~r8Mr!Q#fSN;j#&_);MFU
zOnbt8JBV3i_bHB~SAnX83KTh&RTw?rxBUo_W14$X#rBdv3CMG9{odp-@^po+{I(jj
z8!hB#K&8al{>^fpDV^NZOBWnrT4{TvE8#rTaORSH`3fFlb@@$@D1GsmsN6*$22AyL
z(g!O8w|T&=^mbdk0`>fR!mTsAS(2rHIdP)1ZUuO^46cA4x9Nil?|c3XcGO`8iG1nB
zt@Pf0>WsnsauF9!BuzIKZ7+OAPw%-z4_z#wGooQvc@Y_#$5oSDA6QL`YMK068%>O|
zh_Y(*_olJijEWLf8<zdn6{vp5N`Z?Ys11Rrb(l)3pRUlfPo1dK0yjU6icfnI$2ixs
z-YlPA{8fx!B_VTXP40!a9(nl)M=$WX;}?RbJLw-b&Uh!6?wXxu^`c?><qTQBn|D3W
zH6zQNN>qFG-5<Esp?8%cP@W@qQW=quAu_VRC-_f0quG)C#vaC2F6eX}nPUj4COsWD
zGrt{<9~@CqS(??GO1T%fYW}FjzUAtpdJSh&Z;(V6uQu_Ej2rQ}%)uQvRsST6T6@|X
zK!Gbli&k_n_6>`WWUFOP=*6v_>0Jm+<<rTHhgK_gR{m<{C`2GJ6AOw8rXPo?+%Mif
zk4jQ|K&;aw`mZ(4I=R$y%G(g`>vOQJG&_#;w)&>uxxb?0^sZ8NqoxnS#h3m&37>RD
zgCq7-k)9GQ32r(BfyxR<W|nW=8vCN@w3}dieeDz|O1z$(T1?5hJf`X%Y>%W0zR^4X
zERougwQC+(&s{&|aB=GT!&d}ISE{i$ueCyme-m%%@K#-8{oQG?w#2txQI)7Ds_`-x
ztOahK)-kEP$(LgtUQv~5Zk}+WE{!E=B(f`1hozMciKN_5>Z90yYNY=s%L-E8e!+34
z8pFL{-W4n`r=o|=Zg=htXz$+TzN_N*?UQwHuo}UHz&Y_W?~Q|qMQB5D*q6oOTiN+w
zccdf^CswsT^&0@O4i6w1)LoF#0AMl(OTz-@BEJx5z#wnh=?gVa05F<cwhN1c*f%J>
z1+6%kcms!=pA>NtjFYW?IJ+~a+c32jZCxF)n@3L^xUjjJ;-&{0zBPKRN<vA@_=xxR
zR1oHSvax^A6{*!EKDNr4Tx>!2DU_*%=GQ$)qg79j+q(mDCLBa{z+l2vP2Flc_$K}x
zbKb4X3=*AZOcf*x5TawsNX`VgltmxqKpj}s@&o)+$UQyLL(Ap%LeFp3E@jYfeWys;
zVDryrV|6(f?1=;B)wW~w+poWy<P=aE$ImF}0xgP9a~`CGi!n07R-)!MKfP#rH1z!#
zV4CVY&2bj4)iwT|X0mx8x3psdYZ+`@blp4O#SFxFuikUX^qplxbx7m4q6FCFQVASC
z0Md$3dwtt<r7Tp8YagqugEEF<#%e6Oyw(H7<OX_H9!yK@SJbEad3=TVf&P{ecu)6;
zXMkse{%Xp~??VTbH8EujL(!WQVMj*v^Kg}wZzjfstjBfU5oiOyW{_ik(m+RT1v!)6
zd5M<$$~PR6U%R-CNkRv8uKVGF@a349OcHOFd>o0hB;?h9GS>P`116Jun5p~v38I)O
z%+y+zLIt+&c?u=Yi0?VM1OI<_uMvT>uD(Uz%W!rI%M@2ITopX)4hT>3RwM@)J^J83
z{E-V9u&<>siSe50iz~Qo`JycMy>o>^pVef#)sG2&+OV{v$jIPbv|~W$2;Mf3ip@BT
z_0=gxnpQiG44F|&^*dyF3mS|fYI2-d)ZXOc#Q1%{f-oy9m*7U|YEu$Uv0%rZp#s-I
zv)%Eq0Y5NcAH_|ratlEG*aI?cc&7$|3+e2&4q{laTN(^vDxnLja!$p4w?Ox8ETW#C
zVh4Zv{^-1H1twu3p9{dNLUjJJ)D?JP(uI#RXt%v#*AZq(v~;_f(|VS;H#v!whRB5R
z|B`1$LTBoaGbBY1ATfNh#7(CQvz_E+IG6HR^a^+Ap?boV+O&_teH%mCs8as_L)lq}
zHT8#oA3>!-I%OhV(jcuOEg;<>UD6<<m2Q-jmX;VJHb7FknJ~IXN^j((zR&qR|3BAr
z{r)(A?Yg#|^V!b%-1q%{zuqPN*5%5T9#S!{W)^X1MHoJn{W4+uAUp(SyKJ2$-R&s>
z2F%bHemi&<79PgYZkk?9e=(Q5^Sa0d7ceRZxO&FhH8|KZQYS4c^TBS5H{R`LC{!D+
z8B9PgeV3|{J9pYaH(U=hir3Tp;bjgm3zqAO1GgZ+<-~Wnc~=fZS>G}=w_*LQ-Rw6J
ziyDJnWboWJD`J;wqF`2ZX&?zezM&`*T~+<M*9c#^%gf1GMpSh4&HAtpO%7KK<M)D=
zd@hSI8Ec0NWcBFQ#UA8FVM3S_+vZX>%tDzjj3`(HYg7RaxE0<EYEGU>WK>D?lNn7C
zRqo99y<xZj;<B}7pvR9fKktRG#Fu5WkRy45@A9l*2WR{qt0c+GS-Qo%H1^i%X3h`|
zfL1yGWYDLABXTZKrZRbweM&&}<J)0DO_cVchi*$f)>%w}s-4e|Bj(ToL#{u?|3W-_
z?gl9M0b$V@Hm1k4PtBdt!m+myon*fDms5>3eAem_HuOYN`L|dpIOV0T$Noj?mFd;g
z+?CtnD9qyUe&(Vx<1Xzp{1*?rHm_knr>)D~?xgFN8x3M+?ZN$W7u+#U?Bp|D>s(K@
z9Iiqvuu}4(!5WxT^S?Po^2EsY2QGGK@$J89+D*}my&D=T73Sd34HFcsr3qshMU$~w
z!iQf_82KO0$CD)uV;GvV5gM#8c`IjM6*|r$jcwi(VDZ4)?+l9xwsH#z!0!zqI@8TO
zvaXBir~PVdvDoiNsZp)+b0AZOzHcg28^9W>VZ%L0P0OHtU5~8zLI)W&2V*ELbdSvv
z62J<L00EIc<7n=%fCG(23VvwFBseNH6JY7VnS0E=atZHBkuF<Jz;FT7aGLg~&%=7<
zZ}~0wRjT&Ya|Y6{7=5M7tC@el(KDa2l!;~5_?Y?~6=zLFE236-J)Yk$??O}Nkn3Wk
zt;%=Rw!PMVOw9e;$1F8Hkn<PB@l(dhWdO`9DCVf^_u8Tdkf2gAAQ*j5hfP}76z!EK
zoCzhz`U6%kcgVTMkV?$`bJtNXIcUT{H8^w4u~kA?<>!lB{>K;AA!ER3%t>J#5Eak>
z=q94zm*~|fbm3d1HCi$e`fO6xY_qx}(CwvjYsU6rr3Y%<MSlva_j=0jMn8UF&@y`q
z-ZcYdn>=P5u&VE_4Ys{e2zEi=Ct%Vx0H;P$r%<p=n&u=-J4$y?vhg5=S=R}HI^mQv
zeLQWrNKCxo;L)(}y*%XMX#c7x?URD)IeAJUj=YHJN-*CqYzBI6;0bnPb@#RWQwyKB
zvq-CGr?Q}YnH%w1PP3VUDW0)EkNhe4hKd;Q1ZV9j#?EdF={uouem{1O2qru-^FGXp
zhF^WSZaQ*yIY<5;EBi8XMk2c{{iJkSFG+2H!aKLQwS3B3bI;9##(f(Uq44yc9XudN
zV6iVPz8llYZuR&2RSQx8uy+WM|CSe>g53$eN9Mk2!02b)bD-U`Fjh((=+0`|EW6;>
zZh%XG5*zA4zJ#c5Y7FtXg#H1=6h3*5DQj@4bID2@B`q&;$T6>1bm>~Gmr)W=hT6+j
zxzL(Iq7F&zecWX0G#%x!oJm@D|KWTOBo7xqSr7$I-Ekv+DfsnW<~^&+wM5jqLY$>w
zeT)%??sv#1fTqy;s}9}VM@~0tTj@&o9}elUU-b}v4B+MzUB-SgJ4o~U2}Fu5{fFZo
zv^EH(TD}$Nz%Wei&eVhoTVcJeC~lSO&<Un4(qsuJ;t)Cwv$eQ2r%tDp7h+CRm|&TZ
zkf%{=3G&^J6)qCG`&T(W3d7sJXTkDeS)(Keg9r2@^zRID8`A;G5O7aB-`l^wnc$r=
zYE-GnktKas!emk9{HNCts!gFbAkrc29^8;-D#!n;ldfZOTb>v@g9gm1z_tx~V+h{V
z#tgK9`ei&43W*VM7XiL&54uZS8OxHO8D-#5g(LECG+3G5x4QydJOj&?RbuW5@DMDW
zdER1`=N2kd`(<4&sM~by$Z-SW)31RsvYG^b_a(icrx$p@Gn!tbw)^RERFx~BL{q68
z^r4HCr#AlF$%7R1gV?IhUP#_NU`(1>HvAJ%o^qp)-RuL>P`^pEZRGRLZmQIyXX0HL
zW1@puoom2Z?>f*;SwW<iP0G1q&GuVf9H@@gX;vz80-LO1r2qx(FzXJNxs8)(*}!{&
zI`mZ>?1bdN64ZpADLaX5mvVJ0UR?Xj=NI%S2~wWn_E31mlFx#&-a&H&6*~}CdTJ><
z>;<m5A}0|D%n*s6cT6ZpWl2rt<LgFRtEoqLl~)ZT^QBCtOWd6YYHT^MpPai*`k6V^
zcs7a@Z*=LSqHDLm|1?PQ)1c6qacR)at1O+a+*605k&!v_r)XHJCNQg1^QtighhxqK
z_*Y#o$*D7?$Nw}$xr_5ju{uO+xc-Y+?!n|ovFrZ8#aU#v@;n{tzUkYnuv8!;cqtd+
zGNt74@X3<d(jbX&d0#a5?8}X0aTe3!0UGKDr&Zh!-h6)i$jGB3>4zQ4$lrP<c74l}
zTyN-_JhB=vx2VUNX!)cXs*mV;tCcxbTRD|xDV_)N>i^X(U)k1rQogd}*261MDQD`=
zv$Cq&v1F%BNK}L4PB_SLaWlw#J~Z^qw!p`P!g=)3aY<ma<Z0&*w}d70HFI+lQzipn
z(86qLTet15$BL)G<ikUX?d74;k4@_%xnGv)qe#zia30mqhs<zI|K$4iecpZX@#_ay
zqMjv>KILsz<Es4N4N=lu?8<38Zw<>)j@Q~hS{<+GfOyDv6x_wrzb~!hh#+B3&KEtJ
zdwDtFlJ?x4f0=oc0iWw^Af(Obz^IhNd-(%dL=gffVlU6JSuf|uDPB0Wcb~ngb+^=(
zr`jO%#YScalXmM0BL`<bthH^fWKCto;xBS`g~(C~#@E1Yn?!9*DP}z5Gv~rJ@}uw-
zJ{KEjgS!CatEh@2bqaIp^7E=UrP?pO_+!m%N*n&A)-;4a?MrFTKP2nun^a<MP?som
zIhBocBZwuI;+iy2W5<|$voKpTQ}TD__c1f?OEW`I;m13bKG@873I=cK*3^g)eN{1q
z>pC}8h^^F4=eRFfRQS8+$K^fSbXFE=s#F(t=ButY(-yz_E@|o)XQb%rKBQyIx24o<
zlWG6Xty{^)81E|~JINf#@dpsVG^MBV$2WnLP5twV8f|Wc>1$_O=H@I>ON&;sSCy2x
zxovUBoU9L01MI$CiKbaxOuVvr#STSsp$9)20kz7J8fL986c0Oyg2rHiozRHxFme|w
zQt=d8l}cAD^1?xX>Ekv>sEKo(v*+)e<K)Xp6<4t|kynk{GM~SpViAz^ZS3tX1wRX8
zTS639Y!<vy2l>8uBmI}{*w!Y`U<UV!1q}SJN#;=+swfGnm<=FQmGq({0YjcafcH&<
z&J}#76jFZyA1L&owD{dLOJOqdI(cz*>@BlMD0+2AjkU!;jUU4N#O)nlO`>dX&l=dZ
zw_(-UG_qA9gX8{-z}6zi=H6`drfRNEvzgfy(q7mDmU=p))G_*7XFK7_-2@EED3H19
zxR(OD#<Q87;^@^BP@=4f8=&l7rJnkLzAUR)-j{!TkDP&Ya=8wdSgekQIDK=LCb=Fn
zyz-V^6l08hzCIFL)~XO~)hrL$AYUXr2QdLb-2UC<EMU69RdFENj=P2<JVbh}J5&VI
zRA}cHqFGz83Iw)*Rl0LJyPVz%QLy9+Mao~|9de<r=#V|L{gnf7d_n`=lB9fXh-tdL
zf?e9(`3#Syc(qHuD(AAfc2?P79ydm;t|7A0(12&kt2#1K9?F|RnNaO_({iK4z_nV+
zVVC3hcl$0sSN%o7BAzz^pXV$_Y`r)N)X8o4kc1>$hHRdBX5^Uz+e!0?7PaVuJX~!9
zi$R<`(!r;y(692;_cH*2CColw@A5OIJRP&&h+W!{k3fat8!vQ}Ln~L!g4O2Q+0ZB5
zLZ(Bf!;-OnY-CBrBUl!{vtfUJ&;FfsG>9PB<gQW-6#c1->7EUY=;`FvAdd%%irzKm
zTP~z52(TelC|Y9x10Zo%M7xRWPsq{5PQJez=`zKBQ<_TUZ|LK{<-X|wR{NP=T=5mL
zeL5w2_({<QTKR!zTD3eDywo&Xzn-C-wN;gM<IVPt!yp0gXerBClGLX$V6N;5eQxFR
zx=Q7l>Iz4MIOjC~&PM6AE5Or@7vMhvv|EzV+()BM*ENj+PkNHLX?;W=_k3RJiI^Z$
z_LiQ*Kmav^NnOXRJo_zU!&J>N^aU4MZm+319<-*x=8~!brxe1IAFIbn#Z8r-JEudR
zUFKm@;@SgHP{1;}p%N*p7lM)O?V@6`#9EYr4K?Zd6dprw1+Bw;Tq`X1x%66Fr^%Ll
z>!-CUon1Nl4(D<L%ZiA?Z~#p6k4~=pnY)rsN@s9}-Je@wKPvUtNp_N=7Fvn%OL09(
zkW8*m!e9D>Q|Roz-<AtkB&JsC`c@iUe#<M*dupV9tf!M+vj@v*w`Vco8bMT{@^&BO
z>Q&0}+iQvKkHkk77jY=qGv*8kl!3J*H97N<YSo~O2vk=e{VpKtMbTo&=se9$EGW(V
z-<rGgt96f@56Z^h5d&RL?Z2%9DL0>jWt(Sep!`s`TZPT5U+`Atcqd(L+=EJr93JwV
zvWW06ldnlinJL;%mj)H6<t0pjpfqo1>D^e{KQKt38G8Yfs$COojdkHki$vncj%XzR
zc6{1+=-04rX1K=a$&$x!y;X~GfB&C*VH7!+I~c&wAxR15GWq3Pn)$|jct<65Vd8;q
zz<BTrhJL^*pjo-F;F6<$EuiOoRG}3!W1#y!W6G2r0yXf5%vpWA^9E-mejATy#`9Rw
zLE=v*`fU{`sNZ(nbv`UaBNQmoKdbM3lf>h4S$#uZCl~TK1fS+Q2BN&@*07^m{$06y
zJD&3khtxi+GpF!pAp(&WIYpl@|GwP>4({F~)+h|j9>M0*nb$vieAw&8W42`jMTHoe
zuzXY!gVG`BS5}TUvfQ9SELzf|q^2iITAB;)sevEiXJ-e<f59_)x*ECJhu=7pDq8wP
z`%Z;89i$#HkWKIMeo-CTtqq;H%L&DCE~JyC+a%R9Y{X`j?FW)&Z3G?B=}rbKpbk!A
zB%9^w(aB{SO9z6K;KDu@_DT11rab}3v%1E*I;7u0?!pBD3ujY$uZO}=A&|w|w945w
z`6_kw;3&(P;oG}mPt+Dk+s6CJ>;Ne{0}%J>@}{EpuNFFf!+m9N_M0kLIERtj3FRgc
z9z_<2Ex-4KIp=mzzQ^W33&JeVvA!SVFZi)`DbZzBjZY!Y#1$C?GE3j!*3qvr`cY54
zLUZ#=hI3ofyXm%|N$Z+%u{{ma5+pQHPxxHvlZ}3-wDi%iO$`R8uLvaMbH>tzT8#+9
zPz|t9q9-cLzy){WAz}|BUcq36?~UEye6c(6Bde~x%nh0XwZ*+hq|~S5?ArAPLp4<X
zPx|y;<9|QlWJn*V!11A!DX#4Ml0Jn0Am(MyuY%c;9YNkJgeMKFy~(pTv<~#ChTQ5c
zw%d)B#`o`9OYP|x&w2HWE2p5m26=9bl@^sRm$LV67xxxt{~qTXD_7<1y?MW*n<2ly
zciLQ=V|+Jymwb=^7lhNbUZ&8H5)I=%DPrM9%V%st)JF|w#qQkQ<PR+6Ibq4O#2tcK
zQyZ%G$n!R)QCHXREXRLVsDEXu$?smSp!$cEl|FpN1rP1wodo$$ykwcVbqnj3_z%a<
z!UMHCsJ(EonU&bC<5=lp3RGwuQ(|FcdsHfwrp}j0u$lg}ZF}2naXu;s+=-y(b9QK0
z;{C<xIlOIjsf}9yJrMcz6Pw5`mWdtoPJ;X$$ldk4rjTcF+k}Pq;MAvpQ=GTQ-6(I9
zj$V?zlXkIH?Z~kRGk-fsm@+Q>t>=YOw0@Day1*N%bi02xOKoa^P2}lJ=HO%(UZkxF
zHu}|vqbe-8?MacAtoVoOa5C_F{PBqHqxfs-PH!v=gav|m@Xo2esia6Xxl7o_mq}>n
zT{6+P&mv&C=tm(;R#Ke5_DxKYIgKY{OLF2c_mg8qs~f*hfQb0(|0|fAaG3oGaAB^y
z5bCJTXTj3w!afA~3fQOrTB)hBVwrR@%c9xPC+b7iCnKIFSF@i9pchV0tw@G6*jk(Y
zR7}r&f(v;Or^^o7`S#d%NWQ_z0uaNOfj<?oy*Av_hUvVzl?=*i5Is0jtvu(QS9<Yu
z@uKsJ*dbD7gKJQ50dD}%4V1Od-ing0CCXAWnuH=<34m$+QMUtewejx~L^S*QzJ%~U
zcD`Xh54$%1;4fbZ9}2Pke742BiC>ABn<l!?Ulj9Ocpjrm^tJa{ME67AXUSx)TPc8C
zrhcv0DlW;t+8L-6(b3p~kkh9c%2Bi<#}31SKle<MR~<h|1sp9dqJ{<7Q}2-X@9v(3
zIox`QW0tkoLtkV*o%R!^Y2g!v48K-e^^Vp~P7R$9G|(oFZ8d#ELpgnc{+Icuw!NeH
zpMb6vZ~>{#3NO{LfIurM?1`V8|G;%#j$yV}F<}11IA13hBfO`oc>|=~%C>rWhCd}f
zJN~_H@E;ETt>>Rxj+^%fK<Rwsu@m+X8_~zO>_6x12xd=HoX#62{Zr@k2m`KVYfkTT
z3;k0c5YNW{slai=>aYyskAh`MQaUAVSkOM5Xhp=#n$1Tla)r$Ncpczm5H`zDblN?n
z1_A`89LdJ^!U&SD?;@k)?VMIrhn_{h|DC*^7-oe!L?p|4psje<L-7zVji`D~(Q8Td
z%=W1pUjN*m=d1sN2MYI2SIF9g8T4Cos0(;cRq~xltmG&EhvTT+UZyLeyBovSh|JuB
zNFLsAp5t9s-W36{b~i>??V4MKnbJ8fw05lfMcZG_sSAL}p5;?yu~2@et=(wy5K*DY
zL@&FOh-2}}9#H`hz1nWLgUyibTpIwO_+asFwHjrgdZ3M-$abzY**BuHWRj}&P10nq
z3law9+v5&<k=}apy*+XZ#mL*;Lg-~u{vFH7$;Dli;U!+NRbKqQU^uc|?#x~eOPF|h
zAU^TZBT{rkHiSQyBFEk&6BqKXjr_Zv(ECvz5^?UC#C%g8&b{fh3LXy5f}ZO#vC7h|
zj+_SPg~efcXi#8)Q)txv)EX@2b34#IJW@gJKm;zKC~^wLS__lma+mACMSh7$g3MhV
zWDTm2lIk&*cq<hBV(}!{03&*7f?Wz&4`Tr%2N(yVWnZI|nhG}G(n^jvfF0tGYTR=K
zK<|?;AGXKJ>h4{s@eSa1Wp$K*GJk&{+46lBY5|^5ljC`{kB>L)8A$H2<8ue--Q$Kf
z$1Fqo7Mh=U&JlRgTJ`Iou3PS(j(Hkn>S+j}s;GYgr$|ffGEl~^#64NQ%i>6Q`V&4{
zVx=Fhqmy2|IqobNKh@~mWrdhp3k8o}W}~eV6r7;Zt9;RB;|i#?&kn5#H|iTbN4u?(
zv__K}p*e0a(bXDF{<`jmp|4w<X6!QQW9<!rwoKVAtH+H7R&S##qSn3rH7Z}Gx6a9Q
zgCprO*G~@8xA?gudUegPxh_>B!CD-C)Z&?WMcGrA8#_~=dXGQ&?&7He1)}0~Pwn>*
zUO~%VK|TVM0j4i3tB5zw325{asWNUyrkp}4<l9v6hxPDt?WTq1&ASL=$}0{xvvhh<
zPE(hZnj?e*y3P%mw5d&(m+tw{R`;VW$(8-kN^K1OrE=j$WFe>=Q(mbM$6jY~&k(|;
z7Ze~)J*B6nkyg<ecbU=ziC6ikfQ-)Lc>C+-rrd)NO@5?V_7|9O#mhh6&#|A$ijXxU
zn6w;O6-zx)M+yXgsaS>AyfakGIO@Bq>zQgGPKbr9djGWA;6HuvbeLgR0UYSHFP*4Y
zV#03Cta{o;NnvZ~Z{zcsMn98%-79a)wj*$%Yicg#%zX3N7&a)nMK7w6q%naPQ!aXg
z$D3CLNOf)YLagW#$2oKjcxR#|lGI@bAO4PrIqWwTja#db5)A01S8$IAN98u?7{b%s
z_yP_(b3v6kbbVF}3aFGsSu>1(Z>Q)C96<q&C$1E@l_4wqDYCR|Q7FA5L$EzrvpNao
zV93<eI`4ntIQT(9@-}3XxQhjh=qnKFcuh0WRb_4!lE)ltn=uqlfskP%s9<>1Z2J>x
zfc3Z$zBR{Yvs3P^vg9gHmhldn&jBDWVTP@CilHu-w%<pt4_h|9-m5{UQX&=V9ecZC
z5U$nOY@>lyw#d?i7Ztdqj8oPVH=6vgZzF%_m&6aWUcblmQyHDmE0BhM18K-Mvkw*h
zHW7@nWd3kg<3V8~OpF&lDrCHTAm+9sH8@kR2VQpPZOB`;CeSPXbvJCnUgzgIZ@4|N
z4}d^SS5B)<EKjt>)<%8K&emfN%QjCE8cp|`(c>tEN3?1jbK(R9?bFr|MLA=vS&dp=
zv<uw*)}X&)U~_GbU1~m5=mkaIlVG)fDE<JesKt+P5X@yE;^0pWx1N#v|6CP1d%+Pp
zdfH30!3Qpm(iJ}k7sXQ>ZzKWji|55SRaK91qv&xS{Kmn-$BWPGLXwx9Oe*$z;M58A
zZG)8xFd;7L^!L1DdwK<;*+721m1YIW<ELGX8ds@?KDqO!82Z+h7{}w@QYz%`UC6rV
zgtFA_AcR`SYTEIcjuJJ_|KfOnJt&T`2--~jWe8{nqOlXUb`~Y0Vf1UNRlRLLW#~6|
zmI`({gYQb(m26Q!b~qK#7A!rg_`8aa5x-miLbEM_-ZN6_^Gd~gsrR)lTG?kVr9^DK
z3!NJ5X>1mWy~B7JKM9-FfU2LSWUH*?=>Gl!i(JoNPymH45;)%FcFOeC5I6UN=pzy-
zi(sy04DVm>Iuiv_67D|kNGva{)ajimhwuvd#ORmdOXM2v9~OS{vgH{lQ`0S|t9)T1
zcDQVp>T+PVuzJU&fN0*-?stX8$#XZ%b~R=alhXCJs>DDJSNAs@g`H`IOxRCjb67i3
zKUUcuw8QO{Y$FQg{?s0wFu#70Um`Hd;~xZXolp3c7t`NU$4>KpUM7&m_1tz{B}Ksz
zL=ZX#!B6mAi<&D0($lp!dHhUnm8>f*z#9T0GBOWPYGMrQvGZo^Ms9x3vlo@TYa0e(
z5mx!D&(CV%JQp%a$_U*QT@D}!28bky&V$tt6R|6=Y(CqNNF+H;9C-jmcrkSHNsc!%
zY<SLC8yKZm#O2YvG|D&J=Fv^zHLvV&EAC2@A4xV*<R2BH=$)(Jbx*g|O1B@E7Te<>
z7$`eFo^1|-d~$r3YP<wHk<Ul%n1L<B8kacM^CvJ7l%t;@ThDovC;V|=<H^KiyId#1
z$B-P!+0+D>_Bb&e3${8T*^iaa(kP-em!dt5h4v*udRVU-uw%~}bui&Z%9Eu<b7w}*
zGUt%$r2`2g#?IWI0$qz7v{$WfDSHK0N>M+WG8d)j0xN^V`&dRVzhP7&ZrwH?cVS%}
zOPyFiH;<!@fRRQ3j8xk7<WNHup3wG`Qq8>#>2@J!O8Vw<aY~~t`t!a}9HE0>N`_%I
zb5HV9YZvJkM5XnTcPmnyS!^1g&fU%r%Au;0k#&B;L>=Pd;^ZHucD>x>!`KUw1P2wz
z!W@9D;gT`n^gfzNDR{d$@r8X<5W&pq*QT6p`yDm<w5Ul{lDCfa`)L>qN;tsT)EH1a
zKhph`fy^L1Kl1Pc)3fNs*Lbq0IMB_6b^WPsj7)F68aL02vhtxXpl6bokfuMQpGOQ{
z>3k*RVtY1sseoe51&gL7wX?MQ9ux#jcrAA6j+XIk0lVno*s831^$YlAmtVzOM09QH
z_<=Vxg;cE>sU|1e-n4kx6usLw&j}d0O)v~!pVy(e5}5cUw~by;6TWlbefFT`ZtSWX
zy4i#5$uzozLibzG8NEbTs|EVoi66B@@2DogzAJHiw^My9$kz<BEu@$OmMQjiF5CSR
z1=@P$W3n$lJ-sGY<x(oN6cVjsb0mr&!A!G<zOEVx`O3$qho-%RGQTbKM7Zzy8y@j0
zl4pV09=8YENmVd4S2=ezEN(TZ-&}iC?!Qk<cMCEpJB1k{CM^^!FVigA(9tOl;(T4S
z#`_c|nZET6(S)48yz!JCIwg*08@nxg{*W+^(zE&_c}roW7k%2>D|PxI?Vk3sQPwji
zl7eKFaSGS-2Q5VjY6<7DA^Xuoqf?b)KrFEvlW<VL@dr*U$2CHs62x=1skR)tIcB^v
zQlgMW;f(WE6nD^nBrGiK19z~)DoI=@!(dfKvcq(+ACY|CS-6{3_b1F!S<8DiO_QCW
zhWX$%n6wb9_S0qY&&k%gD6}_(k*K7rxgdRGrm$md_Q*thrfiZ8f$&NlZ5Y80>4IYj
z;D<&2QqD9^KPxS&_gl;M!`xdHl5UwQ<u;AM&Amp0+O6>u*hSY?i;)G3QNc7C_+<Qc
zd)#*Jl@8!x3Q)=XT(@K~1Kd7k`B2{rJSecaZ~oY(3_IJ;iU*NOQ6bzi@2%Slo;^G+
zd%m|LQujtx9IJqd4W`8O$x~xP(2706&e!r4#kUH8=6r*z_vn*`riM~;THm!uE(qlG
zX;uf}v0*GYwW^_Z5mYH|KW&I9ef=aq#j57ux>Nz?5p^qdqwL&7VG=AgCr=0V=<DRd
zXu{hINHNhdG=p(KX(MaGo;7qG^i+9ziBz3%;Mt6>Zg+4WbmcGDKL&c?lEM&IzD=U(
z(n3^M!W>khxG+FjMn9r90#`H9^Su1Jli-=|zP2%Q`x+X3Jsn#1rkTHP+B&I>x8XPM
z%n8pMSZVR*VP$`_xFn&tV1SHLXyW}ma{j;y|5gA))oVp_%et<Drb|AD(*G@xnFiD%
z<xbC?e3QadTAG?>il=}F3&-|MCd8k#-Dd&DV4^Y1RGjvY3x%Lx16M7ruS{e}9#K?+
zgHTyVnrQ#NYhbT47wP8_-W<4=axeOqQ6Uam1SBT;9*G*ZGy%vA`wilkZnd&)W^r)A
zdNubCwoh)#Efjk*@5!)xbiGP|;3CRmQ!t5z7RWZ~A!VHVon!PrBz|ga_)T|R3f<oQ
z1N2GktN<mk2K33|fn>c4HsM`EG(xwnNq~vBYm|i-%Z3t+m|G(wPm<-plyrkALRmxq
zgf+su!p#gZ9p#m1sKs;*fZ>wvoDnk)=0g=WV*Pus$D6*8l~pb5P0jz)BrEjua`o9+
zJXG-S@vRH6)JYtzlAiJUS{Ywpyv!XG=mM6~YUffHDT+(~Inchz#V}i@b-`3d$HR6u
zAy~jAI$mc|!!s2{i0n}j@iJIpXa%<*d)4!u-*gZlD~HD)aZgrr!*BLXcYg!5?4l%)
zrV0Y5XacBIL`ne%Hl@_X-;!lI*h0QitZ+g81$^4i0)L41N_tvS*x1=Lv&bc9D0NDY
zXEN!xP1V#WI^~vz>HXaCJt$bpgK}+uZV{5w2cn-J=Y$6M1O<@P-^yc!1^R!bo~m)a
z%4)Ds#Wa$ysfpH|v48S_U06kQ!FC7M9tLY+V@f1@QywkczM6#}Sp&j6`u$zwWa1U0
z0eRLr0k>Njn#9>Fjmi}21ewP<D($W>i(5pfUHuYJ2rRGW#c>IGw>u~4`b|z0qF;gD
zVwD3{U?;S^b}Nk)4)9{uOevtwaY&Zn+DXzs%LDC@QB;U$c<n04SPqgPe{P-J&nZM?
z`!#3-wI_c~n9{CWm@C>vC(#Jr$Me%{!`Regt#Nj#`gk>8yI;F$oO#%b&`M%<gD=+N
zn}wn32<+qj(9jUGH#8&oLpT|EgDZ;|dbQqTgPZ>ZHN`(s<iU*;I4|VJ#;9vN6`?2_
z<bC~oQ9bLc<qF}B-@Kh514mEp8s4oEdTMsbU@|zw)x&)ezLI!SWvR$9litJ_mM^n+
z!2F>j0|*@p@K<Y5pimd`1{Hy`P<;ZMPS2YY-XX<F0~yX+Ds(t7Q`V`EVQ_fLa5jgI
z7end}8~<Y&fBqC!4!*NPO(W?Gs@~ZSGBf>{ZgDP}<JCPlG{>|}1{9<vTc4m8Rl00f
z*v}*&yXb1U=*J6g8vv+c5AVg=kdUK8)>$!aTu5}GPg#v<Z<UkIyucA8J+rMC26xIl
zdSNExp4W%^{>-7R61&-xMOVPvF6itn4k3OY*-ye4y&xWxYehM~=Q+<*ZG$#(zHBW>
z61!}qFTVfNK=)~i&2$jg?Vytn8{p%$5ngHkq9~|%?{d-NuHD8gL_tSGkfwBwDXE6f
zJACy_b81Lva7)9Fx_3NHD_Id|x}D&jA(OokJ(d$S_oW0m323>Dt(>n@=6#2!6&?5=
zx_MoWs>u$^?tC5g@l4=3D-}<Yq%OM2d!wl&xT7{eY&cuVy>PKJBjDGxwUWN~amhtS
zX2oeX#X<pvI8eMNZOoa+N^U-M=KPmR9^<X`nWCOikcvQ+Io#}HmxMN6!OR`rJ<=?3
ztq~cHlX97ib%yPxGQiD~f9E}DUSgZ-0-{5(5{vtE=&=53C8Qg~u?dcr(GHDP^!r&_
z(MRav;VHUZ6X>78(_}|9=D~Gl(p0YSBWy8lM*Hw~Ov-9e5fy8m)-1sJ^JO<kluQag
zG5)SGh7w#;u-F_O8G0?M83OFLLp1=;%&EXcT96i0^F&(PLI84qQS$K|8V@1>n3lNL
zOXkztvtpz!0@Ay^*O_os^*jus*e6fkDFfHWcSVZB4uVj3ZxhG9Jnw=%wk=zm@90Bt
zO%y(D4??X)cakw`#rqzCv?kB7=SPC7b;gjRnwp~@6ibUsW^Ztnn1!pVei{%7r%h<b
z0QMn`=hM5tuu6AX_(%MwN(!-z&S8%JPGzdu{4~gZ|HnM<O@!wK^eerCFH`)-_)hgM
z0oZjlfCe(<OsN2Oq8zg}w8F0x(78%gX4uY&+1ZJ)ecI0FZJDbhJZ`lWzgz=waT-R-
zUoAZ+T6>hUtA847UZzb*sGo0KIc*q`+c7oE)4XQ1x<WVeL8SHjp|~W!#-$5sPp;-q
zr!?2qwu4r~X2pNicNPEPIB5WX=qwfrkB3;x3BV<CwINX^0cFYZ@YoOtv~cY2e4g((
z=O^lXnOn#y_ZrpEoW5*U)?hXw*%E7ZTj_&gxyNh?RH%Wn#e7=x)g2UN37$vWD@Ajd
z*d#uTH^6<Xq_3?19=>`%W11egI|%ez81p1&r4#+-Sv$P^E0k^F-x(gOKOVMWdRF((
z9QAo?E?R{J;gQ8mRj`IK&n|F{A9o$4iO(zJ&1*=K($b3(E200{ul6@pjgJFflVXLJ
zWqrCR)cZb?j^9dblVCv4?M!VLV&-<?;l}Tq3a-6$5J|8S7%LCi*!S-7$wx*HJ$Kmk
z{d{8GD?BctK)Fxx+14;|U`i~=oy(%!!2bInEGhcK7&|dcl|E)d(^?mo{0;e^2us_v
z5CN#&&5Il7e=BB+ZP&^p*y{H&qtEGxNqqWoG=BY2B%S}}Zk^)PqvY8*#u=rO!JVls
zOt1PIE^7p?{$-u<$yD=0xy&%NlC{qcaRN=BBW+sTF6D1w>Vl77zQzP^t&>GiuXHHm
z;Q#rso7_=Z`El7uG7OkJeuW=5pPhDe0`2kYjUyG8+r|vq7;T-)1y6oL8#jd+pN|^9
zgi=;+kD|7A)ybLGc-!4vzi%}sPbp<y8<D$Fc|_ws!f`73z(CPyy!7bR?^^W|dtKq*
z%)4w-`#~3f!*n$Djj+0!eARrg)XB9V6G>ME`H0Su#m)q?qvrC%i-fRv#&nUfvw4%1
zkcOAKz<iyK^T?fYp2EGEN6ftzUG)X8l{S`Hd4v$L&vi>>bQ#_b!%m`&P#3c)MW$E}
z1MGGwIO0a}Mt<qWR$~^0p6IH0{W!n!bLzt1IUURBX@2CBanHJC8WT$3&Ep&Us3{|<
zzJ%jUc)tR@izpxvzXl*x4;L}-<SDT?=mVX?ewHWb_(B>b^2>_Eb~(Y=L%YnKRqokQ
z?S^Qnf~Piz&1n@Y1izz=*hRLCN+QOEP2OgTJ~Awm(rf?4Dy5|Pa#1HIIW<AEJkPXo
zdUIf1Xd#IQh4FQsiJUUZ(=VgV@k%!{0ururva|-Tg|Q+x-GxtN#U-PIRmDhy)MxpR
zea98wOy^8p59-0%!p+R8H4;pkd%dXtv`@m^38ZY~?H>kM^+O{qNwKasQo%m;Xq*3;
z4Wh65F#CbEjWy=r6pLRlq^y)&a!iTE0bPS;urGpikHXAZnx&Bai`&Od*SJt*rRBbK
z(#h`0;ROay594^tm5rT2bx}G?u2BYCl$khp;$nlOHQ0$!d@Vc8=pCp)cAEBQ@nuuH
z=ua|&_sFV+zHR-KnywGf7(=73$DzEyj(3$7W0~Z<fq3FV8@Q9U38Ed|2)YWtm(yjM
z7r1y%Q4(3!OKTB7IV$s(&c59`gp7VeIw09Gs^74Cpl}-FyUW8_rk9$bs^#pS=JI0B
zGsr2W5FujvJ-CrZnLdjvu1Gh}xov>V&$&gZL+{EwV==)D$WVQF;SmKS=8kV#`1A$J
zCCw(4gSC4K$$X`b;omEqpdMmtcur~WX1#l!Qm(#DkF|9$WNv)6l6Er;togplkI7KM
zQ7>14G(;_!&aM3r^1O!SN%Egx+@EN^LB@V6lV|Re8B54%Y^WS|pbNqtf`}~EG}ocH
zd&ndWy|(%})<31`oVgWyZ#4BRvkm&57&~Wv9dO8IP2^9yDz!DX#Koi>uAtQs?<a3r
zF>Kvceh$c7gI@rR>@Q>f%)uUQ*aujF$=39%Guq`t@2a+;Wo2*elHNQy{x<PV=BZ>R
z3Zpw)2!askD*hZj@Svifj@Q%+hExlzW|}hpJND=AebD{SfsHP@gzRa>=%_(YdY*hW
z5qU;azILEM`AVwkzmVbGO50|xdFHFlr)LP+PaC<UW0LQCecagnpQslVXEM;LZW(S#
ztCm)mkUSYtW&8Cs)EC`+M2udt!YCJ_j${T32)a_<M@4m(IBymbPnhY6^piGyBP(Pn
zoy(&0cX+o%pwrxZJfrcoV(+EE^Kg3WXl@89T3prbN8IydcAd}l{ft%0RYEid`Zz+5
zg2e0Q6J_F|%4Kvf&y@5de{8{Kd^mjJT^7kMFKb?~Wluu28Y0sj_S8jmJj^sQ+9co>
zCs#8(pgb<8;<H)FILF0u9V%*vlrc8%YBB4vfcdeiK3W_k2f@K}RfCysl0-b7ho=l$
z`Vq*7wu`0H_Dx8LI~3{|JvA^z=w5qVYp3dV<c3NrD+s9g7U?xe$=B8<r2pRd>jP*H
zXi?*yI0Nm9@{jk^eti23ZCHeHxKe7%8Mx^?T?NLFU_-NNN8z!Yk6&2Mbfefw0P!|2
z9q%W;7jqsJDEY@51uy%jyFDj#;>PwT<1+$)xHTe*Fk*;hNfNKSVQ_u=zcR;>{Oq%K
z%>h~Q9(pI6mI$$;&q>avNm9SGI{cZ!h?2y48+AVIxX9LbLiMhcHr^B|@<v%y6)Df)
zeBi<PKthJYGJm8WI>tor*6|AG0a9wS(DF_*OaxG@;y(ue$V*u`dj*Kq<T+=^f32&W
zgS10k+Pl!6j)|V8f(tjj!G8FCfnDxpo>JGL9j@n5=bjkn|8T~oX#T_T!3w^ZDfB_n
zrF1ev8b@jm%E>8L&XMa&`nBh$`(c_;k`TovHHL{-n=g;P6kwmq!wY$N|3!obJS_B-
zab%#m9UKL|!z1wD?X=5abY=I$7z}NbHXau}{a;V%U8H!LAMi5n?Hi8RyTV`=!iQ%Y
zK<0A%I!W>Z;vKW6aJ<5XxvYt{C8#{hY_l%sBOGqDcF(xDcB|4wnzMaB4}FpI;lMTM
zW1enfYv9#!nC9FAvuCM4?5;z6t}$~g8Jjs3y&as|aesn!UE88(exNlG;cRt046qy0
ziAL8N_*(Wo-2LHYHG#oDB4PI9fw26zu=RCNockEvWf<B}qCl%_<MF?^0RqH^@M8Uo
zuJz6?YI_;&-wL>ucv)^feZ~xXF!w=#!nqp=Qdy&|OU?Uf?~6XI*3x(6w*9Nr>h0y7
zB4!^Xk+}qGKT7goY8UP2R_>IBJ5A-e^oVxrJL|`rr|P&Kt{iuUboqt~-jA>1V4<5`
zWZ<iQAx*C;tW|e`6k4fx;G3AJv%Czlvpdx8Ouu#9o;pj@<-M)nbXomCs5OTCmg;7G
zqIn&lb<<wEef%5BfChb*2klk5@k=!Gm4m7JuCHP>mk^XObfK(pj70MfS2I;L7)1G4
zRyaE<RBvAaZMhb&9vRk?h<>njKG*)b087swaMI0%UvT~(&V#V-kN0AL-F+>x6NCk_
zP{ZBDPw25Js_4~R586g(RuIJUnu&Yq?)%2sJEVHA-TRVJ*7@kR!YE5oyA~ycuCe(G
z-1Mq`*@^fhB46`rHQ)x6kiLbSn)087`Ka`16E&JEX4PF!urcXAN$+Z`k}}9w(n{6U
zFkF0ZWV*s<vQSuSsL-gD_5+LTk&ZtQwZMY93xu%M7!`H2@8#cmHH^lFN4)q`7r`eh
z4Ud{rd%FPxRP8+2W=N%V^~%6aSNTRWqsU4QewTj8->&54Qx&X+DQH{Q!O)pwE3DB|
zzEdA>rQ9~gJ^G9acyE+eX5i4v@(Ra_gXRVo2}2`ELZW4M0q$>XgjViW?YY)xYz$5-
z#{@RAsrASIsH(&NDTYfFe#cm`>?y!wdY}{shKuUZc$l%crea^9@|O*A3atC?JM>&E
zT!Cn1-!KrK99Q!%&1`vvKS#M}%WSOabR}0UbHyT^^)@rvv2T7bwtx{5c$~TgmG(+3
zV^D{vw;yOZ1D#NlAk|ej%lm!g1!Hy?DT;-WK3<=jcee5k4RaA4J+e&uTj`X3I-BN8
zwJPT&jW&6eH+R{-VFcJ_b8JiqFpH%FBaND-WR2WVu2ukQ!wwe86w~KrE?@d>bzy#S
zZ67Hs(p2c`S7Tv5>TKP#DnTS^bP9~KA88f{;srZm6*pqV{&IC`6YY}<<oAA~>0R14
zqTT0m8h+XP<Wt_aL|ZB7K3|U&T%p%0KCAhj{*QpHm9;+vtZg+XD;TsvP6p6YjS_q<
zUaTs0Ov}myuul;$fxnn2O20axVtdxzA0}Lg)>A##rn&XU@|9S|xkCn{{2u%?t%gw!
z?yN2&sBK=6_2|(2e$>i*0nOa_=cwxyFxq$LK>f3a0*X-%&;OBXbVdE^IA<z&cwq&k
z(KE`K#Mm&Lf&a#!>Q}3b^f85xTbm>oi$&mI#(q9xg5pN$U9*OFC=-@h?WIh@{J+F4
zT>KpM?ct&AtB}L%-NP^}heJ`tfkN}(XFrIH67rmV+P5&)Ka0^lZwj8@(N};w_x99`
ze@zV6=+T(EdWlRVE71=up8=-paJ$I$D)8xUjO_b43A%B6HjdtOwa6&?=#{K@N8LD-
z9r(DNK*<>HjLp0cTLSf(cJ-3uo0+?K{SBjFLk~v7Ej}zLecJqe4WsBRt7_K`5au1`
zxI<)7II5bilE}vPZU~8mG>MX{=O%KQ);ud+jMOim)=O_PU9y~$FQhRP^PH)g5cMq6
zoc4;}Nz-X;i1&9}YV>d)yy)GqcS!z-``X+d{EUU{l@$F!UUK^<=$OLN0Mj=#)rQ!&
zW%f^)zb~NfAIRBLncBj5UrTw~p4NGnF?XJ{w?Kb|l7SIc*nG6n?|X5~+fRn~Y;)%c
zqe(UbQbfiA+vSj-&QoPSZH(VOO8wHZwbk@sJ=pOkptt!l0Gsp1K000%FZEShBuY(g
z7<6A^WfEPaN0@TmVZ@+cVxgClu#=E(PXq1{+`8Vs^0yRlImcwXLbbEs!0}&J@~LsL
zIONPCG~}0LK%>ef9O;Y&Wj-(CiBn(`XXa`Y<eZ#dOaUe7kAB%b<l#EDt!TKF#Rg$O
z1JZAE3ZvR3t6UAMu4<Zd+#*(bKpIHEADNQPY)^A2)>7Kl&M+qNYMg86cLDF_J7n#P
z7gI+?A{}D~?5|=(+%s}Vea&O@Rg^wTGT=CLl%NC$1u25r>Zf6aqzPqoj+VkL02#TY
zE~_t;z6~7;z!2I=1agmZ1hz7-R535}Z9g*ys99w?W_XSGS(0T)&&+bF4K#YGGasps
zyX2=er^?UqMbo}7V>VDjmL0M=>#A$#E)0HKGOJ#^gSwhH?@+lMc`)l*W_+7cd;bqp
zO}buK@OIt^Y$+0I`GBY_uDX-CekPRdfCq&jGA^&E7E%@PZ8L}ye1RH`k*II~FlN1c
zHqxKmr{aI?GLDEY&0%uQ*SQ~jT*7?TE&3w|wMk5Ccf)M&uERl2wKV?xZSxa#uGmrf
zhYQ%C>Or6n+dpf`fjoy#m%%jSJOad5V5HOs%>G_Avq#MP9L-c_qH&UyU!}jkMo6%3
z7!V>z8QohGyb|*__Bl$;w8kyG_o^DtBuXv<4B{a?16dNad<L`^4ReO@rcpP`ii5dZ
zDjU!ukT7}Faieg{h)n~<iIJ1L1oo%Iou51g$6HB^yZJ#x^%{}4uS<)ZX&?QHIO3y+
zePjK8A~G;R2U-z~Nh67*xMhtFW05-*0aS^u*oeC*U=j{W`46Xg@Nj%{p`GC_0_71i
zT7<<NIUe>?I|oC26(ReXP2*MjntUt!dQT1i{!_Mn7EjG;pg(tohgvC%u_4&4eXuV_
zUZMD<K-8*u%g;ys7Yn5cfZ~E0ypNpD=O7-;*6~@DMVMKRgIKetM)!8+p+85`bCc*S
z-)|dma54Opu1~HquYNoAY5JOL-Sc%V_!f6*d^hHbO!fDqfah`^`ElNZ-++R+WZ?gz
zBlAKDk1c`*9X}8u{|dA_axrSQ9=*K(JNR-KU+&=V%(JTr={%cuu9|&?>i~uE{5!UL
z`mjB2)Bj&KEBUh&Q|=#+=_j*Xae5y<35qzdRND0T+(jh+jF73XfNaXKHO)&psuZ{9
zRwj(e!sNT9<5PXa&gZZgW}`YCOZ+FE&7>GZGB6qYP(%9}zU~XE-W@O_{m{!%-;Np%
z?zMKtP<v&ch;|O{j&nCqegP076CQ*WIaPB&$Hc?)DRTKU7bAuC-@8loWKS=RGLn6#
z7<zRaAigera!81=)q3F@;@F$BVfTH;v0y~^u@KXdPSxX!-i-4L=mMqa!JKTEl?&fL
z+XVS=1r;*hYP}~d(g9@8-9~d`&PcSZl*ud%X{me#W+w!v2F-=B-%WgYIBrLdphjUs
zw``qv$({1^_4qySSG+@A1=L4&Uk=D`VtzjiOR@tk=xvUqDxe-r{|}n+>k$I47Bz^(
z40^0dzY+2FR2Ggn$hpm;xDjcmsn!`up}-W-k~UQ;QhfQD+POUAd77s70ve*3>1<T<
z{64h6YUWab;A5EWNlF%^KA4rJNp<H;x3S66Qz2O!$$)?d%E#Q`-C9hmhq<~~GX0qg
z-!Q8b%p((_HW_^0NReo_$@UYv5KR91ACc*0gU3SiI+>L&jVSN3LH>Y9Vn-&Q_;sm0
ze7b;$x~$r?^iDeUO!`PH-R83Mt_>>Ku~z@DA0>$8f<{3Kc-pN24Xgq0>r8}tbBuP3
z+$YFbbbxx=S07wv#_K^~=+HRWBN%h9pMxI(Yif^uA^udIqSA`a@@=szphHZ1DFfMz
zp<g#@(y^KfCO!X%R_XnvTitWdvi0(#1@$i<5=&aCXa&vOzD*jF=C)RNVdc22L15NS
zC7;~K{5H3lk1(x8660^Uk?*TIXq0gVwd6V~Z@13QS<-c^THfRXTN<7op-9R^Rv>7g
z-*iMcDOG)Bm>ni{^A7-p89q>=e*eEZUL$N%LSZ_uKq-IT>GgH7FbFIKTd{<4r*Mi$
zssqu(-|D{w3^?%D1`NFbPw0a|gRvZ~SRc&e#nm2!PEHun!JoVEyD^EZ_-l)9@b)*G
z7I`ziI;pt04@T}x;wOwBjfAj>%NWt&7PXr<x2gqy{*~*|G?u5pCB&TSLhl^XUnPl9
zJj*Yo)MgjDt++8q_<Nx7H#G*?YA^tG-8mYZJ6t%<sDxT&5t3~WZeyVS8X(1mw=i7A
z>+5;JLFR<iawk6;pi0m4*mbO}HiWA@md>k?PT!QIlN_mFsx^99TAG<ty{0v*DWJWs
zxH%EAPEHO+syCzUGgD`Mutti%X5X(aTbKayHRsIJeVymOo5@Kgm)#u`sZ~q)Q+b8?
zEcra#9!*Qp-7|ifmSJ}zt2%t8z-<&iXDf01m{{c7nQi=y%sS#wZi74-^a$AHe+@Q9
zr$j=|$Mwu%DZSF$De+vh7kpM^y^k)d{jEbPoUX2U%?XZmWtf<5mUy7M92C>IGZ^vO
zBHE~*Lt^Er$E&kuk+7DohG?EzTy>i>_h+v~*u*|Gr`u=P*yzJrNUiX{@4n<;lNu`v
z*C~3r!K+^xRYqGBeVOX5zp_bvMCaP?>To`PJ;rGgKXO`w+xKfGp-77wLt}rkA(xuS
zr8AhLb+rF4f97g=LE=-IibJXe)_&1A=0vFz!dCw25vrKHT>|wz{i_yJIH|4c<rSkF
zDtl+DcJ}2n)y#fBrl7b?ZVXW$@@=$aWPq#Chgcov5*Z=Exxa?3yUD??i?MEgAu_!=
zp$)5w;0T@i8Lp}Gy+uL~Rui+gNb!922YzBYOMRD_lnokQ)T#84zDACdL?A(|w)5#C
zI7q*+FEdm!#<V_sQ)^aM@^KqkMu4MyMUAt9Q_fPqB?#TrW`l8Ql`pEG7nhS*bghmx
z4Py0iWTz8Bhj=Fnr+a4bLTe1JP}&)tPRh#@m+*{3r1Pb8Q8YwW&itKovvRIZ-fFx^
zMomV>@x>D4;$_!o>6o||p*&9BuCz7-gnk{=ru^J*0Z7KuCzoQrX#UfNhK#<X9qxah
ze*Ok6fuf!ot}e-WO8wsYD&#4ge2ar`ZiLB2^KutsBTzpxB2$5`{Je(faFa@8NbO2-
zv=kvF?_j-gpUMboXvl!{E*<+uTV#>>d>-cm{!4nqvp}jZ0|9urfV#qkXUjKL&3nTI
zB7F;dypJh}A}-~Hhsg?@U!1dbaSFK&R8^t7CK%F8?PyB{68*GwD_UHluR^}W=m$6~
za)DccdGYrm5TGMKYmAU9&qS)((#-4(&5n)KjQjCeGkw4JIen?Hg6IBvJ<Q==Mu)4{
z>S>=r^a&moLO2MLi2BL-`f|c&{>BJ{*bt;z1(Tx+;2XsBZpZHDxkrYo0>|$lc=cUQ
z35{=UWL|r2J$~3k9j!aFVXK#3<esc`br#;N<QU{}I<;G&<XnDK=Gf@=q9e1@Kk%dV
zeh#1>;B3qs*e5K9cPYmQsfqoV{C-UJF@A4bf+3CV>kmH$cB&gdWAM<X`HL@txW#y3
zZc~v@>b-@n^ov;B<8D@?&m&%^^;}8t+t#pNW$frc@vdenQhRFb4|UGQNYKxn=PDHB
zeB;?8wS%f#sx7D8tdA`QPr7cY6gGh_PB-Y`-+S?C-vhwk&gjvnF*<xy(vm4)=%$N!
zJ#~C^_!YDafm|>46Mk1V6&bT1iNvp9?Y8k+$Y+*ku%eK3(%aqM@lu1qT~S6F+W9m8
zeBNo2kP$TjBgpp^G(6*6VnFJA&bB6(Z|6l5aLcsJLLtbF+jkI(lOOMAM9f!m-9$#n
zVcJaDv_TQf+?*L!yC(K4&+C`zDRPeV-b}*vzq%}H0g-gYa)3P-dE`O)nnK`-wGT;E
zk6hmmsrkN!^)#z2D~eFb`x&c;x7>c?T3728eQT8amzJPTZJfWKkXWm}0_qv@B*O_-
z)J+i68Uru{7n*W+t9=0*6{PqMld_qHY;+XNx~i2mCp69~xRSGAPX-Ff+gZ^;#%M%j
zO|Ty*{P6e!D79@oC=V>jF^?+&X0c<uubh#x^lS=AYjT25sYJnL!|2C7Zb`Eo1{>0w
zr(~oXBr0`%lLI=LEY*D+NzuHpB8~mY$o<wzJ#eg&0F{1DZc59dr}u3`GlLzyM~x07
z97=RP%VMQlz?hovQKONWTK2;4jcyvOW}k~-bWO)aErj*PaB&Y<<*>)jjARKv6_UjT
z<2sp<_hd>y%++X5>ff#>1-%w+jniGQW3h1~?YgPMbD5B^n>ReLkT=AmQug((Qkp}2
zgSU8CpD@fl5>R<5I9XA;%1dKZdbDHZIj3MLF|D(OC=Cx%F!6>*?+N89*8QgMPgsvY
z(O*w+n#KR&?L5QT`v17E)mGK2y=iOJZtbloirRaos1Ye@Q<1c_ckR}!5}On;YSyk@
zn*<SBimJqFO5}H+|MUCleLvuV>vFD>@5%XoKjZy*z2^>33gW-ZV=(X&RikDhL_O-*
z(Bv!w7iDzz8pH|ZBJR{ov#0i4hic)sd&`IyIAO#lL)>4k_X}#0!lnN!_SbsV`#6-u
zw>&H(CS5#T3|?-j#n`kn8&D=kFtStP();LCH%1OTK8EW6PS8CvSR%-tXi1RXoN5LJ
z$5}|01bCvHI%LF_tc>5zs)DEt=T-a2Ebp<0!SUHXuL`Gw{0@bY5)K7fAxuxy>*Rgx
zB+~hFqJma-!o}>m`rKU&Lw>4B>KcaJjUAc_C=v@Vlv_fXSDKU~JS-p2{UbSZE&o2I
zEQm6c4^;DY5(cU9)au0xOBL2=GYz@kH8iVNQ@AIpHCFfWWB0e#Irs-qi(el5fPb2X
z^vt0eI|QG#@!Lgs{=`{&u!ob#|B;ww3K`gtzUjkHUmrXPi;U6+>?ervo0y_7y`_`E
zxt#(X)U4ci&}ET7tZn*VBv27)!<RdV^p~vUIs*Q|uv-NBP8^|*IIc4*ac|DIj^r2w
zti!bx2xCi^$XJr2=I{NehXNM;N)n}Q#-mL6my5*aPq66@{b4wo>(CO<pAHiO7OgT7
z3fTbu&t;E~b{-1B4<Bx(A@I$(+>aVOU=7-tE}fdaB^Rmha@-K-XT<MBuYR<{ZpZeQ
zGN<qiy$rb-qUJ&0h19QJ)Y3rjO7odZ3!yD$lW-V+>QCv-r_f12{0Kv1V-I~b*nK))
z&#8fYagzFu`QwB6TfZ#3EAnpCMqEGmt>xO?^?D#oK`pq6)Et9vd1()t$MhR2jh%dc
z(0A!WpUQa=A?AlL%>K3HSGZ?eP*79wqf*3+hsKsOWwR?p!V_}(ZG?3?y3CSW&9Q$<
zzGh@O5?^`Ks#aGoAeQ5(#@r|$Q2^?XnS5C62yaT5UHzQ8G-*$-WSiZ1w`+djImH8*
ziRhvNzWX$3?dkUc$q56siMnkL+N9>m7A-fo#1C)Zbj5BkJwpBphxhTSnf2Z}?d4ew
zFT=&7<)jlIhBNKxXBiP@*Bz<d+Y;p+5x$V$HfV7lc5gadyQ1f?XoIB*Qw_SrunWji
z_<R)BHHl>#?Og%*R}s)F_*ppL@|sR1@drBm?Q;k<+kn=G7C>qp{N@lgD}Pf`vh3Zm
zo)o9ldL(E&adUTU-?}W>XUxcMs1u$9U)(v-u2`s>>oj)$k3t@8^9vP<F|{P{55km)
z{tb@A(R$j@O6R%Y{;C%ZzEUoShTjk6I*r7Yet&JwgEg|oUM^u;wHGa?#Q-4Pm?suO
z=IRD9gO(xr#>15nxNpIYm7|qDZ23_WZGU?t6(uX0>{h3q&!IZ&1%AH@Ee+r;YN&?)
z&<#^4D&4*4^*)g%3b0j&QT<*}pH9`dy)r<U9;`+9Xq~`WKI7{@6JG6llkWu7DK1M_
z;7OmS=@5zY?s-l?kK8Hmwk|LMV;~=lB?{<$Rud;oJCuy@)3SkLT$J%kF>L)y{Vr0S
z3#TCqYL1(xx3GI1&dvL|p?_apbpq$Iv*j0^oUzM(J&zu(Ty8;hIpmeF#-|HLA#DDA
znhlKZuoj?EtZCWuRkU3zPhBmaFZpx8T0iGFP`o$oEEKZyBfY101LG}=n@;gtp%ZF*
zlg#*S&~#J&R-h8}o86W`rLv&(3G;=8)GrOn+cj6ofZT*80)Bp2ebqKPPMtE8stTC^
z-^k%_tW1D=O2_rce>Y8&Gl1h{=QM7I@8~T;*?sBDDtBAay>WgmlI}WfrYvCDy2eyP
z$i9BNLfZE16A@H<+ZS%h9^7S3QXN0#Hq(=0&;dKX>l(P?LRH*lkBa7syZ?4>e_|-L
zc4lX5q3!Q3-o!L%#!M4Nu>2@@w_}Qr-q|j!;MZv+=xFLeO!YI_s@4Ltz?sgA^>Je<
z6womecjlJ?4s~7BA<J5NOcv4cE0&$)FBFHYGYav=mkn+8PgiQ=9mJjYhq{y-8fu?^
z<(M6myZ$<d^d&U4_f1LLPNGK}ULo}ov00GH7A3xU<Ne=!MZhgM2tY&nZ2R)jhZtL4
zus@EnSy#|>Zx_0o;-qTKoz1D)Rf4zRr-b(h`Qz&ai1u|*la9H=E***6-s@5tta(qE
z9d}11Cq7BX0V7PF3j)DTQ7PciU!kNUgLl#YW-hx!j7k`Y_r|q*2)uuz%Nq$(dFc#J
zL_TM22D*{TUA9G^-5P!T$XCgF)NSW)S$4t&&yKp9R#7rd-Tg4vA;unHqz(QG+0lJs
z<Es@qR}8{w?BB~e&k;mK4xO4T9$94BL|!DDR37IM%B;DtL;S3JM)h|4n_HIIskX**
zX?Y$2Z9g@1v!LHHd>_WUJ$)0FtJ>@m<UBGY{&xX(Cp_u01wpuyd2SKnG0UyPE>?ae
zRemdVW0^v$Td^JVAXmZw*YvP>c^YRgY4s|y5i=@1VA_7d-RWO{>agOw)*6*@K|vnn
zyL;K*3t@->MC$R9lR0gv@;~6L5Vj0XkMB_4imGk`8}jX~>ekQtPu6;@^X)LSSEw!?
zUDiN>W8vC;U{ley4|hL%1-Kye;!J_bHC9PERhl(R?Kw5hkHmptQGYq{ANww91W-c5
zJtLz7M~G9Ocg5b;_={vnxPmR9G3~2@H|Cw0Mw6vr7!8TpTkGMU4#=!f>Edl36|f38
z>F>~aH}ZYyrXst=@@~ee?)yJ?E}UGOxv%_F1rDY_Vn{V?j2~~G&I}E_tcOu!NxqlG
zFafA`8(>NEOQmJ#GCiII$CGzVl1)0l%hmf(rC}~?`;Yx{PP{(cVYk6MI@c*INy_}m
z6Led(420Mqy?>oyK}3JGqQZLgfl!&h5ipcqc8DcL<&hZKIW_T5#a}!N0x}@m0k|K0
z;V-!&8n}-}U?uJW<Ku5#9qFUVkCAZ$|51R+As6l!_u+k-@Qnn`R(KzhmJ~>&yO1U^
z6TG6;^k2Mvo^H~SZV#yUc)UXx=)y~k6t{Qumx8}Ij&?S6Si8p-v*oVa{q%oC+yxdJ
zP!PR+M7ly$Ca7+K(&6sd=nnsA7%P!`a9x$ay0x39we%D)GYF|!)$vQOx}Sfv>l<62
z+EF62cN8x9$tKszvQpAmKH4GJ^q)Uc+7aerQ|wO=Ap_DQ&Cc^iBKLn349)-h6wgYC
zp{#94QX+`18T*<RzLPXUU?;Kll5h4&$Dg9`SQ0a{QTm_^*x{{rppV8aVxWW@fb;Q~
zEAKqQg(+mL%So$z%Jt6aPssp@0MGY|=0-90R_{hBe@psENh+2T#^}x7+YBG@SZop3
zjJu~gh<787Y${Y&8{rtPqldF}B&RYqF0ZOv9Ni@Sdn%3iwIANlrUS2n_kF`&hd(=9
z5jK5WLZRu&zw#G1GT@)IE(pOU@Tn50;$Cd0+W_o<7s!fVXt`mdFOMl5=N%v@ckYOH
z;H;10?@ZubKX&{SoRw`lg*<$jTMNMZWixV_VRK=gC<p&ehv47oKPv}2`ib#_#R3E-
z@S=+L{`oetUMj0n`yCkVw)ZM_@@V($_8n@voOgwe=)sQ?W_k%9uYlaheLW8f`axVI
z=DL9`NrA7Kj^U~LXWPv<fh|?JHCm%H|KG7K9Ui$GB~q$GDcly&p_gAN30JPXp(;hz
zYP!?C0+_L!P=P4_O<tV=iTrcqSy6m!DFIs5^!48D(J~{CDv8ggS#*OX&vVLR*ZQA4
zN^LCIMwlyLJ3nEa)uA1lI^On5|Kxpr7eX{qrYqbd9eGLh8iL?z0)rXxtvr&4Sg}zV
z4ddG7yM-sWK>{}Zo!AFoK$3S_y1q*a7hJL(8Mxa(9_Lv{8+Uu&1I?rZ#kH6}B!2wX
zFxsXRzyE|76y9^cRrXg0f0{2Tq@pu|{i#sWxd82AP%J=!Lrj%;{+SgV^Q5<7m;fyw
zk#~mB4C#Je1ok1|j1{kjK3cjL5^WNXGmQ&z4A@xNIyxPFwgi<_Nc^-Wxwck>9+fOJ
z#hv6wbSa12(wFN6zUz2XXLh3*GCy&9&H%62Z+cZ*O~+Gcj!Xx&Pu{GI^>d-DbI?(1
z*4;Grg=*HI(T<qizpeL1jEoW`!}Nt_G0DaPQuG#S!cAGmDlIQIi_Q$EH&<5dTf)wK
zOGgH&yCfIpEGk2QT}<3Ka<tp|&!>Zmj@{joR=(O09Cl@Y)33R5_v}^7**UWq#${zB
z(tBTh&`hz!>;A)4F>1vK;{hJpByt!@{>nlcqIwTY*Yz;yWq!+Pp}$DXLEeOsV|)Vn
zhqkNG8SKn13oQB8NL1kb&Sh%|_od<)gqY=vF!lx4?k_56aL$H^?~5B9s2a|nUYg7q
zH!rl%K$a_7GsjKxgF8MvH+k$15n%NoMFSYJ#0y7~_;=U?h|8_ZDmC@3l0*lM5|4<F
z#Gofc4}4}+<dBUx__8#j64GIsg5l%Kr%Bf!kNwfS?IKm}#fI}~qpiV~c{))K7CPqk
zbMkY!hMQOu%m!w2UVTXMvZ(VgFln+AlSSMDTcrr8w18U<HEeITLR}bA0{J*5R*zv!
z$U#DBOs-hD=m6z?y~6C-=<@~dsUV;fJ{K!mk?%BSd{@&`+>xJXPo_^GazDc3;zwS+
z_`I$eU$^M^>HIVX5MOQYDLfFWnZkLX?8@IHF~P&QZBIZUY)e9{dNXl5bNoo8dJt&p
zuwVKr)DnLPv@|?=6T<kpe-iTgN|K8uW=}Oa_svPSiJS<7a;QE;IfRbCUoqOSIexGM
z0^w@Ns?pad^DQ^!OOlkd!Y1#RccaMhQXcvgwXzSlyhQ}J)G2;=r4dPx>X*5Z{qLPR
zsfq}^^a6u61LJwj+IFLn%I5Vdtl$MZv|Oc0bD{FQw0OT+(SaORolkg7DV_cO=22l%
zgH{~EK@zt&LdP-2>OH_{f>4aBwqUB{3NqV<)|<%0iv@sTcj0~hn&9!?7|mvKG(K{`
z;YYrIa*x7Z5E|QEcqDXC@|vXati&Y``q;p)qoFhau}jgq@TIxHGEG5Pl!ENr`<!8U
zZZi)+;0kqdZ|JanDBXRi6SXDHwfA6DDi7DK01ho<eagLNh>v%qQ&DEz35np{Y>NYz
zoiGqZcMf<(4&*PMLG=jq$+c0nU&)l6SvdHc7}>-Z$Y5z|Cl`CH&)J}-@_{@6Gn}l4
zEVAEX{4s~DyO;er_7V9Fd?SvJ75^vof^Uy}Z_Z-n6bO-^<^&eLyPdkA7M7XdNqTj$
z{-3W$9hH!ODq|ihT|i@^elwg<(tvn36kjW;jZ;QfnkEw8HgI)2oK_E;G9*sycFg~D
zpjY&#dRtLF%+zHgtOy=9E*Wg^P%`E0@<+ZNcH2>l7flmjFpO16lWJv_gtoAXO6H2Q
z{4}59J1!H<vPdgjitXKq!8UDYm1EGvvLP%}muc<$xr6+73lgXV!2)mW8N`T2Y0wOy
zdgUN8Y=1^L9Xs=rly=VK8FLi*8HWva$V^`X)$w<E;djDEw9J6>=_!2U69~od+kI>L
z#xD>9nVD#0gZD}}QRv}Q29P|P>N+Mpix#%_C(ati436LH>;9mK+T&{MfvZldb+vM0
z83OsFjyy8W!iBB-OQJvi4ioH<BtTYqW-1r}gzJ>Z-Te$u;mbdcCs|uhE9nO9HCf$i
zHe|0`)N@K4rLtvK;qDv8h`f?CfYXl-*?SkI&&W>9{Q|~8l#2!8kEPfvc|xyR?Jo3K
zs&pOn%UY%a701zv5|pjQtM!q+{{_|zaCcT(8j{|-Dhc~8``|9I%y7mxQ|b(AVUs%2
zBu4%-X^L7M!j%z@>6DP`8^z^URe4gF(?~yTf4al_B6=a7{sln#{xz86qHI7zY2#E`
zWRsHrqdL6E9=_4}A4N+6wdQ6Fk)@py45B423G|p8@;}%w!R=#M{}>G%BAAK9N>-NK
zw&_;%-zLClk4~<;3o)Xp|M&#w<8OyrG%)!)XLVUo|L5Rnp%aF1g7-1P-KIhvNRM>Z
z0H%!0yn!J7YbO0oc8#q!_KLv9ugkF9As$L;LijyPo6$Rru8T~#p3R#=VbP~`SBt06
zwhs8ra)9|3Lpr>b3W&3KNl%DhaJ_&~b0FU~p<YdXW4DVJ0m*-n-&5-AxdgilX|CNz
zkEyXyhm@C_`tt~tcfNG)YBk^H$6Fo}?`r}>N$xqsC>%0Qfsbtw2(0`3Pn}J$Lkex^
z;-Ye*-%u{cj*+pd#Vmq-sjZ>0|F7)($qqxppuG{p*zWea;-=DK<rN&US8i|zRWp|3
zJv-@RN~dSFTRk5lUN6AqGv+rn2bO;I?egJIGQ%v6BcR2E?W^mN&%0O$7mRo%t+loC
zaFM2$?!JgJgr#8HX?8}uffnA!3U}wxRbP+YN|3T{i!j)l^z{B*DHg_NymE&L5U))^
zzQdT|eGlOtK#IhS(oBZk271>ChfpsZE))&qv<Xmys=c$bHpNhj-C36w#6;?~ylO~5
z0FPyd?C=q)%H~lyz!C&DsooddrO8p08z)kxq$YfB`_H3CV%OHi-rrEyFp~-Y135P!
zQX@%51k*nMcoz}k00aTXGD3B5sfrE+U|4l|+SRqvdC#nVKGX=fe3)Pu+viChMWv#x
z$k?zHi5E5O3Gbyj!WE@H5j&F_<zIfOtJzp&EB1Hj+VAUA84E@y2Y+!$S+8ABf~?y>
zsgm){$w6Wzz=>*sNE~-HWg@W3>{+>M9S_a^%+H>!`pM_*Ed0;WRHuC5j%S*2^>Ow)
zX)3|@L`wDMB`kn&=DmYYAD-qU$>SBjjx$8}h~OJqHl&kX#0ZP^07OO{M^qDTbpQ<_
z*@$!6=>w@AwR<YXl|h?Nq=VNU4t9hfy1Tm%Fiy&;kFw4x4y+UY<pi|1>Q?~}^Pb-K
zTbRNxZ<#X{j_99IatuG5Qh`0*kthDKEHM?awpNqpI?i$6$hQ_7s|kjDw|1w#KUXMV
z9=MqGvU-y3AY_KzoBurc*h_03=@8?t*TWTn;POX*M~X?k?Aj95CXa~%@|L=y@&;gp
zYr2G@1sM<26Jad~s2nk4qoA7#*On4&n*6G5kS@$%p-ZvWCqFHBwj4&$f?8^cZ)(dM
z<o@HTpr9gI?x1WGQUCV}7nvL0r}HAjS@Eop2nnip2A}0ikh!vdwH@4h^saAvbwm|w
z$Z~aa_nU<g^u6`8A$b9+Rkpmk`zpqQmil+Yz4f%Qfyu=0IRLRlA&~0YGutCNAl0EE
zMn%<yA7M-g4VAbxe+&FULs=O(uLD+8^=l5ZY+Tjyvo76LxVoCA;1^E(+F#Fe4neV5
z$rz6_WWmsvZP|oX!uy2TR1cFJdTW)YJPC+lb3l>3af3^Q5a07MmNHiN-q<4^4K3qm
z_~v>QnQE2QF}doI53{L?lN@@~k&VfIlV3Ez>dw7Fr|B!TIKS>X$g8!HVLJN73(NT)
zEbE-XP<E|=A%3vfM@P<2JM~y^qBO8PsH9PIBU^*-3m$o}1vC{`eL7sa85@bIk_~N$
zr&;KA41YZNF53Z5^29Bx`<V+14x(n&>#X)&BF02Ygij!c*L+#qngS-|adB9PY7U$6
z+#`2S5gEOL@9u{Nef;fkya}8rLQcdV4gn_!nXIVT(Ua&=BM9S6*FM@v4e93lkHVm^
z2O-?3S}W#4y(#|e1KR!T^m`3vI=ybO&-H(Ly_Du1_6nUGLOWOXpLYan^mkeUF6e%<
z$w@N~lOm9M$JV@Ful;imeC1b%%6@DNnH8^x41k1Hhlff!s3zCS9QbNty0mKc-u-j4
zW@vfVn<Tv2PM?~dmrooyJH#;j-X~~Vd`v(oKtlv2=V|qwm`6;gf=1=f1CWof9!0r|
z?Y=4QX{?q4pE+(8d|(c^^B+ZB2&ag|br_huuCPI#g0m_{kHm{8QBiDf)9)y8?CD<%
zV?7CXm>b-FfV7w@-?z+O%QUXmvB^5IIX!XF^<nw^FUrAcp?a>=;-PWtY{08EfU<lL
zHU0BOB*1EGXld!maLY5#Mr5mYRURYm#*V8*NZnhv`}kaJjDDMv6}#K}ys)xJa$2VI
zG0y#~#LhPCR@0}{Eq`URD-=JD!yH^ng-fA}ufLuBl{NaI8$vk}%w`i+kYM*t>@9Du
z9?v^^LjHy9nJX~>j~P1aC<lrYLU@;0L_^7DXfr{hlmK~zk1H+rS#)7pI5p-Q23?uR
zL+>PP0dD~W;eFOok>w8toX{_Z;BuLMxeSv*q~He&kWI1SAj7WBQp4FCgn4<UuefvT
z!Xd_)+$+{^#LOk<df(D7MQGZ>K(}hnL0PCGS>G$_)YfadULyT|d(W5lz!?Y3i1;{5
z>^+oKYn$0@>z4m@l+mqE2N<460VdyDV%SyAwH3c|yRDog-79IVv<YwCBuK3_#e(Fu
zv-)T!0)2X_X-x7GudY$w6I@|E+G)F??27(tQ6e$q%Ug*S*5h;k_i62^9-~C!BJ^q!
z3$gN}efXF(l}otau~`dw4#Xo%$65chr280If8ZCw&GCGFW>W3p?}R2NH4DLqqx`H;
z{m%pAjAHUWdWBJ+Qr!L>uujZ^CVuC1v>Z9JR7E<BrTADz7noUO{q@62V$f^;v*T-;
zuizU6y{!!K8UiGX%R-Ht*l@9tz8;Yo4WZq?XXy0!Pib^icCE>e=Y#RhD>aGr^6U{Y
z4Va&8@0;J<5wq@Xn!Kthp~o7{TQl@#DlGU~A#^oR8Iu7TTmtkPv?K=nA&F(_Ox^S?
z7d-Z)TZTN{AGQuq0-3iI35(H{#Kx8qmKD%SYPieZ?a45yJl{`iYkgqJoN`|oBfbw_
zy!{y6OO&^O9}Cmf1EI*m9p0vg7%GvYkzHkl2$0IR&ocE4UOY0jx5QqW)s9OUXnJRX
zyV)B5oq7#zbL#TcDvSi0=2wWUs5HpzRQ$YtUrHZ>fV3WZo;BHMydesL$V~iv3=gsa
zzHT42#TD}CYo?FTuL04;`xyhavmAUm$6kH16a?w?47(5JUCP_|SG>Z^eA{G!W-4Vh
z9zNYD;hSnn|Nc3mt=mYXqVw9dgHPX2PJYHB5lWKq{%$xMi@ENd|C^ca|Fgg8d_PWy
z8#>&lB#?zx0A1Nz`8y@)#hUK#9;pt$n~3<uaVkJ5`1zZ%rW$!hgBKV=HYSJ+lz<%{
z))U1CJ0dzB{sSOOid@!X)X>j_4_6C|-YkVxaUehaeY&nhJa2k?ixftv89CZ|P(XL(
zdvsPt3jw44dP;o9AI;zZrz1%aQ;{?Q!RNNoYP!(Y)H`X)sXbXC_mKHj2b>|pPU5T-
ztdzZt*@2NNx9Tr*E-wy$V|<Jqof~owjaI;ZJV7ODmjxzeMk|&6=~-)?p^hv29u4*U
zeHx8hrfAI#hL}@^Hx6DyMUVkL3W60s{{32bq~2m|UR=w!5J$TTroF|g<Pf#Y!N$kW
zI@zhORqfJSC%1i*$S}It4e3^}hlQ=s&a%?}p?NK&tD3BE+~TOV@t3!E5S~DmAQo*t
z+)TcZ%XAhuY?|4Kn;n^ayJXt*MzS<vTxPn%)|x@0>Gt$pFI{5{gvMYoMBFoJ$?Wl*
zj>12oNSX+ayPQlBdaIelv8LN!cT`P`p)MY#5@q>YH6FJsdDIP$3%L#D5!cYswI0*L
zWssoA#kCN){+nV~OR2sQnZn|GEa2*L41%jc9DN}lDKvo{sI-3WOSB!-5Xbv9mO>xl
zHIwz@<v}-n9HRbwK!RtLzRb3KGn#Y{Vy3Y-GbYD5yMMSf`h!g1iJgFH0?K@3q6#U$
zH@zz|U~`;^OH<YV@Ub;E7c&KUo*{`Mx~Glxt71l<wZ`3_xOo8f5bCmcLEpQSIa84~
zXDvIf_^lPY!Ul8iYN%yQsZYF8Zli4W@%0rag`feSJeAag@;37oBf2UNqeKVv{mm<$
z6yL^XYCRC<^z%30fIRz4?j9B1w;G(SR|$^l_<PqjR|C!RV`0`e$i8Q4EzgfQUsr9C
z?Pa^{B2&nmS@9z$E5Ky3b~l*RI)@}m)`!0!>3pv{aU4CRNp?0eX3vunfatkL`ulCp
zK6g9%RG0qq$%N%Inph8Az}CCpTnyuQ-L?N`gxlH;t#4mBIrm<rP|%AL8;L@=eVwf}
zsqJ+DcV5voSN;&4GV-vk=dG7*ysAKi*<H^BG0|_-X;gsknKs)x@7L6_H^)+19IN`!
z;}MgnW>DqNp2_Fg+5RC()l=BeQeVFoi2if3ku4!SR;XanZ`6p+Ko5POP?U4x`_F%N
z#ChwbATeUgE+s*cs5$s+MB-NMuch(gE5oaWr^BjC1YD3vw0t_951E0$da)YO(Te0<
z%MP_|s%`~5<Dd9_)YbJ0<n}S>;z)FDOCk?Ky`*6LM6~>95YT63deimbkx6nCis?q^
z4(EuH2ww~7rL*@sU-RdAz*Glo41UqkTGjSe=F?4g_Q1zn%ACCM&-%4q(_0ayQ`1a~
z^MT%<@vr(bU*G&0;8v>*_qYzi|EV5fj+Z>TGk&7e`?1lv9lD#p7@fgfv*J<dRu8b>
z+~4V0-|I;H8IGO}Tz)^qH1=gZMZ3=b!WSrLR}+nK*o1TacnLLE-l?+ENrG{gYE)SS
z**JCZRYiK)%Iccb(6R2u+dVticPcmaR<8b`XxrRIY^KMW*^gEUx1WDVpMXTE44>WT
z`mkl3(0oS^!|CZfr?G(M2dgTSV0wvy*g-fo5%8=QNl>${p;I($CXTvR8;RryjVI`p
zd|EYuwwsq{-*fEx@MM~z@QSlC3nBQJM-6ZCX>hGd#qgA`hSb{ApwM$>yC6{Vurjtb
zrj|A^c|d6$wzOen)E2ems9KAuPyh94`iyTb<T41bs~Q9)y#jpZL#C+!KSa$pr^)Hm
z;rcpDa`g=Q^S*u?Ed;j4GKV4f7O!EXk=@DCe2eJ8L0OW~czbYpPe)|_DL)Hru$XR9
zLm1M_0aQOn9EpwuszI*9Sg27*WF;8LaD%TcsYxv@&u`(^D{}GN-EOKo>DKO{t~t1*
z;5Q!E)Bi^gdq-5n`y1m!+XxK9He3ohTl)!j@Hxu{4O!O5a%T%}?J=0z%|)X-!tC_d
z9?L;GgOkLUx|9iUpb(HCKn&1G+;lWH!E6>G)+;v>4`_`2>sP>M4}BDoEZ=SoFP_Z}
zKR3A5)boqbZD;#i69e@(%%Odit5D3S-NTnnM%;W>X~LAUKNFn88dqpl{bfGp<7{Sj
zc>@OiUM=gbxJi%GB7KE$U}-`vLxWYWj7+xGgVQowOk}u*LlVmlXXV&tZW4f`>6?xP
z=!CSNfLN_Myug95liC$j*U-Bq%}soZHEHTzl-_J?oqOS1cQSboJqJL2e8r7XEuZIt
zJ2}uwciupE8>F5#_eid0Fkm$M%wwJ%UdTdqUu@kshY6DuExsrZ{9Ne7-*~{Fap2AE
z?UIb?6{v(o?C@Xu;KjefaVY3DOc>i`zJ~A}?#66T5<m6g3wi@|lmA*VMW3<<>&{QR
zn&k;k|D+)Ut6EFpk)Re1EqM-$q@<X8r5sg4Kze8(n7O<=^&lL2gF$q_^%>4EH|({U
zp+#X<_FkK)NnlWRVL>)RR9RVdbbV(E)C~Wfj*s3<j|(YDCd=k+W&?$}5KtNx1*;4~
z0`(wnvP`)B#{3J|1E>};!Z)gNIoxYRMGtsH=~sVoNyiFx%+*V7w|__N`zqiNEh+j=
z*b(@0ugL=W{!j$CEIhp*sLiyL0Ii&b7E?y3Mwa<}SCAl<0mYC&fROLZAIgoZLk7=t
zd!gqg@xTA5Y1KznS}y&mv<#~mzmw~6!F{G+D!tLY>ho=%e;A7npuEfJ3S3c~;Pvy)
z2DI^?&uXU0?=z90gTDmwlFhjzXf0L2f90=Jce0^kX0l>W8}SW}J1CMj4d?gwq2m<3
zAjeesZcdqmKqytO+Tixelt4n@SUXAgsRZDJZUr$3ai>)iih+%#@YLTZ*iJG)9D*Z)
z`1mYek2MuaGi+xck<=wTo=z363&-5mLpbS#qbd`s%BC&U>MJM3TNk_kqfnJMUCC9&
zFr=g3n<kCc6KA7T#=rJ(!)b{_C+;6<f+E6z3Osf>U{}Q1vCPly-kvIcRJ{pZ+caV;
z)$4&}7$S({gyP<K5PUAay3hiwZt*D7Awb--Wh`ySC)+Y}@*Wi>V3lS59gaGMNb1-w
z_@}U0Vl+xZDpxp*_kB}dL{29z@&PZ_6+-kNpfqD7LCUl?{LyElxLK6C$H%6{x&lW$
zUAco^WiY|`m7J<hNZ^RU+#g>_&rDm#*S`$;%ezd0ToveSBD#V$kcm{FE_^Rg@ru)6
z?!>pn1H)>}`(*CsDE%S!j@rFqQL2IS;txR~HI6M^DjqqLbK|_x_RU|Dj-E^&GYk}7
z7g1iC@cLb?-Tl;|G%l##P;L(=z@g3RWymUKV!f--{VC>7IcD3bvbFt!Q=VgHy!60l
zoQ_8vnP~OPCd4(dvk*r;Rw!DhZifu`Vo+Y@6|`|tvOJ(Y-*t7Je?bnJypIge+M?we
z860WCr>7T>JjP2Rhob0b$4sxA`j+=&(K6voQ^wl=x)lEUpXElLd8LUupPrPg><#a1
z0c|2=FfyK>vlqvajKjvu!Q)j<w_`W=Ay=x`NKc7HVaQ#w>KyXL-82KYSrqn`kJ&1A
zO-JK{5W1w%+0lm{SYHIZ$)vY7Ja2<P+OK8OV#l#(u6zk9&(;|RU@L$DIrl-Xis(v+
zZ5XX78qh;sYOJ5`{Fs<UeNa6H>5ATNj?iIx5~liDS>#q{L8;)qm}^HA6ajBQvhQCO
z(cVyHjL89kCHU?IJI!096p0;GPt1iGT7-oz8S{<IdXV%%{BH)_wsbAhq!~<_l1miD
z02=?#P@7QWhV&p@$uc(%RdNf)y7r6RfohO}4x|x}KX(qrjyPx_5RT(pG)3%Y^IdLG
z;rycRy8Ti+NJr7|yIi+*)|Mz`k2t~RZj{#_O&{_19&<f3RG0e<Xjz;KJI~d&{MQyQ
zU;Wwm5%BJ1000CAstjN(73pSyPBXzbw^qKm<rA^iUZp4|V3IY(g|j*7Y+LlBlyIhF
zue!yRTMsO#0~rmF`5JdgK}5(V2UIz-0Vs?VmBe)!mqGPrC85glb!~afL|4zwHlz33
z|1A2oG!LH(ai+041wydj7HH%7GiC-2hHNwI<I+yWEprS}$eYOX2u>~W6UfrQl+*Ex
zUX>gvn_X#-#N3)9&fy}l2H66W@s%m&PDi=(&Hy;xLX%!PIT#cxS`FnUx)WsnV66$X
z$?gRHp>w@h*N?Jj^qnuW<?~$vTRK&s^<gFvBU6TGp2u~61BSH?NNeOZ1x<V^(bfos
zietEf=uMT|z5BgO5_c&(=x`%L^m~0m?(in2k4uoN{6PflQ8U|Z-2g8hpnvc2A*k(K
z1!#DuOJ!`P(~xNA{ZR~WxF%GF7OSJ&JqTNl?X&e;ZQZk|f*Jm}%p1AlsX@OFljAaH
z{hL3P>8m+Te<1yXt&@3tx%*$eID2({Bt{|_@GSYY>qYfiuz3Nh?92U2;kj{TolTr_
ztD4l}%s60@$oe#QQsANgWO!+$THmnGl)Ni@Lz}Vimu&ZtHRVx-%x3+y=gcWbd$KXv
zWlBN1>$^kcb4DNj6sKxSR=^cOjDF9%2)zkj1!i9scn^6B_Pb@&`M|?0SA&;J->RBX
z+-j5%ZFzKEYa{SH__ni;f<m5cz_P=d3)<0XeGKubv8~v9EC0{qr=27I+^DG<L{jN3
z>aXhQLoB({348(uB^Ei8C$WfygV{y$)0zjFb^>;@(z2naDS8F0Zx1*cZu%aiQBy7n
z6w6M!)q5ava`Vqz(n0eltT~r(UQOiQ$hi%9L=$gaLKLL>op&JvWxp&YNnh9znYbC^
zVAp3*sw?#;{wy_n8h5=lFq_WS>1RxU=D>S@$su-@Q}M|=16rY^!S><HCZH#S#cN|R
zl^er=De>0Q0Vm)Tqc#62KZ?pZT9+W<B8<09P|M;iNrXz)D8$U}p68Su$mmhG^uBSJ
zJrga3O8;wRq8Kf|R;;H$R_1|OBU`~j<J{unJ~=4o11!F+Pz)SGMqRX$TY68%fnfA1
z@xx}x8!X;d6}xhH2DlW~Ky5Dz$oEzOh#wFWwIoNX>p#W+O@fNxc)6_?)%XcgQCCmR
zc3;&gwyK2Y(5*J=K8OajH@odi+$w4A#fNwu<N~ovuO}!T)Ho6&uPF_5!cp)99KkeQ
zvR+uzCmN?XaA3H2KHHBIaFr9^JmeQnkSt{8UCWC(y`XjvZ{V>#atChgf1;8i(qrJa
zKbBYmxLCn%L+=7%CO^9)+|x(%HZ-aNqB4@;E619v{2#?<Ij@!l313vb40tnX^F)ir
z31rG58KA0vjZt@}x5bvkBEF?~ka6J<9(neKh%FCS9RwidL({J<4e+<@Tq*~Cp%^GY
zTGbBW_9vtMKf8Rn?R&Ul*E_jf%Jagwh7p4P424N=^UVT$*LqcToxR(RA;4P<9X*-z
z#n@mEu}zvYROFk}7oxlTpV>*wAY6T3%0WFzeT#uDJoIpDXV?g{U}R7i0%rxA`QX7F
zF_}5uj{WPmQ8RLoD#4fUd~EWw6Bru=r~jdW_|E|7^6(m+EnK2{l%de}&fG1nC6aa6
zr|=u1ocZEF!ImrES!96GQ9RQ%?R=JPu{>TWZQrV$SNy;f!%e37kKzJKUg4(!xL<sC
z7Q0ySZ9u+J?`TS}DZn@DbkE3xn0M2UrpxwTt^KL3avCa|dgI>SG`H0ZNf;OiP-~qX
zrG(uje4T#kUTmUSSud7ltoN`Z$sokGyFO$eJ0ZZ<@Us)<{EGBP^jE-AOBDZw=(_VV
z$qApms0d&`KZJa1bqY5eR@b+E<kp9Q$k|d0eW7Bvk8_huX-{(cXL|hRS7hY5?RR(+
z;X{vDxSfvI=B4gb8?$8Fn?GgEOUnt3?-AK5@}H;t?|QF}`)&_2w)ws&M{=G8ET}pL
zcOXj&P9>q{q#nr8rRndWv-{4bwoQaMM1cRrBjR9X;^9Zg8hmIP`1Wc;jNmkD>rM>J
zU>neF=$%|NRE*FSIKunE_o|lvJ(OgD|H3p;gm<!g=QT`V9E`)h>EVlGU`5**Fnl#-
zoNgdm?ERVWar=2#mNl#)5pS~K3bx>65^Mx-S;-i|c^+_^jvg+9^oz;~FWUInh)eRT
zz*tsJ2oR@l8uN|K>fkJS3&JzUrmbfORz?J9-b>Wa&VWqw(adrT%w3>*O}t5w$+R6_
zWDqhAXC!G59@lRcuyibtxtI62JX3?@UhaX^htkUG_GR>g|AD!z^5u%wZH4tXp8}0o
zR%>x2)@q@3t$WEM^1Qqb8CvE`|KhYQ7GhISf$B#6TyvQ=sn^V!zX%(4VZr}RgR0hr
z>ksA27x&_NZ`(~*Lbx=_ICE#oV<8yH?*2F%ic@=m;9Nx-L6c0eCepO#Z}SV8@zOqA
zE75y<n9gv^<|2$F%%=`mB^GZU9nAz^WJGO&h=!WDhx2tJb6ZB#a`igS9kcmEx+Tj!
zlNUAVXCE(X+=*A}h?f1IiLZFw2l+JT{L1h-!=+KeMW5OdfT>NCG5xsdf|P6Pms}b*
z`LKB@uQ+9owAm@=3{}RIDE70Gg_Dxl5*9TN0)Kx;<UaN$3C#cY^jjBQjcHXl#J;1w
z8!(-mmn#C<w#_-LkFB&k_O(8}S?a8Ynci-tkiY1mq8#FQ(My;7)$O5@lay4KNPH}<
ze`AirZ2o{=7g+C8XbQF|L=fd$yCQp}=I7PlUO2)SJz_qv8PNVz-L%fIm3qOd%F<;$
z7~v3%V5#>>D#FSvh!;l#QW;YKb<vv=jN~JR;nFh7!?PZHm(L0|b}fFK3Ep3ppwHo}
zh2VtdfmSbLybBk^z;peMGc6?jTC>0&-HxH-2;gc`&X010P5ejEq&dXTvm4fAPn>q1
z#e8+4INCn)%No*<N{Uk9)tijt^n<D+0OQH<G&Y`yj;G#w&nb3EH!d6HdedAK0kf|7
z*t>Hme?Z<TyaW|#uqT%2EmeL&;fw1b<vz8WlG29lxmyEsPOC1uQdwt1SIO7kmtvXU
zkjU`9P`G#V7B)?T<+222gq0n@QlT1ah)GI3U5bDTz_?D4N&kV(@<ExmQ6)yd-M_W7
zYr*ZVkpkQZ-}@$L>H$IZ&NslX^&v~(KYiH=8-d#d!(8XL)m+U3Uz82B<r{h0?fc|M
zRhmM5RY~j#Jdh0hQoQ|Q(7Py?)TdELt26`O?Yt~`ljEDuR%;#v=7{kulqux<P=l;s
zw9qm7<r{`sDQy0VV$eR}!|W^VER@%dhYgS`nnc0>C`c@-MwdBV_BAANVlD3&Nr;$H
zW48wP9r+OdR?UQ>nX9X{Oj<aj3WIvNe}fggd7+M&jW_a2G95muvU}#0rWyKihi7a1
z7wp5~vXw7~VDxK+;*6^Xzm;E5{ztJWg1LOSB}F^hj){L*C|fWa^mVg(_;xmryCt1X
zrp3Tgsid-q;medybz9;}qe^4u@EzdL3()ZB|MG_+L1wJ*{cj-yD?jssRG$!KYadoi
z@KlkVLAC0!b49+-&N(mCj_8PwJgX!chix2kgYz}hdiaS0rb)-fy{KHy3BB;HN#KCu
zS*V{#^@96$OGzBoKmU)yO*fZ4Q-u7m*B`XZzp42fv}NGp7}?7Py|?5Klnr7uM;6a6
zTp1gs@)Z-<<d04c0vBc2o~$NF^<RFPDOM2c`HuoPSXcjduo6qoTo+K&F~Ag-^eF=q
zlzP5lk;bbaY8Zh(+TJ!VIFMXH8_3BVY`g5f&Uww=-f}Cf3~mc&g7HDsFUvHTATVlz
zacW*d7XyK20N#;lm+RpeW%%6`0da^lq<%}DtcW`s3mGU+s0mEj!vYf#1F7VcRWDP~
z5v%I_mo~nM+ZA6Br%)3<YXMHTm%GPNj=b8EDyW5=$C=QXfPC`A;D(asE_Hv4ERT>9
zK#R&TyZo7Xc2ZNNtQQNGvQ6l-&4-Qo9$WSlB0uo&crMYiK1wVs9p3y!Lmx0t=51Ho
zYz=mn`8#-?8W)Rj>^dK=kMgRtThZsqbXr|^G39OPVk2lb92>}G-M30%3wr&r^~x`p
zXgJ$3u4E9&M^ftzU*G9-kzDF}sQUIx*vu(+@;$8|fsM2oZ;Hc_fEt}Bfc$*~lZ7py
z!&2o7SUUksLcNM6Kgd8%wX9%h`-dZuZD?CCCRfs2O8#f;yYjPhx<NnfR)(`Bwg4DI
zJW-Z^r~!-v|1{!{-3F^<A$3h@cpZGFLPXb`yQhD^_;F4q5kpFR95Ge_A<d@Mi`i2D
zSh-f)b1~aCF|LYdHcL?qd$MOvL}>(hqNF)~z(4l2*0ps8e4Q;!qT8ZVgdlkm2;md&
zj>yw^Vdi5AI4T+rW>lgbgabGzi9MG+WX-kziRxRZfKl3!P+)rj*G}S0sqRG0=;KQ0
zjpSnszJ{@SA67cn>k3h@C;d^!zPxhj0PnNZ^j_BV!mbDmFLk(7wZf!{ahf<6qQS>(
z$t844`_E+So|gN4G5MaEd2NOpzQ^uQFo$nI0~3FBy{Lc6^nAy5`CV<(b7C$$E)E~@
zdqlQ9m;J%oEaA^YOfPf^pIBl~=-;TZGM@Z0f3`e^`f&;#?N4eQEAEs%w;cJsSqzH9
z{h=5`r?HFon-6a8_RqWx-W|?mEBut-+?3-iU9Z2u4*}vQ^`5Jf7g}Us@1<805A*he
zO5-pmgtp|-M|e8!fxw~g+_|@*GT6O)V^dGwr)!{%-hBin@Rty8+){M?*zRvyKTcAM
zNmCkL&~>6<wW6r~PV0_<Ndp&V)3{PXNn#@Ck4So%(A1O6=Z%YF4j7q5Vo+4!IB%VX
z%lx>He-#<ko>6~dY_OvcKU4N6&(Vf~Str|bDC=w=jQR#}2$GsH6QAs!^M_>o<BP8*
zneMU<9c}ul4nBKu%KNl4zU;C{Kc|u^$-jWz_FqId^3NY+c%L_{WyAK?_#NCWj&s!f
z!<FCUPTPEi?3bguuFno?P1p-kix7%)I#dULn^t|^t%5U`F)M4j*Hc&9*klH3G3u#^
zfpv_&Z;1S4`O9_FkV-X`7==6r$>ddCmfRpmQz^;G{(kzerD0E&S4SiTn!oI54o{9e
zGNBs(`lX)QGxcU?F?PIQ!j(Fno$@*xdTTOC>nu!)<{!*zC?|B{y)u#e>1FNdn#tkQ
z?nM|Q1kL^$;ImINk`(aqX>q+D*H=K{Wx52t#*GV_D9`@&UF3<XFB~-UWA5alv;DEC
z`cV6ajOW*2BGF@n4>4lX)HlcEA_O#i-c_t_mv7w^mD`)FGBjk|&M6bl&DHc8@_et>
zW96EhT_(0?5iclae7~<>CcDtmJjMyf7ZEsoAp9rFeUmrx8<6hA`HPM^4^qaeWu#;j
z29f1Sw&dmFd&J5uIP)Hyr3J+KO94_F-aDAj+w*}vUNA{ggO}f;qa~KjYvG4X^tC7U
z<&UNBdg4r|P7YlO$D7tWLs8PWuyhzb{|$v|Tq<OUooli!<%EGzzkK(VJEBY0=Os9^
z(^2Shbq0-5&Db^^l=^9d+@?H>ZBI7)UWdYp3cmqfo3D*-b_OgxcRDQsmC-Y;^z;gZ
ztV#ExpUZW%l7)L0R5pPF3xEuwG%>l%+^PjZr6e>>72aC3*x~J;wVf?1;ajCbsJv;5
zuqb+BJuqrr@oQ`~%iQmKp#x+MidL<deuujBAL$7Gz9%xW&SN3C#xz~-_*)|L8C@^h
z(7^N8$LN!_={@Z4WI))$M$qh!5Wr8T)uBKfV2AqktO_*TYseROk*aRsT^wG?)moEh
z_{kXSl{+jenriL$ag>U%wAnkve>I%aDgALb{)Zcw(GR*@=bovwVe6eX%jr}^h`VK7
zpme3Z26mGe>%ZmCOazdJ!`P>@bCz?$DRtDWKUaHSw7@kUeeuRQPc}V(x#qshy~U1$
zbteV<2&(w<lV#Q0a@#;2_0O+E1h5mHIG?WVYZ2i@i=EF`dwp7{6jzNnwbkr8aAmC@
zXK`-2^Q?iI+m13iN8nCqUmtJB()P#!2Ex<ZTsai0YORUmDdOk6CS7s^H~ip{CX)5s
zwocDwSkV~R11R4z+^60MJ1==fTEFbr@&wxWQb;PYsN?KKnufWA^G$W)FTDq^LXdFL
z|0tjX23X>JL7RtCH*<$0dZ*yMZj@e!qY5iq8fGA57qOV{4Hvc~<{ym=t5n7>8G|J>
zF!$5Q6CE^Gwqd%R;KG4>6OV4Kq{Q919{5s)gE}(8BW?j;jvQsDS+*4H$gszmrSWQw
zrchA{*(>vqkwI?xWm1(a!&AHld>*Yit}+AHY6YvApV&KWKBg`GLG|~&=Z0-NNsef}
z*_+t9F11MJ-Sw^CE#|cDn3s+4Qr&fM9(|`H^|8r-@!dn4REKqe?T&BJ{x^CxrXRis
zG+U=NV;ryGc2x*bOpc;uj!0zrYDxW}`)<=1>;6ocNjA@(ikZ*DSE%ZWvo%ER;(rv9
z^r2|nL0wtIf!_*sLN?P^+6>iuGIC)5?!NV3y$@*vxgOm3j@fRDb<LkMoxe6tqaP-2
zIMr|vAd(kEFJWDpq!h!LEvYJ(@ooGbDw)U1Z+Z9K6X(~tqG=Z%LGe$_m){vY7ek`1
z-?DykCGKWJ`o>ZW)cWEPRC^Z27B2hSf0HiIU#u^L`~3@vM|OXocy^UMHyfcf+%^z=
zcD33~YqMR<?fz`#0mLfheqYdhwRqKiM|%V8<4@}yyVY|>3^pOGO4=6HBI6w8Uw%r*
zjV(b}7gw;poR>ENuQ9ln=36owA@4VVkT(ERX(eWCMVW5G;wy|KJMHx=!okwP<0}on
z^K^5mx|40%vL)bX#aiFMf*=U(wM2$9M%;-M1?Sjn6P1l;r(}48IMMzx19lavcbN@L
zfoL}Eydjw*!EL?x_mFjVf^p$G+XAqlPv(Q2P0bci<&N>3ap0})Ir(evVuTeRSuX`p
zUNn49s?wsz4+#is9Tkn-E!%@xsHS+Se?iX4{9cltXnIOHjz8JeOK$@lXTCT+r1vXG
zHGu?;jh$_GXSGZx5B+RkrT0w>?>H5U4AJV(F@fOzv6Kmo<A+J3yPl^#Z9q1+vFZ_$
z&Nf!6V8oXkXMXHw^r&5VkAebOC4X{f>c*?3X-z6h=>#>0g8wK&B~KL6Bv<akrus^F
z+X6<F)l#0>e*gN+UHLDvu%O!k?fAFplEGYPl)f#-vG<?meih1G_ep=!{f}4wKmIU$
zdr+at3;V8=H6gOKlwuUruHX9v|D%-3>4nAX=<ho%(C!OU2PbDJ6R{csxi)8{`5J0Y
zYxX!*qRDTjA;bO2JX`3UYu1z^AOD_bYM0<k$lpPo-U~1_V(m){&4?1ZaNT^Jw4wKS
zlR$ctK=EO+_~<naI)c+u*louF_PEo^{D`%CZ-uygr~V1%YFG0-`;i+;AuX7)gv<(@
z%DEMonN%IFtX>w;-b%_mHHOUNM%D{=tVKjE|IWid^ix-1!a{oi=MT5bk{)Fe6VVs{
z*8c`nmsaXPO@Gtb*5dmHo;SBKVl!s}^-XR~Y8KA8*5!|=csH&7?d{`$oe^#+{(RDI
zPv-C@`8?8IYA5l}p~lqTl(z=Yz=as)M@Dy#T4mF;+bG|FbYU|vdAw)a)|$d$Uo-e@
zaZ!V74mD|NHg`hwFzR+&#Coj8<UVeX`dV68CZ4e^pmeu(K<?jx-*=iK*kNSngE)1W
zNsnJQuZ+j~e)UBwT{{Lm#%R(;KY!2&`w+?Vm{7Q!sI{1aH1x@OnNnR|&$57N&U=2~
zzK8$PAR;%`bO_Pr@N>9bRXrvq@3wz`%Dig5erUy~)nxQ^2C#4hmlFpDRJvDZ9R^(G
z%m215o_)qTp})F&d*sp>z5ebre)VDI{c<O{*MaqKRS(l)s(9oe{Pr@|d%70nT#@JR
z9sv(4-{s=zh$XSx9@qashi1?!+%8uLvuXW~3XnM9%{F~GDg3-acvCoy?Ff0Anlkg7
z$!^!)TGeDnRKm}SomQKt=7+LsGQGcbC~7|U$*E(JS=Cz`+s3ve?$>TM;iUO2f&2WB
znxc&>g-npQ;jd&z%!ftfEef6Qk9@cvI9h>8GCT<OMeqBq1ru2B#?{98&@*RyVhpAT
zukMds_+d>hr=Jo<E8na6Bb=LxGK~Exfw~E=mtC1nIN5F?P2hS0J&xXB|FSYXYycw2
zC{t?I6W@A6-z0ozAH#_RT1OkxNpk8o5N8ERwPhb$#aI4WJm&rvuJL9q`QSp}(Yu??
zY8Xj?<1;b>K<JS;iTXjd#^xH?95hYM2ac_qGI~eLqq>{|#SzHGz*RMYcNPKpg*EPC
zL4rN(zc&tQe*Gyr_{&e3RQqBN<>X}1H{)}*wvf4iF}BX>aGYAVCEOVOO`_YPaDy`3
z3Xl0wm_o;Q%*nBzHZt3rf=uA!o>$Yw{~hX3$e{WV0<VLZX=k#fB=VbiT6x^@eM)ba
z5}o$8w-d`8E~;jLGi3rl!2D}-$bC}>KC6C9+osqNGT9|I-9K1iz{0L36@>21oaO~W
za8>vV&@G>Q#1As#d~gxhU#ofPI`{O!e4Y%Man;X3T&9AJxr2VJXN}i(-d({H<}10f
zFAJTpJtbn@B^@mo{aS42f^+dCb%Q>B%}~<0vp4e>swWi@3gZXEuRx=47{^Q4*%W8p
z0nQF7SuZ5BKExR=6!9bendb8tS40lYZ8K7*mg^-Wa4UD9Ts;EwB$0qBeb)6vFoE0X
zb8f%2o~f#NyjI+{jXt+?<`fubq4nc6#deRJW)uH`$hEY*R)@4RPwk9-2ftCbcmF&U
zm3;T_sb+GT-eO5F5I_GPU1a?-gM2qU(xP!Tq&squkE#X43MStR`!4@vqbsDXwT1gx
z{siOoi7>WOfp)iBHADBc2ZxIy_!nRPOBF+w(ARD5O%;}ZD*se~vJ7ik%nR-PFqv<e
z3YC0fc&jzZypr>Nkni)KioU;3k8KXl!iM-)YPa%|$(-Q>j~3K;tB9GPx92-?8f+xG
zq_winFN-94s1;NzYBT1zoQ5YqEZ%ltoh8$4Y+GH{%={hcG71mcpc*`k)#QMCCe!gh
zX)oAlDA*_h4Tj}fsLC%5fcW<LZhQ}3iySEB)1xliJO4kty;WFS-52dmy+CpI7Wd#3
zDf}yVf#MFu3L(W^(^6cE7cXvw;4a0jID`^3p+J#9QY=8od-l2huFlPOktY|~7kRQ*
z_F8kyF@7_F#)Td`V&w{(T73E-WVsu>*~D{YBy#hbFnjZ9Y!%CXEv6yIMa;Y>OiDp$
z@sZ_dT6GT6srq3}m{o4}X+_B7ht{lr3*&Vun*x%IB8%9e(&DCX#UDc^NHg9|NI<Sh
zDwqbDJ`qOD$}Rtz1muMEJFY|v)+Ci^CIHm}NLVP?Q4pJMbz5eh61EK{(6-B%S`P0i
zub9QxMw<o(gFnax-NH$lYgFktr1x}xx6h^qwHtiFEzPtZ6}(bCO=-qFx_6s0HqJJ4
zPw_)HGw$;Z7%xrK;CP$eD;B=?ISQAJd7oe(?m-?nf$#VkQaF=LjDIuRZBzk~&G82g
z+#g#2<>kHxmPKQB7dMV<0L3aYxQ2W@C;OnV3T2qFFD}oi5?PvRi{W^ihp15`mMo2D
zUmoN@&>$lt5V9k>B+!9dEGWKZCKBNv9i7n29}qV)8b*PWEXBXaE;4g`26fvyD;kmg
z%4FxpW<@jy_vnMjc{WOHi%Q)C;NIQ!uZP38e)w57k;MJL(iD)i63-`*(r66S31t}g
z@)_~JQaWtelqz#pk&{Ynz<XzHZ`csO%A`;CTol*r#{M=>$@5t7%#int$g7Z*8xatK
z1!^?cg?$Md$u&UIH&BNcgOWB|nE%{vUdbiL+wgP$$=IqNd33i&7M1lg`7z$Cch<Mo
zKo4sYrD%YR=mol3&~WK}yc~+fO2L4NOzmy(Z@U78e3|p_;bv&jXDNz*pJmHvFt_ma
zD@S4R+&JG-oS?QHl-fmn69=FeIk69>x{XsI1wz=i*z-c>fG!g)A&+{~RU6<_=CY}b
z2)VeCd36!JY`Z6+vKEWdj}>3k>6Q#M9nAi{{?Td3?M8F(ZvT?TY_yr|`?#X#C*naT
zHc1<n#9?E?CM;(1V6j55Wm_l1<Po`ZI{?@&l6KP3mRU^GkJBy>wWc9{iMb_VisUzr
z6qKydPybNyp+bK4T^@H~OI)f+M4G<e+fxOO6+i@T&Bx4!@P$w6DKUncFIe^FSm~hl
zES7v%UF{YuTy2b($~Qd&E3FRbJzlKM6FDY^v=}B3@!(1@r2SA@UkHfC#e^UMz-61)
zdAC*5EHDf)qKdLL2RTm~dnW&yC&1^%FAixWC%LIQf3%)zbM*_mKAYJC4bH^cJap}5
zt9A(!!3|@r_lC_cKOfuSPD)&8a9!_ayE#y+wPxQTwa~FoRyYYOK0}W84apj*(*izH
z8l|=_lit?8nC1RUWojh~oa|2-U`18Lhd9-SI4$Gpkjn9$9C0C#3b1_gV6BiPJ3m$}
z>1eCFHzgCXpy_~_&RGE9>O6!J2u~jD{u_##l9X+Mr6IfOy%x;5fL#&ObRE0K^z%6V
zOg_r=ok@8^dlgNHnNA^h(W4Jp!zMHJ()>uwVj~G-jLE>v%3OuDsLuuql}-T*g}_T|
zni~0;lv5t2juBU@rZd^mg#cJT`%@gpjcmxnMa37G)&(m}a*}Ulh(_(-1_%b6BRlx5
zo6iw~oKkq(S-=RAeqnwx?6K*>Ao=T(avx!JHW!`w!3PVA-((Jxz&&&aqOflYsqh?C
zArgRD1r*)qoD040+-VXgHAVd&kySW+W90HpUt4$DkUK-d`3xm4Y*o7@4&k@p17<Nw
zA}!%&>D|I!_7_G&Y0tDd1_?@-KkR(1v)oCpypXmWkyj&oM}>9;!J(QP>UGHAN&PwN
z$2*1{iE$G@#FMlLOz~SU`r;IoQNP2O16)?EF)h8(_Qg}~E_179YDf!<P~|}#VXFBF
z2#n%)zmt2}+SL6tvtie}!%zQlt?X<`c4sCyEBes~bk;`+*!@Se;%t;DT4tV+_5(}j
z;yq$eqF>mU8_^3hPv9GW-cc147^RlKT)=g}*l8;0%TBhH1&1t{GU_EhI<jWY3(ebR
zPCpP((GGU;Eql0Byp1Q|b#EI)mBAcw*77azGhDMfc>w4&E_H)=)>lOG-GX!mCS&Hy
z36-=i6`4MKiEFWi6fMt!6Q-Dgfc@`lI@$^)6q0NlJkr3@jrVoY3~t@(gbr+TIInyV
zcjfGTt@8BgH+vFwy{3Cl2{i<uA=(feVv~9}3?)Bvf3lym4oKZ0;Bs6l$|7p+<b3rI
zM$wys?338tnAm^f=PsNwE?jf-tyH*SGW^jHltTFfES{Zb$xTrvgawIa5<WWd8R>>H
zty^-%3KvWuPyx1c+?mLsRi0ES${L|ob*fKL8LSYoZcO{-;IGrDZN(Dq@%nbUZ;l5)
z4yug=?41N>Yov-x_ngdHTWkC>t3vzk7}utFsBt*pUkV2Hdgh|UlkX*7h?gFyw$kT;
zb@DhQlLcLp68Ueq>yEO|b<vZarLaNJN|1;PaDwZp%`7VYS|4IL=iU+v15rdsF~lnJ
zU1$YoHuteRL|uSi-McpsH{1>zQeGYXc^pDkc3U{Wyp!JocrCjHX#IOB;OT#ZzPgjG
ztj9{_3c>h)Px<zMKGyCe(h2K*Puu-4dcud^=fd$JH;-;1RS*Kh?1#B{uu0<~l+0H-
z*3&ANf&xt6_7z+YRwBpxm6Rr8sC}RRa4mF7_Zs%A*q%YxV6I1pHlIkjLN#zss8F|&
zLliXf;~CmsbJ<;y88KjugKA|RWrndWhR7l<)@2BOQIH#j$$XIR?V^B_J3DUzY#7^&
z&NixI2$-a!FQd<2$UvQxEto7X^kgl1l*y?H^y}vZIx<rxl<-ui+tMz<I)TYZ2T%!_
zFq(Rf*1bWXssO-0%khdf#V$6?iuW9AL!=hn(FQ{V>A4mVjdN8X@*AkY+12$Juk9qc
zf8nLAsJHs!fS5bcURYTrD*ijpf26el^aW}2^A_6Au5eq>=K`e+@B&cTNcM)Ubt}9c
zM!BEx6w971+J`wEVvb0~`5R!+1X$7jOeOfzV84L3wVo<54csQEECGdxPypAXxwb77
zl*t0pknq~#LouuVvO{(uU}XYaE)Zwj$g#rCGI}os9>^;Y?9RL<1-F<7iFMm1r{KPz
z0OScRaPL<)xUrXU()ms|EP9xO1KI1TrQvyJ^Pc95pt|(3vfK5fGFNX!S<H9CP7Q}s
z{M4vmL34?cwZk?;u&YDcVcm_dQ;lBmln`G}r-IiB<n|KJbjui`e47h(N@l{TA!SEJ
z43MDDW(F7D%iS#7h2&-{E#(<CA=bD;NS#Z;U96$GN9RybCeRl+WSISE`-J}5u~N{O
zQ+JY`38%pk6UK&@gZt>NG$9?MhgK;lacu+4)7hvK(tt0jn3DlC^~}#+YB&<>pFp;>
zK7$vY6e2Y{!M~BNkx^IKi*Y?mZw-9kwvO8aV{K5r841k3g~=f%kc!n@t_SJNOGkcl
zZ1U5`1N|kDyi`?9jeR{WZO^=E84N~pja6q}R)o#kur_C(b>%Cd`jSL==cKw488lNx
zf^KBYjpl!5(NjIl$T~XZsclqGV)1%OP17oUw*y6(aJ487DlfD+XkBt$NtqPdxP|?#
z-GNzM-puqWgJ%Hl3b_*Z;U*CjsfyFm0m83PAO%a+`xIxRkM)HoLy?<L_Un`5XmDO+
z!Itvz5<s>V;oBs=Q`=gksO?lH?Aeui&!iLh2}v<({T$6AZQ-?HPn?O7%D|q`FWsvg
zF!}RTHV*A;kuN&}B~^9=;v@VEN_;M!xM00SDYVIOPH)GS6^mKBECbc=RTur1od~bd
zyF6iP2R7^ksY7Po24t-P$~_)-MivI?O0-w+T;j<be3wHoD!9-<ukxE8IG8yJGW`1L
z{xJtdGomCCcQAheqK1fD{l+=zVI1=ZY;<^9F$J)a18a^&yc}sX8GCYQ(IInPhOb@e
zOX;K{f49H(`HOYVwXU@bJ!u3h>NeO{w2+9aTW1&AZ5?>5gohyrQ|$L~7J<m*mE*zf
zNBz1{1jgKv(f*v|!RN`5Es4QHSqS#Xa$J%-E8YZGQ3Z@st^=$tp_;_@0HbdO+1VY(
z!V>?CEGeJ0ZQ}&6;74pW?G}Ne&I9o*m_Fn9QNSy4Kg*hbUWx4R8Wyb>%9kX)8PjQm
zo{mLAUcB4D%cWjx^G?25Y{~7Yvu*60D_#5(Kb~RScb6M?j;*#LRl_Xcb+KQZl{i`&
z8)wg&YSuz?wVD>*-$+N+#;o^lY|L+7im9+vt5NZP7vL<yT#kYg3TPS#Q<&wU8OFbU
z_cYpOjTdy_b!cR=T624MXY)ddVH(w{h2;T5Q$K6)8;NxtELuXwM#{%;S*7uBW}9)F
z1!&lrKCNXP;g4ROEbse#O?RUh!h{Rn0>vsfi&kyBQ{yRn>oJ9cCozb~q_ipv7bvYr
zFXI98qahK{8&gGH0C?!ih4%ltk{iz=)700Y6_MdY{WMIGX0Qn_k1a&|qu6w}W+D{T
zm6%<i)S#1YDkPNLg>R5~xIDtlp~b??DSrbvEOqZYoQ|Q^;_aq?&y2`)UUa;d{^C?~
zK)*LcpJsX(B~)e9608tg(%I3rXsYB^T(HZ(m*FVNZfNq}^h58b+q5%Wi+j8hS!1Dw
z{QM-!B7iWGv+7K4s#@ltt?}3)RYGxWo13ZBF#5+Q*4_Vz{PlQzC)PX9R<Cca7Y+7w
zj;9ee3+E>PPS*%PMBaAlVK6b?w#r56F_t~e(GevSD+)BGhaN2EYKnZfwo$wuF6)^K
zRYek6^vI9!q`GhPL+UeBlp8iNx*~p)Hn`Ajfg`+GSwO?qk`yGkYn9?YkpCwR;){A=
z{d>(NM}gaI-sbWBi#DG7Uax-GO*D{RaojNC0u?2za99o%O!OzN2Ka6+dP4*ofc4!?
zl-~VZC2W!lZ9@+eDi7{o$WW`%uMWknyicEqgqkY@JoRU7OWk}}TG+5IGu|k3(s)*X
z+Ys9~7>V<(-1oAq>+@-)M7SntYd(l`G|VVcKl&aHf6SdKcjs+@k_}oqr>n;$=Y_1^
zK77NfZ7y%+;+x}C1&FKl09}iQBSb{c7OIrdzL+KpTnQG0<OLorq+y^aYo@-15VaEB
zasbuhf4vtkeONQaevBB^YU*w5>}+xNiMKLrZL#O3274)bU44#AK?Q*#LkwJRB*JFd
z>2UVjRviDEEyfj9uHY;Tv8u4r!+D(jz(waqW`Stda29h*<EpN34SR|I1(};{dnSXa
zV+J1g+lQlhbf}OF*M#DWKJSYnyy(Oz4{t_XZzgtAKzKWlTFNv55aY<^Lec|v&X!#5
zw0CXo?rVn#q5bQ`{He$zZxvrA&UH(zQ+eDa(zRj$6u(K155{s>c4JS5rouoB0W~8*
zHjz@3y5zrcnG@TZJ@X>2XDq>2!dwfaE9MrH71r9^h*E7IQ8#WcZjO0IVZbyW(Z3~;
zr{fe|7W>n9z^K5+fb@|G$zN0fZ*9=5r)Fm)ld5OF#>~1`8DnJ!A5K)3H<OR;+wP*o
z^%B^=((doV=xZir$GF50DY3Ik1AmwF9dn5a=T|cGZrTNNH-h*F^|(9O>w&?6Fz$tJ
z?Z9pKDEZL@C9y+4J?9|n=pP5m*Gmauk2^3<(IT8lH);)9>gV3j2f+Lk6`r(ANja{y
zkWfH=LEI*V3E*ai`Y5|yF_|;wSf}`N$dtFu(uc)!!_*stzLc_#c3-Wpm2B(Z)EG?{
zB8`j~Ir#9>xU}lO$~0%N1Sng#ZK(_2fD#Z`Q9x?5Ap1T&jA)ZrZ3z7ib#}?wUJIx&
zD?l%<f+x#=_e+=OI&k*{*lj+8ttc>@Znt$NG_>Ww<?Lg=-w*t*nJUiY=$b%Vj{1Ic
zsw<1a|0{5Oa><8cHS~O*r_gWL^tQ1ZLqL=XsFnh65hY9`8FKF~xttf0c@(T4S!)b*
zur?yHc^y-1;T#k(NwQ>_9}G)keTs}(<Ef5nRCRJ|jOmsoyQ+BPc+-=oVK|@7BL<d-
zz;srYvafgl$W;7b{~y=)uCeLBQO2K)<;r;Kv<vblLm`jn9xHxwKlcu&V7+Zq40fuA
z&4UE8b(So>bTnr8{8=xRTJ(KVRA2FiN~rJ2jdIna+LcjU*rVqEh%BGSO&k(b+lLC4
z|0BxkOS<f>sBC`}o>>$5kH@L)!i{dz5uQPSO#OxT<!5eUv}}HBP8_gQ_7dU1f5P9S
z&<FRJo35bVAF%WFK1;9Pv3M5s@(fm@B!#!Y1>Q*DIhF}eadpR|FEJJ2KJ?m>+SEK9
zeeF%n|9spj!0%F-EowUKf!dA#%eQS2N!0W8=&tFZC$0}#|2?|w&G-BpY%&II1|4}~
z)GoevFSzwe?Dz6vS(z0f?71Z`w}JU=v$fp)6!Ktt29Fh%sz;k0&N(Lg?cN!YD8ZFu
z_e`xM$zLa86CS?X#?=L!bqbVKBbo+fQAwOIZXWZs#<X;OtM!!HkZ>j$lW$67<6a@`
z;JD(y^PWX&4>YDK7#CskV!L_#o7t*U9cE@6{mDb_EC&Ek_bF~+lsV7woP#l-&>YLQ
z(*JY~!W^+&o8bHO*PSEv3%XmtOxMrV=j4fzyimiydwzg-XGZ#1cx_^>pMh=f9*9t1
zQ*iyfHq8CxN!J&xm~TJs*-45HBghbi3;9B~zC!CGsE0X2gccqDl_kBT-H^Zvf1Q{c
ztD|<_z!7ut{4Zct@GwK}5#6=qgZ$onCrE{<#cPOt#p+8(C&=9&9u|nzp|2MGw2;W8
z=eBQ>q$~wFt3MG9hwW_3CYi~yc+?pTSc*jc5|ayKZy~lX5I2aZw#E2l2=hF?k<*wE
zhvZn!Z0wkv;)4gE4*}W|%5pFkm(%))Cb34daX?tOOvzGJv_eU+J8#i0H=&lrs;2E1
zl%o)1VUs)uxRp!LN>qRSUHKvjkN5jl+K64B(l_CjElj1!-0UjfdTH2#Z*$+*CSukS
zRcXS1Q2@Kz(I%i0sNGhE3H@cigYnCShJi%UoXh7+pX#!a`6P0*)(5hef`v|P|Iql6
z&#bYcZcIi-E3vR6tq~54)(NojDv4t$k^zf!tE<6K0pGH;GBqSimYr|e9C2y9bi&))
zn_a84@~2wMTPoq1A(iS6E)_!}iZG1sAV;`O(?&EybjUqq-#xt4yy)XqcW0?}rWRro
zmI6rZhQNvA^GW&?f}8sN<)$p$?O>kx&klD|4>y%>%hMhm(50d{m=0Ch6C(g+$=F8X
zX5=!1(3p@(EOYLVYCRS2CGmVj=^3URgM-OU{&n=lPIp(m%iA$Gb$niJ>TFn9LZau9
zz$G-XfAsA?qPqb!DmW9sDBBM(@D!y<R{s`|&q}S|9bnux`eh#4?I~5HcITMKjPI*2
z85g;@IfL6vVY!bEcf}<0zN*WyQB>lE{H`w+CcqEYza{E3I5CK!joKC7`?-sKYGR^&
zHH3OKLD}$>T|c-B?B>{_RpZnZ^Dt+fFSd^BfnNILV{gtV4X*cQ4~<fyUf+eL)pUQ5
zq=^|u6<PZp8db%><OVFK%QOV0^*ddy4SMSi4#x;t{ezF929cQGfpd{0VilSZwEOLq
zuf!wlSrjzKeU?`8raLOlz=+T#LW#e-qoZ4+mbZVPl-~t>OiXrC@mI=FoMz&2znc9R
zY|4frgb}x23Ep7BnW5H&`h!3NeI$4YmSR{VMAsHY+@ec~tI@TIXMc*zN7nL^i9C%H
z;VJ7}^ue`|#`2_>($A|=iHIKD3NBKQ8nkt`WV=d}dd-`!ua56n{`~dr)YZ-YSIUo+
zKlDj@8Qf9tp2HN<hJlWSv_`Xt@=z~pH@x<3m1ptFp}gyK%}3X9jrmX+(u%H6KVO;|
ztG|p1XC#O8iTo1(O%jk3U@2JlXCIz-@UBMR)I1$2t=S{{Fhg!cT98LDcJxC^rqidN
z+hwl;x($j;nA5=nbX5zcIlg?VM*NEgI!0Uq1{#1cySZV(A%{~y)>W0_mQfW$%FG(J
zl>yPfQ-%3M8tWr8{k8I^=I8V;Xw+XzBxrd1N*|Y1et*F3AK}>j6>_D5161p;e+hPU
zu?E|q`0pbBieqMCK*SHC?sCFjgm2w26NcSG)Q~r|`X{ddK?suQHciE|o9te-qFrOI
zI!MejT}V6S@6Ph@fwg)Dx!MaM+`rrJMM>MLi^386Hvo2BN#a%GpJwY19Z;r}7==&w
z*j`*sYX`2Jf3*5oLSw-|JWyKme*1x-R~elqEe}aZN~-m?UJpFgP3O|>c14?2<jEj~
z7BRnJbp5cVn`ELI+Q~Yv+FMiha<R<Kq}o{b4KNAJ;KFZCi8ml~)w&lOXFBsVY5co}
z2pd=Anv_>UU(HuFeImEr21QAXAD{{pCUmpIvw$8AYnzPUJ1ef&7nQsgmBew!kJqzF
zUF~U${OX@++$Y<}tpz*@V76a5!#Tnx4Hl|%J8xr5uL8)P37Zh5eA3LjHritjZHrM9
zFIB5S%v7!&$e7sCQY$u$0-ANPS>D(BY^eVZ_ctdJ^($JMt8P{p!`!&6Z|w<-joRg<
z(lq+-`m#uV)|)h_-^D_xLLVA|ev;`NLAUP8bpMQdbe3w({ywF6#^G$3SJ-;y)omUD
zR8912gSN+LKYzrOh`p;ZtR3%ttsOM>@pCLmMBAskgMwNwX(Or*CNu9nXZ_>*un$NA
zxn+nGrfnD<Nq*U367lgr`vtKQ7tfjQ@nPxCuU-S657b!6FS>P_Ek*)@6^Lu>SK$pk
z&tW-xQ>RJL%Pz#svi+4%<_mUh3;hMRV_{$$Jbri4R8JixO02$AZ@T@Iah&^!&*44?
zNiSbOGBR>~XC_kWgu=oq&6BpREl0ZtJ+PwTF47F2Xwu}Q)VMz%YdG}BDM(^0PA&GZ
zQz_dQwK_xf{Iu>_Z<OOLE{?IxpG=~-bx!i>`#XNmzOjAZrki)Z02U|%1Eu*L?o>y!
z96NO;V-;1O{*;%`l1{#TZUY<G6z-XR6#1yb322#%WieF&hV!yUmR)rYxqYs!ol03E
zwdNTlbOMIyf`U?Md7xiu<>{$@K~lhcFn=!XWW(U79GO5-jw!*Y=i6pH!b5K4_K8Fr
zzapcIH0-)`KsfVjVA0IPi-hPRRayYBq3&6Xdw~ka!QBa@q53@`K`EDrjBjIl{l-uC
z;%gu*#8RgpU5^|Jh<97HYMNuM;k=P<P7hzrf0PB$dxkeP5aCA}rF&i>0>8%Sqjo*S
zS+$>k2^wYQj{f+AX2+nNsG3QZ?iNY6XIP=x&Bi=iCMX#nQ6y@@ZsFCu0G0yCVC2=_
zRjMvO_?|Cm>xjzk8t8~9)aD$V{cBPN5@7ah$`_G1^o<2!5}2UE111IoCHjMa!2zYa
zb1maX(1zM`(l>o@-&|4=nX!hPYt=%7p069W_Wv-dn9@S@;7dM|yGf5nG=6TKo->{+
z&-X>U<M=qxu~@z#8<svNicjncQ48j?9|?j1ny3H65`P(6@>!9pzkpvbh?cn?*CuwC
zKi^Ofo1>ql){ZD5pw8|q(8W8DmD=~Jg@i$4nPBsczhtx{#~Kd;wOllf;G#K}_2t_~
zJ*g2!^YJ>`F2|`?cw<SbY?Nfk$EL?H2V`_6dkNf#wWp%h%YWBZnmum0b+0>wElY_T
z>!U*K&^o(1#T7+%&!cws)620V-RCD~Mj@w|D9!>-tk4O{f{ZcZZ1o~zeSeH7Xe-EM
zcJRe?=(Wj=wzP4h8`>zd&;K0uddb+c!nK3z>H)2u{{Pe5n*Y~1H~-)3L;3IhBi>EY
zjVWw)0CT%tY_cnAu@t9{(5Lki9=98MM)o@v{^Ba^71MRkQ3e<9ZB-1vW~TGUJc?r!
zIyS!lciBORXyRx18uIgfkHIfCx@%HoSeA=;sw$Q+`NLwPew$5>`#9qDMOk4MuhZGn
z=E$Gybl5bFmgNxQZEeoeDSGqdDCt$L&nyw?gG%{6sUPj?=q?H~F2t<KiD5PZ5!HG{
zbdGWz{j&J^^b)oph-27ASa-mRDjn+%re9V6Om7z&RWmV)d5!71Fqs8FIg~xPwop{r
zTnjPYK5#2n_lfnY3j?#`Mj3fJqTAoVr86{gEyqRsi7I?UVfD}HagMavU3yrYC|A$C
zFEKUCv-ho%>lUNlY`?<ye1H6V!#y<LRTTMIyM$~ZI8Pkb2&ipPI%OwF2F?jdk)%x7
zJaaE#WO`<pCcu9HaT0R|bo1>C;F8t*LB?h76)v(Dtvl%9qg<Yx^}ImO8ph}e_p+-?
zYHik_^P^?*1#Rh(WGNW`2X=>qO-NRzo!Orcb{2Bn4YnA@ye7#>$%KI@Cu@lWA<YbC
z@ufKrzntBL90|YFApfJ}+Op(H?3MMy)`#&rK1*hBFyUI7mha)hl2m?S+M&<%Br-D+
zG~^yrz=H8Bs)4}a)|^S#YzUQ<rE@uu-P}3p>T|SIm1ynowl&Zdw2-e|G<duRPWzR^
zUjntetyH=P4CyS4kt!rJb+P8^S#p@gpU{8{gfR6Owb&346hhUII{9wyJ@!$Y>yQCJ
z+N^+ZAUua_O|>2Xw%quw=$}Vtt3{2+BOodvRXW>()i;hgM4v|H%l^pT4Gz>)EELqN
zc_!z_!#M*AzQ1i?5q}Ba{r9R^qsCO-kbB-;d|WC^vYS#WwaO_;jk~Fe#9=LfFLFpr
zq9`UwT$o#+eey}h)j?~AQ!rv2?A95?CUrO)AlS^#jLX*6d|m+YdMVV-e|&s&vT%C7
zxw7K=9+y!@>gy3pxAudL+pfJ;{L1U?|5QXc6%qntPXlc)1!gX-khD?iu8tYhYOzCK
zvy48(#w8cXDAt5-J-(N40Rs>YTj=lc7SV<bnRN~Ep7%W-|B5-aL<|8zOC@!3!ka8&
z?u0k}IntXu<r9S8-CUJ|{dczRt1x}A{P%E6Ok>82d@fv>0{*Ylm;Vn{dS=?FVLA|V
zzIeB>+yd{cb$5&YX>V!m{~UIGuVlJ#(ATWD(|Xc^Lv=rkpHd)fjnXq|n{TyXvqJjR
z9W7UhSP5`ge>+GOMO65W9udgCcklV1vy-@UsyY?dQ<_vt<jBIO(FZTr`)#N1{2|h9
zI|aV}gNL`>z1&(@7Hgb8X4MM!s+Szo^LxSKChWz_ZVldAS6dR7ssKBzO2h~L7Wd}W
zfvWO>_$QuYZXfIpU=**OX9I?J=fPQz3bcD{b(H}BM9!ax92X<$p5{*dP_jc*SY?$q
z@^CrfKro~|C~W@SZhV$v#<K8>B?b|FSJ8?&X8#zeTOBm2-IHz1`S+WNpAos<DtugE
zic{C$rXfG%YwlcA-3YF#J%q8Fy-k?>f>-hE(1FHm`LGe~B|)wj>u+n7ln{^<novx!
zf?5H$7H(NTLwDl0Q;X8Gn-qyFYqO5m;iVD}IQyJ{dzGu)oQ!^rWkG2tAfh5Mo1+{Q
zQnCf3R>}QOfGv!UP5)H8JL^?_V+TCMQ8b~++R9wMelfCJh*^8r3i0G^Z<38B;|zom
zg^4SBxIHd7L0!XLyilB<e$t3Q`?R*(drm}vy=}4D#&NmnU^&%PKkdb~!3l(`%h5*C
z-nmFc=#a^dh1&*W{$LT`eZfzXX`j=UpVt*=J$FBX35&+iXTjU(y(3pU)!m8$9Q4u>
zdo5bUN*(@DyvA-6V!O5<uECBHv97J3XYjmzcevbMD$9h4WO6$tXC>T8B6F=6g(i$k
zRujgc^bV=d7t?{Ac4m9>iCEH`Li#V_atC4$*Ali1gIE=EM?7mD>n9XFpBAyhRE_BE
zc&6T7<g9GkoL-G%dG(ZBj0BC-c^)y19(*e=W1wRihS^txSNd|4ym7gh?SAD3ILsBr
z5lMKFjAZRq#JCmRcJt!QiUABz%P!8Idd)>v>DhvTC8h@tMv+Ml!7u#b=Jyb5F6N2(
zwTIR#W1@u3tpb+Y{9d*Yl}?;CD$#z_ycp+igjI?}^-%#SH4?X(!JyH2X$#<(eqA`k
zh*p%m&E4iN!9XLV$sj-~IeL)5+lKX=^LftOIj1yUxp}}GaiI)>#kyiQ{;l>G2w*tk
zd+8v(_ZNC4{xV-A*Bum)EuP=?g+*DDVLxO*ZK23Sr(t=nLFu01!f}y7ZPqyK_+2q3
z-0KVexn6Ob5c}Jd77i-H5(lO92}Ot+b~93{lE7MOO<8ZnrKS8h>{-BqL8dO%%aYoW
zmOU41)`cRQCh)Znf;(AQ(uFzk$S)`&ESbjhlGeiy#5HI*q$z#+MA+J1pxW1yF=hhB
z*OUR7kTK*7@@o3ys-d~8WFWY8%!~?>8xAt$tlYxtn}yg_=p+hMd#0v?pATr<ID;T`
zZVowZ21hfIHq^?_BJSqE@^$|bTV!D!VvEf}tD$Tn54WK#xRC?*7(_;LJU);js`qh-
z)~vKHD;P?SC*^62y1yZeDX*$fyg1sVuv;kVNjgTUEOKI&M|5cc5gbIHcw-I7J_SH}
zJk)=Cv9*9V9`#0C1qDmGI4Rx0K?WO?2SdXMyVEl-6AqmQnMH>7-gM?3iGfG{BO3b{
zI*Hjt@*Ul7gXlx-F+P1w$^$QS4KT7JRv)w_N8o)Alql7<b}{sYShc|d#>FtUwNc+v
z?H?{-Ak0odC;WP(g)H48o`TcNopbpU1Oa6tJPw;SmqlA)z98Q~n=1NkaId?4G21B7
zs^H?kP~u*8b4XBhtPi-^vq-nXMgu9d%_{TZc<0=dkz3!ixsjSXktg}UX`AAK;UFAl
z5bfFByGo|DYFqWb${uW3f;J4z2+DBjuM#Me7Ss{d^nRDPKT<gSdZ6HWiFu-6h(>s7
zhN8BK8kL1u0duKPyG(_SC^`EK!KzY2Dm@g<Mi9X8p;fj6d`0f5;l6BZ+s%_f&9U5J
zV!exX+sz9iAYp)x+rin|)z|mAHmZzneQKdMLpbGGs#XWBfRp#d%+VCK%@pg7rob!=
zBGeLnMRfbKGB;@{_rF?A$;2w=D5Y(Up<^-yDi%(d<#s!}V-RCppHH}d32;fu?vOWO
zRxOu7QiWeyl_&r?Wzg092KeJpo_kjy_614;oK!4G8_MFP=J8zLE!Ai*#b1(+N|&X-
zoB5|LFEnA^dvF_v7pV?;fx}{S`*XU$CJfBnP-fo3ck`kk^LsA{SzF_o^A=V*gF1_@
zJW2fXJ{Dc31*RX8-aM31b04!W+%>C+|8^~fSt=U*-Q6TU@~*<@rg^Q=<y_#E;rH9P
z44EHgk4tlmTbge*GxZ`SyQL?qr_1>AY`t0ANUduXIy8hgDRfFp^eT)7%JR1blpKzZ
zPu%BVh??Ob?dYMC=mL6NHa6Y{M}hIz!+?g!0=r#{0ub)e#5MTWbD|+H*prJkaRV$h
zd>TGI<fq2VKCmY}^MfczdOKM7TxFhlC5-8|gdn%S!G;A)TroDl+&E`tj)3J+C5G9v
z7c?mU{u*GQ*Xn=`9pRY<3J~o@YmvG!^0GgBUTtg7Za2<JO?m0Y5X53|`jcwC1@OH$
zUCSb%vwU4mjyeuH0%w34aAdWi4j6nJ>aGc8z&#qIG8+Utg>t%V$YL|UYyn?tqBo%S
zm8r}1ZT`|?uZ!-31O@~1AD04j&71uFH+mt@u_D8p@moNjd1H8Q;ZG;LWd7s%oD<su
zcRegOz$uOsSq5Qf*NXgD3LlqO1YfS$Fzl=;zvhP}|I{htA7%O+DL48U^Sg72)+oT*
zFyB!?e`pY)-6m*YSgjxA1<RTWFk#5EYjQEQoLn)g#+Z&9Ml?Xp`t_sI9nu9ylDS=w
z75qH3)hh5rYlk`9i(<k808MC%RJ8f=e=FPOH%iLk+ZSFf*y6Uq!gwWNTo)1z8oG?7
zg1bxK^wC+lcsUnH#|UZv2ymM-P@SDE%{0!8Ik5?<7<~zpcEnbj0W7G{w)hYuln6cI
z@LgvER&(RfnmJ`i#NXGYmmMxG1mS7R$PHM`(E9P&@Qo_@2|BpWnIPASsfg_+MeZXT
z(*~i<qY)LY!4Nh<e|WcK4PS(G{wqCaQLa>C*ja9TP2lg`_*~U+4Sl(9Lxr3HLcnMg
z*?~$?*!c@xO?W9*IlS(N$PW<){kGo76Mf)}Yumd}J9Ly#EEZ#I{6U`q^3eS&RxQR8
z5Spk0NXkk1%Rc?I_xNodn9uC9KO3p+_|48)v({XSy7Ui{A`HE*w&A~cO+nuHq)QZt
zwm(apf!H_Tm~n9(Mw%Id%T=+y_0L@<@?7AzM}~X~!$KDME9Rre3}|VL7HV&_FRGAu
z8|bTbQ9O1*I40KB*15>H^hLoO78&$s&*tO4408Z30rMuQL*cB43Zx7kSE+$fT)Hze
z$sG0nmx%$3O5L}ibUh38HvD2f=ew?EGpG1YYW3FXhIyVvrm<jhkb^XY4Y{h)>8yVx
zDvXz5hNBn_jxGgurTV^is-Z~(VURE?9C$1KmPNY-vlo3<8RCiRdF?n=kWp#wY&;Gw
zW_-}ISjW5gRvaQL{*q;7Rd}x7`@wjUUJ=kz6jyZO?Lxw+!0^n@-RNM^3;;GDb*fS}
z@b$q?#8I3y886ma?&FEEM58Lfu$FFMoH>L(Fd3Pk>S&xPUwV7w@OPmy?Sg$iU&lgK
z?=p1NOkw5h<MmoO)B2MNVnMNREmF-N>BaeuQ;#(|tTrursQZj>pm`kVE{^D@w^alY
z3!KehV?eO_f}&&H-!w3~&c*sE6fHuc#ineKqitYVzaUy?uJyO#!E~V`%L5Qwv&)vr
zIQ5FlQ>Mt$Dbj{jkIJxV|CHp-#JPvhK8t5<NEoGyJ%w6qVhlhyo`OVR!7{}6D&ghh
z2gCw`uGySMl&KUYVUT@fE@O+|se7GtK9^O81w@Dg-BApd4wX3mk4QIMq0OR;P4j-X
z$PtteI6nU77`aA&Ucz%>4hNOE=0M#xTQ>KdnS0|=g)|!WC=n=%Big5r_HSnAYnLcE
z%5;0~yjB9T4|>{4Kd)mL_>G!9VHFf*pjsfJ2@<N?ej)?PZufq!suQsTQElvUlfS9e
z`jBiQJSDJ8hWxYWd4`;_AipxaGSIuIj|-Ylo705%ENc~h{g}-DE?hH`iHmj1fjwxi
zXp6nu=`QCHxy)^7G#ivW$a~)gw#<RiIf>N``ACDzjQ98S$LgFQc@tVU_?Ge@)<O#+
zh)@@WyKe8P5r0$e@ZjgKl+4~&?Rrqia^PuJN3TE6ZVVzfvV_@ru<o(l0!5Qx*kKxP
zDS;wN4NG2gk7b!^zZ3FO&~nDdZanrEI3efiJn^SSaLaz%{KBTuCEw-YZnEusW$#da
zZLnx9AI=hA`9wUAz_C|Ll%x|d!}RomeQ%>r{poFl(lZwioL4aD-o7e`mM`|4OnkcS
z$Nj9q4Jxx-Gc4<d<L`ey?bdMAi=oot+0T^EG6LJ7cDgZHo&iBx?hk*LhCK!9(q69B
z=A81%sLg(M`T{Mj87j*X9W;Bs^lV#OTWGmc&hg`4f>WO|g`OZ<f`a}d3RDoiR?6wk
z5jy92<<}K&j&=>{1?1v_(VyAdeESJW-?y2z^c@`jwWDX0u3+8oZ{wA?Hq{_OiX8U$
z{rkv{dqsc2YFzH!DD;oK?+iVM^LTMC4#E2zsIHnm_-fcDrY}z3(Bfa4R%Gt=U-%7-
z{>)TTUMwlpTTEzW{!lm8Dc$qSW1K6r#OTx(qK-7nrLM?(KTdQ#%{+N|hHlcXmD#v8
z?sQ*t$ycjR$O*Gq_Qi4B9oqtJ5K+EV^xwC!Bn(~qFjtI%BK;U-jQ#5m02*btLec2$
z_qGp@-FzY6gwb`Qznxk;PKA%z6=GiLQc9?Pp2=$GsP1J2x-v3h`~j<g4Vg}f7?YW;
z$ZQ>3d6>n#(SZsM4rO+y99aO%`xWsP@~o8~9MDO|9Mv9Y+du7{f6P$}ASE8*sohcT
z{U?k#$S{F-A&hL2JQ2$>P{1Fr*MwzAgtbgDsAJIhWyyVOK*+`9_vEi#Z{Q-@g6fKB
zTRj8^+WiYOZo3N~Mg7__Kx~Wswxr{q4#;y1Y+tBg_So~dbmx;Z15kfJTwO@|m$k(!
z%;546s$#6tw(_OskF`C<Drw#lM%82ew7$-Q<ky#J7tXh7z*I)3YDn0FLgZz1i<OO8
zyrG6~-y?wTQ@>K8!YccUUN?qW`cIb0<4c;C9&W{P(-(RYh^ZaX|A=5=cS7iKkr=H(
z0{=pYKNdE$$y@<H@mXD$)x#>vr&|Bjg1Gy$?c_<iSaV|UFRX58d$LycI%vDIb$dwa
z#8bsjNpB)Z|A&(;-}lQ&xPHsr+9D4|@Me1lvSl=`TlSQ-wCvVY{@PH@C^g@3p%)0Q
zTK~2cV>w7kp@<nFL}M1V^MXc-e&B+KN$WzhR9hEz7x6ZA=KC_{KFlK(zEJnzvj6!E
z#qmpZk#?E1H8F&vcKM&R2b{yG%zq!qXGF_reDm0Ym$7ys%B$PuQ*~E56U$s%Tz&mF
zt<1)g%5s+mHBg4Ea)xV$_S4%AYiZ`qovQ?5{2u~*Lm7Y!Zz7^c3MA$ol5hYKkrnR=
z*if*GH0n9QC(!_S;=`u5Om=XE4L4>O9Fw|nA?2I;QhrSA(ca$ZNiu*+f}&o$!XAnE
z)F?D#Zg-2^k$*wR`9bI9uajgw^XqGyYh!N1gQYVfn^Ppho@i2=S*H<-6&lnV<z|jJ
zg6Jk*8LnuBEWuKYD)G!Kz9_Q{kiRAap992V@ww&~`WLH~ONOQ|s{ayrD1X5XtVVh2
z-({i>HZ&B2M+)mVlY99ql0!86?n}FpELd8xqc%0QO_00Up)W?GBYUPwu`A|>#1+<7
zmTTiaZBF`0E249Bd|nZfzF1?8+z%n4x!d*Mc5ZV`Ks84hYtA<+;SnYxDm7UWe#vIe
z*G!lT*9=EIS;l)$Gs}u^3%@ES%B)R0dq)o&(-NxM9NCT2GABT}_9%)74w?{MEcwj{
zm8FVPnT7KvS%Dw(Ta!D-#qm~{+hVmqnIdnfN9!C*6JH8Mq}kf;&8kN`?C?<C%yv$y
zKZ=w$!#1`3DthJn$F$U+Y~NGWD*t@wdxRIbkqdddT)O;Gs&FN=o5yQ|rejv*JpP0-
zgl!@7*j;|wp)(+a?>0NoooBAq2ci%w&HwC_4*tKfDVr|8PR(JZ+$s&vP`0J=Nb)qE
z@C}->RC@Zrg2lVZzAPhlN$-&%tskF>boNZs4A?aull42|4vt#|nc$F^oQ$h&&Dtj&
z`f0k3e8gqz115bsN}R*CSiDWb$d(v{G@?K&!*+WTY~Wjo67OA7HNl}Om=umG*y5jm
zY~W5@`$Yb~alS%NBhzZS4dQp|+##FE+!X)B6pZ5^Utk^{cf5!_Oemaepi{xrP8?f0
zkOL=4(QKH--akU`Y07^@HX;c%8QNX5jSW|?3Ih15{)#=~TRVHc$L`sFPL$L)<P|{l
zNtN~wQQ)Yu=GwRL6_Q7MPtOi0P~yvNydA^IhBTYGhw%cn)_-I&Gcy<ZU$nq7Wk-Yl
zS?Xj-62GPr7GJH%oOoikn{<uuy7oT-7P-5svEG+>^i+AS*~exy?C-mDd+vru?A@26
zir#;{<7P6#qj-Ma@zQeLP9@j%5HF~>mjF-y`GA{<-1Bqz|E6W{{8j%O<jcxD(Y~e=
z$Q6ENNt3X3Z|3cv^OLo-*XMnk{|K$;(z)7YOQC?{+-CW0>=;k4eNtJHQjgdpjwJ7m
zKAAqCa5x~y-4+vQ{$AS*f+B6`R+JcVySr8tsNLGieI?c=(jVaJ&d8em4H|4j>H%r{
zNJDG>Lp$LIf1JKtYY92fOv^j5k$aAa$=@M(Tb7+Ce(u)R)Kc(Yd={?d4BCLx_k<&i
zO)?+5#bs}Yo7~x;^+=V7dOvjc#oH{I0^P(+(R@aun)9IM?-jq0OpAJ&u6z%#^!K?h
zHs1thZ<w&IikfN|=JU&+xoG$E2&m@OZRP4G!L-_2x*Bjo*qg0AfW;PpaQaLj3($R+
z*fNtyVCjqdcRJYU;)S#6@5~wq)iT4SRQyHAZ;oYc{vIa*?5{x~O(I>*T0P%mUkxaN
zba8!HmVS0cpxh3Y?yW8T+bfQ#NbEMkS_~fA%JhYD3{L5eg10swkqSLiq@3|(Mev0S
zYcD!zK-{a>*8e9na>#e)T4ipwW@%w%iRgc^^fmX$U-Bhw8+{?zNGrK<;;%#7>5?8F
zmBdwbT%#MwgTUhwq%P^YxlEcrvX**J+g0{P=t$DJ)2EfJEO1hCztAytsTMIf^XA*{
zbjbUIM#e9$d}qQOu~J--C9lQCJOZkd5kFj=Ri(<}Dy(!eOnD}5b1z8AnB7iN%h_}T
zW&R^l8Vc~W4#-*ZkUN$nCe;tn)G?^6Zz>Tq0_&QILN`P0j5z1_BHdIw?2^ZmKP$=O
zYPb46DZRj~<Lh0No1=%55$-762t{eTn>rDxP3C~|O&u&p%=v2NH^3n|AdXp9%`(H1
zS8-OgrY^q$X2CgJ=cntQ4uuipGysi8c}SN8r>j5f>yB_A=xeraD+>WFau_Ut!XyvF
zcz_{^H~Y(N;%XinTpbI(8jd|ZaAxORjd-1c|A=N*z$_^@(cW9o$9%C;Cyb-WDN$wW
zzlgA&vi+cDKQP-=eqo%bltm%s=zY(~&mZ7CnBzFmF}^8K(L98bY3QN)W}XryCbFPO
zIrbwSgzQqLT#w~095T*f&vvi15}v5xTsufX)Z#bns%wOopJ;MMjp<qHZGWUwROReZ
z?DVmZ8!{M$7rinpBKa04&CoEg=xTF75)sIwBi~_Ii3s8X!i)yuEgrvJ=p-49GT9?A
zQbNXw8alK>2AXw(^ck7b@DOZnNYyJ6tiLi%--oVvD;iYRVArkFkTOY#JC<uCObpjj
z5zsVnEfde4fsIBE54bQdSiAHJ!a3o)OTPKiMR6M|XkdCvzY|@=bx5a>&>QYFZ2We+
zN~pe>tq>({9QFIxXQN4FJhw@)_}Bwayyc$@t`wUU>Ak3Kv7F{ky!pdO_C9_g-VXL;
zTlU7SqR6Ed?ly~MlX&rZ@NX$6TNba1tB1Gci20G3A-@Q7>8a!qZK$#O(}xge_@QA>
z>hm3$u6tRCkaKb-#*D8IxA28bdkr&U0eOaElN5n^Um~|BYSBF7IwboB<z<tk=9su$
z%jvyEk2)0t?xDGX8QKPhM1Nw03HXL~M_(UqB&aE>zmOs4e5Uqi53N=d@E?&eb~te~
z(x;GSV?VxZWEvrzkB5I<|1lr<IkC7?c+-bS_uD2v6OW4ImNVRElL_YrqI~U_Q`R)p
z21it8gE*b*Ty--%*(Q#;6Tf+>(q?i<cwfkrVbu(RA8$v$o#jf^-g2++ev|lcz+>|1
zr1At^snsu~_p6_N2-MZ$wQB;r^>PN)TNY8>;qX<x`tV($sMgdS#lzrOvuwxsU!+e>
zHs&<iYaIVjhv_oa3|pXu+REFkg31<7l~uGgr1{HA%wPCv@NF);N*zEwWgi!=cr+wr
zW==m;c$N9_e=_I%L`;m6M3Rf-g$0FeiY(9%fXw{G^C?c!;N$sUuIKj_`pyq+ijT%R
zRlYq}#)4Y@03B>$%DWV^H`I@Z!$Jvb&uA_}a9#Y09FJUtkt^90nRBUk8xYkdo_6t>
zqjDo^@EzjYV3N!%n3{Etjxuzn{I)PMd*t^Mqw`kwCX1Tjq=Ws9jp%<=)d8W>pSk*_
zWb}ngyPD)cJ@GWc+JYl=*#TdL+JCOD>;C3wBs5{51D#4$5Nz@gfwfS#yFGPcL8}Wx
zwi(xQV_LpYx0P(V;CufixMCC%;A(%vO$g5Qy3DK;eVQboBm!^Qr0Yv`KRS9Vi3`$N
z5?(I-@$R+wyD7WZKN5M@s_Rys>G)TBTB&?u@Td7~@9^_ja1)ZvEUgo1<=`W%x;V)B
z{gfl6xsl*G6hKjHJY-vKoc9!Kkek8erR}xkwycBgodOw#`f0@h^HbTIZFNdB*>iR(
zJBqKWR0)T3Ex|P_yjceB*7I)CYMrUm5_6%g2JYN0MQ$RClgyeP)~ZC2!m?_tnvuz*
zaXpww*KP(ZkXw6(C0cOzQDFIYQW1Wt_GQRe;{DceaPfh6d2Xd@-3GWmHK4eQ-!4_X
z#O|#1tMw1ilkj0~)1fh?-#5Gu-#*6j41qIQT}Qvob*VFcy6<yN6Iid+q`TI2QDV9F
zg*&1CM~bJ9jd;D8&i|7C{EypMXxGzZP=CmFCn_y90Xeqwh<{2|L-jy&T0&!8qs0kk
zUmO|KTr*0UZc!nvr>Y@!w3zAwceyY|S5%;90Md6nl$-z}01>fzw~{RjSB@K#!O{LO
zW^Cd`{Fast(Qg;R(|NoWY|0&a8(mS_de>xLw0Y7Zw+1ZAnW~;&k{<aC+7^1hBaV8a
z`Ym`@Q0$q*h|b0xehShqFjp#Vf(f<+a0ss#Uc75x?sGc9nHW68p$Zw4*bxE6%5<We
z3~JPxdnSZ_PXb{6eti0CL5?s1=K1&5^T3-)W<<FWFxmxHQS;p+k^P+a#Nmk()7W8N
zfilgtl6K0%cso?or@?b*lt#aEM}IG0T0_50@iHw-A*jsFBCwDp`$N;O({7gnrdc2G
zY?iEG1n=RES`e70^hKer=#R_7h%vRekT=8s8l4dWDn$6M4?VBHEM(rlPP#KgcP1Tj
ziz(q6LL7X(3xMRnPsrs&E^4sJmQ=WV8@->{<n0mNnr#>7zz?@`)O@9O)^;|1jxhiV
zFHd}5O}q-N;U_&6TB83SUw5vaRrANAoY2hbL~SFtFBhNQPvIM!i6#qwgcY~%zv^IL
zI&B-(Hs4mmxo+Q@PrX~;Cs1PPevt}hCTKj&_Brgi_snsO>CT8r5hLAMW(}o#>}Ip+
z=I-9M;~|mmHE<hAmXX=SNxy}5`IR>fj>CL#H|3TteNRH56=nn0|4#dRd0OJc`pwOF
z7C>AHcRgqu1n(%`TRb1FO+O75v~24;VKw)2)AVjkY;n72?X>vyXM|tA_cqUlPgW-7
zk4GH1t+CPH)w$Q{YS{){$UqR&sKp^(a18ZwHqA@A%d|MzhKgpD2|f%E)<+=(o;9i$
z`8#|r-LQW$JrfT3Y^9|?&uVc%CiI&4p>b2E@X!D4P5tAEoy%1D@NTPpWQ_tvcYOx~
zy+{ST+V?Q-03TPnk2v6BW+;nYq6_N)DnD>~JMYVQ+$`5D)4C*usgbFmb^MdbWOrJ7
zDZrJ<9Tx0z=Un^M#es;-g>()$KXS;c6eco+79Q4-L0fG(glqJ>wOs9ls6t|<#m`QK
z757#1)yB<hTFe)6-D+~ub`wfOj?=WSB#)j&Pgd@H6W9_GO!By_oYz{>uVA<NP{Oa4
zF{0N5G#TNDx|H*pY{E>1bLRE0<<1E3Z9c7+rLM@JW`C+Ag!On~%q&KITlG{nV=oUG
zP%typIwdmF;~rejG^uJ}Dr>x)su1WoagZ7*8ZT7yfV(<BB`<<*883+yz(KJz{RMLE
zvn^!StAnyyK5*lI+K%4bRj%G_9dZAjl68NzRFo+FP8~&QNG%phdQpzsrWoyGat`{#
zPTV_dpo$^nexGs-_G^1q+T77spf&8QcORzULTT}%@s0;40QxZgI>P9=Sd|#%7(F;h
zUKXCmBiP>S805>jeYF4Y+(2i)%n@R>AG)tUp!>kQxq&)Kl<paGfIq|Ja|Lg09r&eR
zYgVx3DeQ}vwHoS>-?81VDIY&e7o9D2aV*Le$P(q~6hp6XMs!~=Jdm)gC{#z+7U6()
z&{tFX#Np<lj#o&t8QL6N5jp#hh+$t(c>1*Xe&&m@;d{W$OTG5ipO+-tE=P|mc6rn}
z5RbyQy}{0=$Lq}AY5n{ais$`XXL|`Gw@&;SYAI#BSJo2M8Z{@H1vBG^eVZK^#$^t4
zpnoQLmL$;ErPsD84uWQ!N%Vm!SVHuG5R(OrIz&pItOZ^eTCN4NIYfI4A)Fgs5U!<F
zB`bq8YW|g0@fES!zv^GQeJ<tMbXop4j-64R$7^G6E}|CkMpf3})@xZHH*w|AV(k1g
zC-6fDn9I(uSkQ@N4gb?~3TmNDqe$n8WkAlvDAJMPgM1L@E$ITm!rBrRw^;@ai=<M{
zua$P1#1q(=2B|(luC#G8$js$ldBS1=brcE#KfW9?-$>8$&k}%8YwZ0W-p=}=$@hKx
zHX<Sd(lHefX{38^L0Uk%L7IVd4H=*yUD8TQPGU@AG(%cCMvmMjASIiG69%8>{{9os
z5Bme|-Pd(r*Lj}D@j7gmKPRMrclKvWbp9xzakaMb&LYIcLdT}bDIT8OA21@0vYgHq
z6wR*!H)YKdn8KCs^co}X4l$Ze)b!2v;<9)I?C5K&O^ko0X#i)AOU+&Y{v1gUyPG(&
zyEQq~UU+a&$Gof=HO-Dc)zB_TGP~#a!u*9sXr2Vxd+XmV!UYgpNhRjB$t@pa89hlj
zylTLp%_E<}i=k-fWX{%0JpKNvHWVC4Pnk0~=O+K{8x5(!LZf@J<;~A*v~pzflAmlH
zJ^Sd0V$d;#Ll-|~5dv^mjmIM>kv$9)MZ)JGIu>$t&mZ7Lxi5MYaZfMn&Tf0^%1hH+
zFj{$u?rPjw=3X{#YECGIq(3Tx`K8-@W?~NtP>|Z4k9n%Ccdktl804JCSa(P>&!5^A
zS{6cPdgiJ$vg#Sq9&aXTceGYi=6kHe!wq(YdLvQbzLel?LeqUNjoX*kR#}y_{e%TJ
z_g<-c3TN6wVL~~b&2h#p9a9wnjiYlSYm6!17mSISgqXuLB`2{sm^qQqA4%J(7Pher
zm=#<{?K`G}81Zy>>}+dw!)OQ7!a}(a2Tcu+ciC;%vxD3xXy8;J5WvjtPEZnpL+0E0
z`@=)*T1obR=a&%*!h4W&{!lml>>yF+4j^lOiCbGef2Kxa%YWrw=hFHK^4FZcyk^9F
zwwoG8L-POM6}(C|i4i~X8J9*k4zw%c3@PBLCct*I+pq`5{$-K%UD;iG-1!;z!J;Qn
zWJXa>DK3X=e`4j%Ma{GCzA3_@GL^Q8sgHyuP6MjUYK3O{G37W`Oc`-5m7ku<$lJ;&
zMr%+;i;{me6~EhB@W79(?Qj_HQ7&K%SCAH;6H+ZNv_e|>_u(o_SU`Av2Jh`bFbDbu
zd7BV7D28PR(YTZBZFX`)UfHS!ad;^qCc25B@62e<7BLucQ2k=Q$T9nG=rd6(jXyso
zqsRsuaeeDIc0so<dED2pP*_UH>o~V~>Bu;%qQ)>1SohmEBHvs=1TS$iUZg|;o=`SZ
zIVW{grC0kL0)emD=y>yIXha(tJ-#p@Tl-G~Zdz2vy9lo^oXz_-PEZUt`zy%;HyQxa
zjf#{25iJX?&PF%9yFGn^gl`!vhY*+s9ka{+x!Atkh<W1@jh=bVFK>6U>37fg-Q=@k
zo3S}{-MEI8y1){(Y#o$*Z*+l&ov6x5ZEf@0y5*mXopzRSsVrCbS6}{pHdbO(5djf2
zPOko{!-=ruL$|c+g+}0D{NzGX>SXU(e<Q{AqL{+DejhF5Q4E4<<M>Ioa~Hp32nO^k
z%WHd9H(JhMw}jH}*^WB7|HVp4zGR1vYJSZT?wgSY5<<eshv7Ie?EkG75c(d}%;$>x
zrR0<_;I>34TGcnV%$x+pF7$u&K-TWCx8&3#%6;xmYr7I_gh$5PWk7&4(s%fdt$Ot?
zsix=6L?r4-ifN^xQl$pX#~S9Jyl$S+!<=+`qnFfrc->JXnP+{_!h0)cXEOd$;04A;
z%XLJ%l<fP#>5-$;Fb{3dsM}_(uRQXeE9y~n5Ao7EZhHX7W4yfCD%f;Us8e5IWROFj
zS;N{fXyhdu_FG@^@udG(U8bbTMoyhr4u+j`&LJ-S>KdJ5RI<6$=1m=gRlj8KGA|>Q
zUXpIaNRG-)Aj6R$mQZw)1n)PXT{Woo;FhT;O_XhW=8X?fT8=!->srjfUJ@OHc8VQ*
z@mb%KeAZ6WqPpq9E}(1nSm+<jK+*LUl1-*ZMsp*7vZ!-=bL*_|@qq#fk8zm=0VA|M
z5rqkUajP#*KAp(Ci37?y%z(T~k~9Da&*5~cvrQ?ATA1#J{igHVoopNbjOOQ+X>_hh
zr5|giXD3NEb|&xJ7Sum!Ly{rj)b<xzA{4#SG7Z!8{2mpW%-cyFo^<=-93LgZ3V!0d
zRmS9wqQA+n3DS=Sd^PV|Kt>n7QHI@Q8D<f@_aLJWtz#TB`?~2>aClnxcV97PM}HVs
zeH-uBg}$i))uJawGBrkiG43N}r=vx+E^d<*Kie|Eh(oLaekkUWCt{Lu4^2hVNXJ_X
zfs%_GvnvkfQzE$z5a<$?gX_e~UrUp`>YZ)aH7IEGHS3UXvWmG;BunQ_0++QO3H7&k
z`RM^l?>-RvtrA=GXx7>|Z_8RYjd_<Oe8ds1!^QQ}<nvPbIfuH?*F5*~@cxUXbM9ZV
zV9v{%007^sYaz}Y&o$I<zeIxv#B?Z6S~hd_X~08&G^l`#-$tRLXmouJIKWhUM`GDG
z{8l`Ik5oH!nZK&gUXJH&w#5DBBW_3GNeV0ET>IP?3!RGi6dohu*x!U|Pmqsp*!<C#
zwj>>r#5y^A^T^8n*j|p|anB)1=+OZFPbvpI(|}DQTdBv@l+P$X=qs*KxLau8RSLxT
z0|e_K{lGQDR5`1H$r%O+4c#7;<ZS~-1k@_K`gKJPwqT~jnlZ=eNJ%<GmFdZ@ipIt!
zON6@FvyeCEvK!6C=ThW++*_C=8CeH)=yVDt>7ITh4#hQfnfFUT)*iKEP?Laz<6E0G
zxWUf4)2F(kNmai5&*tavGUJ_jtHiXpZifR&OOi@%5Q#^lqm4-W1?WS@>CB=Z?fqI~
zYien~98b0WL3>g5!l}c)QJp7rTzCg1+d3X9)|0lhfS>HS2qQd+tGk>;-zOKc45lTU
zgYS1L6KDX9&5|~pEU9VF;9(xz9vSbN!&B3v^7%pi-kH^}7zSH4!;VzF#<CwvK;i9H
zoV3mm!2^ZkQ`3poCPde6FPAcvHjg5HBD%wg5J^u~>o*A5IMD1pQz?1VtOsAT(pEk#
zbE*09aaUp`ltHYJVFYYleAoB4Q=TexY{sK_?(2LX;j$&SI<Uqxg&kAD3J_AH2xb*;
z>61$Y!X3G1bfn<ppwW_k8}(cl#)_B`$Vkh)$220hlUueZP(Y{R>1?5vtVYwOPWGJ%
zLl4ocEET!My-o<ROby_9b`)cEPa|gDL_DGhkWx^!fHFc!4ClE7xXlAQOg{6HLf%W)
zu$6YwzRA!9V&1@~UkRUT?0YsxIe&@%TEB;W2yNEmC(yl9vMeW;X?Dy$GNAK3GybRN
zP_oN%+i6P4v%EV$08bUK<^|tvnX%EUSzcS!4!zmdQvd$of@7n+m=WxJ7>&MbkZkv$
zd0vU54w^r(_K2KYyW?j)T1}DcB6)Z5U49M=E8TI&h7!AKjfL6A^0b!AwO-=brxcM>
zjAW2KIY<RTKrS_4{#)qeA@S%H5iE#|YgX#GWgi9)Gg%?rWP%EPTNb+bhRj*a9AYT`
z*!L#tBnmZ`r0#cZz&_f~{z_*zS27~HigQ!|nT*)yV_|Qp(XZ(&F`^a?Tl1Dl%Cai(
zVuPI1-5~`Aa56K;DkO~_J#~O6kl)s4KdG8{*05RB+1X`Mjz6Ssn(s8|kGu+11i&AC
z1`K2#Jb!ePC&EB;%Gz+glLevXP`BI{;+o5_!#<w(GIQB}QTeh616lB53@_SULcmiw
zmO~xw`|YC{D55|g2%$P^3`DfyF06svrfz2+5HxC4II_vR6I=?7#<BD&%WMy{2O;|H
zT?@CuBhLjkcx|zxZ^XW2`ribFQRFV*qL*y2a8g{K7zY+=Kd2%(hZb9eNs<00xXcIL
zrZ{@J5-(Hm2L}BL_ueaio|amVQK3>1=_tAcHxC3iGl#SfR*oy>kl@@(0YtUa=oz#!
z&@IG)dTptU?nB`(fnXypH4~CqHZJY%8cdex7TZ)z?+&b@6Hg07WwHLW!KrO!ChjXw
z45IP_#BUhF>`Z?dok~1UloVy?aVC$oVJbMy=$_>~F)d@4g5V*Vbg>`uAsRt0dMeIs
zfbkPyKlqw_7$d%-o;3E<RiaSKp`I<!clyif+l=11)018G@ajPP&#tY!g>i00yy9e(
z3fC+ppwRPz1-CwQ7`w(F*4n8oy>P1Xo@A~!!=a0wseAms&c{nhjk|>IG-VnRq@{a*
z<niV=X+@tHE0xCT0lzR`#0D5!3HorB-EwNStg9HAaAtD=|21FxQMK&(tTS5e>+Zvq
z-B(g|cJ96Ri@z2Fp9t6Wcin7g)*ax<rMqKW*tr%4x@n*cM+5A(<9kgF@Ti$JIvOtg
z?d%+^h{F7yeyf%PM7SbKBUMJuz-$)m1bY8=c8#wcP3*+TCQ^WwY@@lh7!B{)cAV2Q
zh*ctw>PW7k#$xC)Z0yQ1Zx{<G(`@4o)N0P%EZJ0tiC-ULnuU<l5nRxpY5ef!U)}{+
zuVg^VPfEbN;=n}*C1+Z>V&pAhnDwTpKDc99eX|AM{J8?gS)bXP=L!$;<bVd8ej>s5
zF;!}!SxAOmJCQgeFUJ46pu!`OjsVI3%~HqOWBDaNMVm=>(SZ>nT~x#a&pc!gxz23;
z9EjWeJBVD0-H&v#)&wNg@!c~)VRZMTRI$%)B|e--7|n0}XlE|uK8(zjR6kd%yBv>f
z_#IcP3{N;7XCE@0qZo#fa)d;z4O4G#%~L=g#aNZ6EvfD^Tv%a+4=gOX`jdXwK0V2?
z7k$*2MvQwO>8NKv#LY?^iar4@{80SlfVn*@MYbG3Q>v0Ensvb7eRIC;%>cuim;Rm_
zGy8|;wE&Ol9eOq4dcFdA{dN^@vl_kmvJXh3Yz4ddAc5W{e3h}UQI&wY6hIDyKlx|Y
z0;wGHAVpmJKmg_k*$RzS>^g-yO(n8c6$Ju=64@)8P}GBbk8xf^<RFq7&{KLMS76k-
zS}!7r4KONFJ`VM}IH1f@lWPq@BngYHzvv7~sAP|b5!t6F2lhzxI-rtQS%UL;#(=T`
z%|!0*1Ks)IN%mF|fL$fELq4wUkZe%DONeMshcGU}Mc%V}6;57nBKiUw`rLcxA3V_<
zj{Ie>f02p4z9T_?>q&RRvQO;8$*NDk)pe19iNFi{e$W!ZvgjITs4E2$tQ&B@KcHGX
z+eTOP%u06u{kaPCE$D7vIZO#7@`wntI_Bmw<m-!cevVHQKrMPD{TP%BdJ<y=or+({
zT`AYuI8vc0Uoqa?G&A2WTJPwZL9Jz+9|k!g{B8(ejI=;d&Mh6*tIKw_3Kf4MGu9i6
ziiwl`AjV6ky68yS&4mHF*fkE)y?p8>3<BupKlv-8@VVVI*><#c@rPrgwwLKcXa2GD
z3CS~QQcZsZ16dj8C6Ds_QHu(9wEiJQbCq#CAS}S^4oi;QLt067&PMD1#>$?A)wuu1
zp!4orEDr2y@cxo|R!N|S?DIWOKRa^6!uvH5vHC4fJ`n0-rwt^&xVZF7D*l*xKHkx`
zMq<8_V(@>o3<?J+TDut&6z|Zo5U7Ye08^6_g~CD)Datj2ra90IhlbtW?NKe1vIK0|
zewnteO3HVfrOM#p8QM7YyP@IMfROuUD1^!Ncy6x_?RL{<LYlPrM%VZ>5HSv|OVh0h
zZp_I)2>27Sk^B9Sk=%m!E;(1D_{|4_?m@4rXCF_I3wpf1{#WdXnnjGA*_^(OO|Rf(
zmts$gJwBwh)U8?_3dP@ED$h5~P~7vGkGug5uq40tD<cyI*~8aAph3U(oC1j58<ZMO
zamzlBtM#O`)Pqu9TXLe75nG_hJxkiSSjVLx>88AeEUdRi?#6||0HBHjB!v;87Eq7d
zFgh+&_Xij~ZkrM65Hu=H?MLt&wPcVA8=a?Lakp~m_m_$Degye^*!QDdwwMJK2dE_@
zi8(YJY*IhaceF{|^S{lV+l#GyScY&v0#BVj&5z?gYE7o#CjV*(k`1DFBThX&JS5J#
zC7w$7nN{e&O5Ppc8<!Rs$_}1m+wRoV&nPj#>MZ6p5$mfSVEwDubROWFn(TQqGn<>W
zElw}Y=9OP;W?QoUW)qd5dj6+KQ>6_YW5^CoWxVU2m|Xsv?Vcp1`_4bHQy+2{$#cj~
zo}7jQ#V2hP8ZGynT0K~>LcT+<of*V-8dQ%4@d0OW&A9$v5W1z-J(zxZGBVOp^~E1y
z<8mJ<ca@RXt#@lRZA54OW8=IQy5S_hw~Pp{bIP3?A%RVh3IM*Y!c;%2;0w;|j$yZy
zgS4m_lI^+lj??$iXS0$@68$)w(KAy)L%*7vY)8|@yq9b`qO#`6WlxF<gTFV-I5mA7
zW`E2Ker6Vsq4o2aYUgl5J&^ymvzIWHyvV<+#dV6Vr7jQuj2EPB?B7=U<7+U5p?+A<
z$Srr(S8~X2k}H&Z^^ej&9cAl3n_<hCxqlsRxyN`|2SUMJI~DB}n9(m8ul;2<0(+eH
zC5M&4bepDpat|q8M^P)u!P_9a0>1-&$E*AS{?tG8R|u(^JV>6Fw>3{6Js)k6!ztc-
zHWfVS_v3G=00e20>4VO<eN$8zGW~{od{uD}D`Yk4T@>6^ygpSUwEd0iPsqJcLMA31
z+gNd4JH&Q8$}K-U7%qNK1&;msz2Jg)^#&zQWv%Rb^g`ZPLGh<+{dA|k%KuR*Z5N!L
z&D8{kEdP<#7A*$vo$b4>+}G~036kUIDUMJ9Qs2PY59;WDx|fAAJ-%7=-@9*GLu~17
zrglG1hNL6B`U{%n2k#s$sG!@nF>4Jj{@OQk?Ej-;?ddrlvZIUWH_B}AL813{-5zWk
z)}@55T2@3X2ZkNjXETkiV3$|^G5!bSJf(Dv{4>8FTAy%NmL4$Y&?~yUB=*E=?-BnV
z@R245?di~uVai0=*iKtw_xJfV5n!JrphkgHoT9I%V}12WoJi9vNV5Rk;JPp-0Z6N1
z`&J!X#!a^(D<N3LIw-l1{zRo5fjXK@iMS7q9JFWX6d=*`GoP8&(|w@GBi&!Qza30*
zs>bSLS5A*Oro>7MALYzGN8QnE{f&!b+V{QW7wsin)_<P1C=h-+k7BuPvh{T%TdK@R
zBKmJJHc4k8WaSSzHP#`1v`kH;?w6yRRYs7>wn0vo8;ju)#=~><(wt>0A`}SPIVbr5
z-v&=^K@#{wU?|E7x2kANe51gdm(?DbQeIE0IE}_9U9fpO#FCDuOCTZWhnOEpZ>`=y
zq93jVDG8kW4CBFAHFYv167Jp%0L&<`wP!O*SMeQTNpVGgZHVfX8PalM-tzU<)+zc6
z1M{bUG&JlDnv(c_`bX4~yU%6G{P>~dOGapmg%%<cXAP|qZc5VC$`~@LC&|1Q1?J|Y
zhc6Q6CphvyzfR#1<olFOllafT2q1yIh06HEw$t_17_jYGSrXTygADHN*ge7=ltf!#
zPR7lLWYE&>Kn~FNkIG$?43X2^$3hPKK|&QGv5&h|dkGY|eq5QbnY}SpVt@5iZ5fqO
z5w&UZ*O?miCuIT-6&kURDn=(y5}W1|K-aCsNZ08SJZV#7#b};S7qaPiFb=dER~R7_
zI!A22A=&4?Q6_#1#>g)l!^zs`W{^mx2zrVsd8uk;ne6#}{ho>daQRik)H%N2&h6)>
zAr>%8xc~Lnl;lnN3XPGz?be*S#8r{uY3=D8oW=ZasCT{T@PLLtx)Y$!;%_Bw=yCK$
zfB=9G+0BOR*dAO(m(ql!wHPYfWwfJ(*{woC-d?7ad-_d=!*yLC5B@Tni>nL1{DC^Y
z+uhK$9_OP3!WrE4VAq9lwU9d^Ng;#W%$+S6)MDO&DU7{u4c>K%xaXAjs3etounQOQ
zwWS^euX!lArr+50>aSkJPVTqix!kNtMfue*qjoSgAbkLokY|72z3EhT@%ie({(<B^
z7|u=T9}I2-d_Gv^#uYWL)(nf}bf2qvt+@D&5ouCtmUv?y-oqHFhp#fJGNz5LkTcF<
z$VhA$G}o!H)Rt-sFBZnHAlHRuSxw45q-Z;q#P<$Xuos(F=@%+#2sUwPIl@D2aZj}|
zm8Els2R5ZM2|vNK5n!190$QXwiS%eP8YWT;T^K+=AO;sk5{LTPU0UJ+A1G2p%A&S2
zG^AQ4*Do^M$3rZK2{UCY^v`Tvd^}Qlz3C+~FmJP~m-pKu#e>Al(BUkVz}*6Kim&H?
z-&$|nV<UP+`a*(kX>VYGTat(_BY=|u-EUGS%SIaOD8ZhZY;^bngFrgX(+<o{6yHPP
zS)FCAvQtwRymQ1qJqqCTEw5EIKYDhquG&0*DcUWO*+@8ypDnu>us;YJbPFETx|6KE
zujt11&rY-|+kBYB<i88`Fie|sFe+jwz-em>Jk=g4-424^T6L*)oY65b3)iGE9QR#H
z5e&^DN!t`Xc~zBEz-M_Rr{iZ>xx&OM&7{5~YPPI>Km-pRrk)nxl_qzBK{2?_^YD*d
z)~$J1ng4A1d7hGF9!R;=b3EjxnDY?N@uw94SR{f`8^NeE^YWt}ZGoKyU7+X{$ZzKu
zrlp0gJMZ>isWA!n`P5L1fMBppyhaBE35~X+3AiiZSpPhf7s9J6;0nzgabbnr28j<D
zU47g-&X22rzoR^_Kz@*J73&l~OJ>m+d6luYY_lXh>^!X4&kyAi6TM%pRl}Q#kn$d;
z(foHel(Wnk<DUwALr7*V5$%EDrx*My9wWQjmdDmYd#D4~F5$F8sTvU7;<r)RQ`3CG
zTd!=<qik2a3BtZtf3PVPxT3FIv^r(~Us07z`#AI^jHbHtV~2qI;$RHniTICA36pHc
zT9c3cuNQtXeX&%MFXLL@3-pqz(`W0ck4d-_;pjK~n~E0@Je}g3A>D3~$<KZ}bob=d
zhAZ4MH40UJzk`7jPL`C6$HYAVt+YkigW?G2Qa6~)pOR<$+Rq^P+evZcx78+d%*^TR
zrSwTs6(Wc_@9CO`Yy3A@Lnwrmuk2^G5f!EJ3Q>-WZmRg|CA}@o7B$bIJ^#ACZTexx
z`6~=k>cD6RQ2Qq0@w)Ne2X8i;w0Tn5UYcQanfmt)ADP3<(``H>*r#EJp<mXVJvcIG
zsNH-7#ZYZ&3__3F+pfR;<b2geMtkI4IAbq}krJ@Mda?|@MMfX}_iY}rCgRcevd!Z0
zoY#B#sEvOXpQD<hB*4&j-C3h;jsLnC42Rl3<w4oMmBpXUX|iYYj8idLw((c262eVu
z*AbUU-kO*X;zxr<g;rp5`1oyUwl<xtQ1-dyvgQ`;g28UyGuUHmC;1F4<gw_CutWI~
z&3D5)*L?53rV`bq^m$Wg)~S!P$#Dc*x?XH$1vsv0RcCj@e$Res0s9&A81P#+Hfh)W
zF4`!2?!(mNKPr_`?(yX*lRr(0%pbY_(_Q;#FPXJ1`r52)C(bVe1fM0*Cs*C+FUY?2
zqP>l{R(1;x_lVYMZ*ni!{*sQ%V@~Nw?w`Itvh!qycfvF)`?b0+-rbQuw!q!|)O3?t
zgGt_I)<bSb)Y@LVc?J`NiO7?7AME6^vYUy@^N*8mtE!U0uWR7*x>o}MN(tLVp_JHC
z_vy|>BB<B?zNk_V?lAss?mJ2le2=!=<`>JnR~TM7Kpj2feZ1GmHFH}uFu{+Pq{*8;
zR{e{P|GaTZ?cgr-$E(|%pekjZ?fPw2B;MeZ_o6UD2AT=<d-kW#UjRK_u066xAKsuZ
zg}+xu0kOQBH?WnB*!{DLHK5PX=4t$PgtR*xO;7rP8R;<{9y%qIjGuo(+ugYW9a?x_
zP~eC8vXg25<)@`L<oyrdphj?nMP9b4Ldw_b)C~9mFD`fkVWe0QRE<vlr?dciH{iOM
z2<0vPs+tTpupX2Sy~qo|+TTEWb<`9c5^L$m+9$PbD^gs%ZwRdC-e1(512Qv|#jl<q
zBay`s%z}V;&=T>ZO_8Epc1qYp&&I)RUT6Nk%0(M~Lvo$%6e(J90Z4klo?;{Xs$_v>
zZ>>vZ73=@+d<w1gzzYHQFLWcywgDuy(*zTvR`R6p*vd^;pIH05D>7m4Qor_ZXB~e>
z(voX}JRN|s9FzT;4R3HT_7*b8&yUU0$=ZEilrR0g-ue6gw1iqW3IZ@|s89Kq%#jBV
zIBUu%j>7LFW2|v*y_8rvkho%++Q)zbN3<vT+}oLKO=4!vb@#am&3<t2mVSC@a%5l#
zr(d#T*PF_SiEOrtP*tO^9buUTwey9@?q7a{4Y*<7{>TFyU&z?M9e{K1qX#Nl08e_J
zCX@S|NJ4|`!Hu|c+viegcOlnR&5q`=VF#Hj<END==97sm3|H!w?v!W{`w`I8q=2&B
z0PICG#}Dk5_KU<Ij_9YRs=ua(IOA;^ziPUCS6yDzV)2Uj7%{$H&zwL?+PKw0Qa#rr
zXMWui!WV}1`R_$AVFFh@dyDAObbuhfrrMvRmn<Bj`xuj;45rzD0Ipikt%|mXiImX=
zFL?93*c&TP?FIeTwkF-A7YR1EZA<UCoJ)7y`oWWRb)-@B`HjoSv`KJFz}Wb>?%u1~
zJ#!D0iTt4QpIwD@1;%=|d+UMg^SFjk7kT~bIfhVkJ)<veZChpP8pVgeiG)JJ^>f|#
z#e~h}Q|AzfM-Rt1EN6KYU;Zi?ZHG-f;!V$fb#*l3ijUH~*zsN{-Qwkxs{n_ZZ*Hz+
z%{XWOb#`&Z)J;y#<Z4dmf-|ZpiU><eXXplqdhL05s3&qa&n!0tQn|joXg5haHtIpL
zTC>x5<F#!X{Aa7(@Jd#+D3d?1!rRGw8{O}%T4G?&HaNzOv`-MMd+eyRc<FT-a;_0Z
zl*4pZ>fBR(wo}^6%jw2nafsorCw%<c?tBimFgfHAw<c4MF_%UWnD$-7^a6s)jK*Al
z7Hibmu57kDamMEwWYjZ<h(;#s3ud$2@$Uj2J~O2(+_VLCF#9hAM;9lGPzs_2kj$dq
zzn^^OcK2Bf?cp}bgJl05?lRPUWB$SwmwR|6vK4ug*9+n?bp5a2#{K6an^lff^50K5
zITuI<#PYEsS&WElQXu+eNm8#vy77LUDthqG<l(c&-@qZSmG{n_h^B4KGBrPoPqbc9
zO|F@$Y!_rMV7tvnJmsAeCG77>l-h;B^}2$W>ejSZ$eeE;1cV6f33Ex$jEA|oVZ!q}
zmQj;tspEAbry4+v`xb*JqjO4jI{OO&!K`cQw;t<j-POUplcsn@%%iy%#3CWxX&8u1
zh!NHbXcP1^=r^Z4dExINS)IV8|4L<^qkwqbDcXK%;KQBf9S-4qUwMeLDD@~~YvGa+
z^d~8bjurId?}6l3+nq?3NRM&-AFSS9(!ky|U@UPB^%nU#%lkom;(u2%{;Tcy94)ug
zgA`+9dO9G)KOTYowSbH4KmN9})TP2Sr`UC7KX<Y)OLp|3g_b^llk?ULsq|PT{kP-M
zo!@shS1lxIKRyYOADq9LdM){XSJc5owMAwY(ir_q30N3$%Ez|0@j>%~ZQ_qMhR+N#
ze9;mIk&--Dihs6fkb6jyrb%WqNF~p&%NAS;uICI)?|u4KESFXwKc?f8!}d4xw$zPY
ze8lQ<Xu$A&XTCs1BM(!b>ZGbQaI5w3f<VHnq5L*sZQ4;2PXoR9`~B^$wWZ!w|ELM@
zdMK2#%gI^$()wjFoiY9AR~0%+Cm?VK7XZ!3Y|t4NvDdW?L5Ie;JA6Y4&J{S_t_Z2I
zuFN@Wo<k*u>>!FyX*{MIJ0Vg&yn4;A>evX5G>_Y>Mr3Ag-@VGSb>#$+6w1^3zGxo0
zC@+|)x+CGjT6TX#=b5=t-Br2QCL2G^3G4fPNSN9z`YE~6C-IVroV{^)>vHjJa3j(k
z+l;`|au2RbC*9uaB!<UD!-?GqVoJ|(nc>6=L>?(f$oAF+DnIxSk3`P(Ut&@1>(MIQ
zmxIpGNkAalvJrl74}UAOI*o?b$$}*D>nt)wdNeH9dRb3(-5T=ZRUgf|$gfs6ADPfz
zwhH^j0F`^8fdqZIxg>-U`dW&dLy1nqSCVgm=TjXfY|v9jh)x{ef`pF0U$-Eo@8-ZB
zh|L6`z?A5xDs*W(x+#c)O|u0I13r8e2vgGFt`!offUXW`1b3X#eCK9g0DPLM;HHTB
z@Jd@O#Ex%Hg>AfaSEARcX%?eT4*If_`^QQ}E8Xi*WV1P+L)C!eA#c^tkt{I2j3Rpy
zx|t|!BpaX_LB><`y&}Er6X{2(;sUKNJn&aVnoIGJ5)9(ETcRwl1}}78`By!1BJ_M=
zBdtGese5Rh9ma!4xY?7ti6iq112W7YIu$y|49s)EZ9Yi;MDF4A2{KVdv^#9|i5lPJ
z(wYdBs=E}&ZQZ)6Dv#-=T9pdYjIL7&8Qy<{uJ^&&Q(vy5AI>X<hF0w46@3ltzPY+n
z#5*GvM624T+tS{ZuhBFggkaFqz$;qfo8ED$;-#9K^DNNavN#X2;NlpwAQWZ(Y_tJu
zbV`<YV3O}G7pOKV-*Xhe^Zy>uG1+`7F#cR-HFt1RNl%l_;ATpnChfjIrB56Ia!LlA
z<jGZG+WO_;Db!POUHq&Qg5J;kAtJzhHQy(;o2h9zZ0{fpICT4UedvZ9s+9f)KxGGf
zAy{ba;O|wwJWFAome~0b-(oKa-+vzmg#ELzz1?N&WZw1UAb9}NQUFG^yc6YlFSUMW
z&2Cpg`0#Gd!c0rzvFGe8?M(f5V8`}?o#zSOCQ7ZV?dVIQ&v%6GU^i0)8+2amKJ>_d
z2u`~ci<tSdh_zc>6N^J$vaLewc-o1Vb!SxZ$Fl%|j1l;jt*Dpo=FU&)2lm%@%{V5A
zzRvM6AR7=nG>G7RWs*}*JM-tS9xUc>*9Q+2)pHcDe<eo`%;!a>D(O0uuWOx7i43;+
zh4@h4xBV|8ywp74&9!faN35c3BXYq^&lm?rnUV@&4apBy6#~CusuJUx{5!pOjUWRR
zd@jKUUMl(G_?HopM%hmtayV#oQXS0nm5!<sQ<P*|OOf6>Bic3ahQ_zn|E5VMk=X7B
zC;3pm=X|S!xh#c`9*aqEUDvgwao}2t3?4=~xr)5Ix@Yq@S*j|Kqa%qXC)N5>ZI02m
zjQ<!0b#C3eUsJ{ZkhH+Y^vj-Eg&PVmambm5Qx6yRg$)DsjO0*avFq%|g-%*6t<$v+
zS8JB(V#T;>l=oS_4e$ooU{`p<Hd?dUn&AM0&uuahME^+k^e?tf^!Fo7&Z&J22oz+f
zJT|R0W%(Uz-<y=K)S!7cmX$|PXK<h8&ba+J+t5`%S00ryeqG)n(;OZydwR_b&XGFq
zpbEL!#13!9Xk#NQX{5~1VW>SPaX`52%AOlk!GuV@BPCSTTqsC{-)_~ea35i4_lx-B
zF?1M0VYFKwLUWMeB%cAmxI)JW(<6eC(RU-pBCgGzh|%p9u{K4&Y{y(OxSQwY?KbDF
zA>p>l<?Z(IU$VNYb-0+_quH)r-|<=cKWtN!%DuI9OQ=66u{n}E&<Chbn_kUa(*Hsr
z)HVu@dt1<a<o9^c4fo87W2zpkdEcseZwA@g7Dc)tnQ%Zc4&5yAYz(?WIl0I?rb}4A
zr{qA=fx=`->|$hfCD1vDocepnkeHizEEI12g7{K4Pc|)x=L<!B2KFdCY~w3ohN51M
zTD?rpQKfkS5gG5Qf<{_)hLMJFX#--^5Ubqp_P0I7v5@~=VMS9}0`dVEHvsI)E?WU6
z@*EK?gD~;D$vBvL?J6Io*gJuJ@Kst+CGVbZy5)1X)9&5Qko&H!Hj__rd7nkh)j0ZA
zSYpN`?@HASrYIQ=yHA(JjCt=(`<2(2!tDzAW2?+e2(_G+l#&ml;&Ll8p8Y0`iGt17
z<Dq>lQQz@S+Q1zq6lH~~+1yc(&e{zVG_Ei!_j|BYg&OAL^T`E>d$5-?Xm*%=!$lne
z{lr~GIFoQbjO*gjB1uBdZgt@88DR><{dW5(Ym+G>&qB%XYu7v%VH((E<0MFFeWLvM
zM8#=MXr!0Q^**V{TWC(r5PUyrbw!0?rlg$|=p$8Cx1x4C(eu-Go7Qia1Q(5#)UX)q
zgtGT8`4WnZy_A>adI&Bp9!*cScEE8c2lNAOV}k|f&e?;TYnd)(bR1;!p7v#qFgNS-
z6vs6>`k@d<6Oo#Wk9`56^QLtgnA5a{8+V#jxTcljn~;niHyvhBo?%)g|2HAwn=1eC
z@~qrXuz#e*-u;F6?mg$m7HjSMV-ae}<OLC=E^SOrPHhniqRCyN8iBd4pp(%vfO{&Z
zQ*nDF&_hRek73*2X4>O^%Mvl}4#78wBp2_RCKJQ%|Gf?WXgE2=()4UUM-Z4O25qvM
zSAMzpAaB&^aySgG|1BaSCIYYTY)Sl$-CF(9-dyycXbry>=)M`{UVclS2fA2OR>LD8
z_<We@-#QVAN5H=qN1xS-@6bh-SYOT;$&s~7cT^8bqx;rCbLeNDDqI+bA6k3^IWcdh
zHQip9@K`vd-X0N54k!k2Si=a)V`9u;iC^VTyKsn|0@-vUU+jVQjkm%16{C3NFg-L$
zroP4iue)<RKXm|;X1b`&u<k$F$!%!OIUH*_av~u-&A!d6+!(C^Fzz{svfW7HD|jbr
z?u}?kC#G)S2au5Jww1P_I-5gUim(<x>F!QzkrWyl7|PA7dY5cp20vGt=n^m;krbq~
zYVz||oAnsvbm;u8#0h>(ZO$TubA}wX=F9cr8h0&&0gFk2OQ7vblgFhiPn`q=4E6sS
zCua#t70z;432<^3lVmrx`@6Uo2qBb**nU|RQF5W!&@H!FMBbl?aP#k0p!YEKjlG%^
zOdr5I8?d`Sb1wzqo<gH3xhqlsqBHeD(x8%$7m=p_Z-gK*t}pEtG#6*uog|$`1$24`
z;NSD+b0N2?e9A{_$#z4%TjR&@C?8tO(T!!>w_Agz=gRYCu)F!UHZ%Xtk%9})rL8Hi
z=Y*R;@n&xQX6u|k(_YLpt;a_)i=is#h7Npgr9;Xg^-GXOm~sbEs`x5Xr!G}O<^aZH
zW_K(~s7iE1<Ff4>5a9OGi1l~h9X@|Sj_y@qB#Cr?Pzv?JDNFnv1U;zjd=_5bLz)vt
zxT4WyMNq;Cs@wj~IDsSO4xZ%DJhzDv9;^!TWoM3@^tJICs2>ifohb@16B8P6Iev=U
zTB+8TuF<nAVm9(a-u72t8(l(`>NW0>Iv@3kDGfJ_e15?xX~PX>H0x5JRuxTAkocJm
zJ)hmxp3ti~-`!bPJ6j?<oI8=}zB5oH$>Aj3eof7pAmnXN*)z9(Iu1MQrSaNTcWiPn
z$%00g!!$~p@|m4=?KVy?r@H>TOh&{ev3RgMhFhMvg#y|o)a32HJODr=zg5?PXBA_n
z<<}Mms(bW$C{%>dLjV0mgZ7if-q*h;nJ8TpT89$Kt&3zOL!u%8+oL}0R4XUj6JA_i
z&m?Tsit5*tYm&egO+*;?9pGAWXoz`TPb&PKW#+{&V|k2hvC)<?r{%(oY3^;uXbynb
zBKnG+k%I`6+)$qWNN$)tZYOXLdE*D{8BUCa9Q+4=#xbtjXSG||RgG;)5;+d`EEIax
zrE4L)m8%<C8YacU5RrQ~T5!O(o7Rt6QM}^AfSa^$;E{moK(&5WJ?rOQw8+L9H3qKw
zVAez7XsEYX(KlH>J8fctajVr%5O2rPvr&=I=X~rZ?LXqzt7BBfslr|G6&LZXUdOmf
zFgL2=E^oEmQq`Mv?Q@eI6|Re>eWk0!zZ<!!m+YRo?WWsFN<JZYMIZX5U6urv*uYU+
zWeU}ke7LP>=^BVMH`on<L(#$4Sf%8q-h?7WxM1D5v;^-?pY#8qk$C-jVq*_Lh7lve
z4Kb;ONV4ou#GUr(<H@8oWuhun(wG#I`n&dB_pB(mzEjO*19{`u{DF_hN6%s`<A8Ke
zqd1KFe^(lP4%{{j63zh8ajgFyh%QjBi7P|{6GWG?PTxs|H(<A!Bye5tUAsyWIgAfF
zyytmPStzL%OARx{2}K@QcO*eze4cIr?32o<5391@CzmpZR2a!%5>F3%+<<kG{ry$w
z`bJI%oT4zT!V7&OMh9JgPPD7qutar5_M5rt*6f9vfoOIQ+@#(XMva|uI+&?3dSBcM
zYy}DYn5QNk(wbEWvI@)4&?q?zy0Wr=-jZD0zEe*86mL|eq(Zki!sIp{lbG!?Om*NQ
zHlE`)*p?H?Y17IW4{_vvj27aslGDlhL$OuLyj{KNoj5R6Wkz3<kYX_*{<B}N+RWd(
z!2B3G{r=DXr2OQ|b2o4p6;fWM(*g1BHczU!R?kpbKx%YFMDS&QF#AH3G&m^_IiM^w
z2)ZW<3ng&Lk%iPrhXY-7gAt5z&&}KFiKhu0qivl5cs;YjeueTBQ6$pFc6srl`RtN|
z_VIO32hN}~p>U3v*SEy)Q8`jAv|fgXE#TVf7^&Y6E%a<O-eD_b*U7Y~Rr+=W=Qm4H
zXo!>HpieB_)Hn9cOo70kHW#a3(0$ypsKp5P5&S*}^9UnN=aRpD`eYho<&kY^lw84n
zEPi5C!&;r7lVxRWjWCFgd_#wA*go~i?;#C2m9ANk<FrZHtKa8b+G57HKD2`tMGoLC
zLG;wQ#_gf9LM+eJ*dMIt{qwZBXiy5li3sVC?&it7XIe-^f%XfzkbDrS_#m2b1<x))
z#bGb$syg~Z?|C7uQs%z5%pbXWI=ex@^=wpl+=u8Y8?XHbrjZ*aByW~F)Hm++u1#<+
zxL%thIn@8LiiV_pCb#Si*nMxDrtdy<>u`u+@qbq!19UN!^C!bW$_jn`=2rLW&|K+v
zLvqt0xo$?DGEHIcZ^Zv<aAA-Qq5zd3G>-A3D@7ot=e4H^Jnj2*O+vQZh)IQ!MSIgq
zb$Ma#<5aAbiq%Ehou4L01&xV*(1O7jflYGz$39GzT;KgNPCoYZl-q6m{Nn;rSb)|0
zR};5=Fd9ON(<9j@9H$7qh+6MGyR0u)bGu1tKH6hpw_vmg&rlpq7sl8v39CA%u<^8|
zKQzv|diiSVP#E}|lRiR^hQLj31Km*o5g=I_%tofcp^AI^;LAHCiX1T_ow(P}Xl0}N
z#$^_DH3UhHvu*3{?nFO#32<<@W;M+8t2OSZZ{rxmF12jHzEea!OVM?~ed>&?qt(@(
zf*JV0v8bQ9I}iTQGK-k4?FNLf#!BT0vFPRq+<5cH!IJ<=DpCL#kD1y;x)h2eURmv>
zS{*r8bq1eD!*L-md_oroqOCizcER|3X}9={x|#l)@W)8L?!l;_wv-mJ?mkH@UgB)U
zK=>Xz^o=PS?x_PQ+g-ig!~<VFh*D6&X6<~POLk(jqgze(YVPFJ{JvxcxvZHU#GCQZ
znD3eHZQ#rdO+7HZMuBejOA``C6$1K(Iv%1%A=shgBp^Ql+;EW#ykg`vm<-T|J;$f@
zAKoUH4cI-Lf_augrvSa(qEAp2S<{a6;cW^kD;N@TuQjhI|3<Dtv`ym*FGiL0^^Wyl
z;gMj1@}S)D^?&{n;-3Fvf#vp!9M`|jEQNem%&g>zT=i6WG8+j2ag!aedW!0p{V$k6
zx(^C-2jwy~l{;p#x3op2t=pck0KSSZSP`dY*H7aYiZ59?(^J<4XxA}U+^!?L^@WaC
z7UYJumt3D0Y++1~l!6(VgzX-S!`Vzt>VXDD5SN^Bl5Yj;fNr*XXWC~RrSWF^7Tcvk
zcHi#5U`DnW3maK!ZH>&D4;5xD{7P^>_H3K-1xfAU0|a*AUI@eUL0|b{Ij$}+-DQ_~
z(MyK@%muce>Cr7z*FQpU5O|pIkql^MGJtpLsss$9aRX?6QcjJFXbn~LB{x~kj<lYD
zXtF5&;pJmI15<PhRY@;H4WCP~oTa0pws0<qvtv^)dB{lo<bhW49f}Y9a;gy;fN#zu
zF4zG?rAtOnK%ez~<B$<5V~tEKV#Aym#Dj0IKc7Z@Vz8_r4d)J^uZOEnT;&=BO3Z!u
zM{V}(P&Zmv`Q#GzKtZ)-OaXDC-0LLn!RG$Xli7l54M~%Kju+)KAB?@&w``1aHX|06
z9U-%4oh6(m0wafXY{QyGuoms-6ZcBJ<es-FKc2)?=BY~N^jr!%-8ep&^j5e!Qx?ki
zkc#!n6}gB1yCN1a*&Oak4C@6^p$uZdx4<6%yOOvjN6sV&rD4@J4*P3tHT6h;$lZ2Y
z`9pcRJwDNq^uH;Lo?n*NpCr|goh$*KqgTjt%rSMXsNQ8}wbjnhM4Lr9Hv%9v<`gj!
z`FrV7-#%%>)5;RWfXWfF&Pq1umr22=1pi(bQUHwZdqdpp^Azbw-14|;xWd-L3*u_t
zC`3xe5B;&-B&14Mn=^S`FLC3I$Q^%#nq1CfumwD-j4$_GA*kL|yncXxf}}Tet7@1(
zzOlfz?bma;mLoZC#s2vk_8^HEjbkAv!9k0)w^`qs{QP^h{c9x*SSH!D9on*-k)x)K
zCx6Tx(hCSYB|rFg_7;w6Lw`E;I9_@4^QZ{jHKCCDme2(oI`?0LR`;D+k?Vst5IVM?
zftm^kJvjh~W6Hqlh67Pxzvj<EB~?uc3BR2a_~m&<LTIypfOAyjE^5&Huvet!_ee6>
zXuear49a*KN>0FmSXZo)eu)MiCYddO=?wY{Jvbm=J{ZWpr-)TghTl9Bp0-}Y>I#cw
zIYRwK?+k2zqTZ6KhrX42D>-0XyKCF---r3Ik)bEAq*mNmo}o7}J-=O3OlqciJY+oT
zf%9XkXTrr6-qaBp^g|kAGW-oQ(!OcWenp|AHa(wAuAFBOe1E#}gY{On-=}`&-?La?
zc>3c+sUWpWT=L*M&rWh4Wq{nhLH7ZCL+Q4(L2Ngp^aZ2ILepfFoj8dl&U}!)4%jBq
zy>Gz)jMJY0{4F)w;eO#FADXR#epkUg*cWGoMS{Hejb?NHD65J*`uXh?L{CxU=Dzp}
zgVaEp?F2}t`M7nUv2gC8@_-!f1xg6AkOm+~Mx?hpe|0NTRA=VIM4Of&qC=mRWF>x`
z8m$iUMbX<pi<mQwau^xSP^?n}X36!e+73^49bELeM+^%szn)v_*o}C5X{&eZcd|U_
z@z-RDgX@&<IY6+ne2%46cpic3&glvkK0V%Qb+tSZM83_s-Ky3-+^m<}vD}ciJR!Nj
zt;K14b^Jsz;f`bvn><x29Tgj8h-ni{r=mm#<5PedSBirM!~|6vv}4otO!534dB2ID
z*pe)K+(FbRu6vTnH!vH5Wjan0>13}f3<~kc^&N-!&;QkV?DIVD*Zp;Ik*O$O{kK=A
zf{r=g22GCPeWA5CeH;?Y6r>rFe&$+?Oh_g-XYrpp=NmQepS_Xcr~7Pd`t8KYD$`r=
zRfu7hm64Ibnz6N<R9<t1ZtOp8o;DhcQffDmlg?_}n*-u_Z$J9`4X>Z)0q>rxw4LQ)
zTHAQ(lkaZxwO(<9v+}1Fo@HXc@fY7HAS#9o-{9U(^*g{Mj{F|4vBeJmLRKd1M6~by
z4F0+_xXkyrD{{m8U~0Tg_=kaa00!<r_K)~{%5-G+`COC2MWRctBr@mY2UU3W0?de=
z_t)Jc9$}=$)%vZt=EifXN_XB~mH+@Jt0Fig$SufwK3F07XqcCgmwx1jdN`Z^Ugq~6
z+Vsrg{1U<*CUx!PpSc%ZJWLOlv>wII-`5?_44{%v3rWSv#sdlq?*MiPS*Ul7JBbj1
zB81tq3=s762m3VU9_2sJU<+JUrZPm&N(=nPH=CqB2}%3)=Pr`!Qy<gGuu1fXU+Tau
zEpP`{VmNLxu#k)sFsV@Q6$KbYurr-grMpLx1Dhw}>!v9J=UVdxRTJ4dnf?0t@O@$v
zCqI)u!W&{`lw8{8Gcx103Ljj1&_>GM?ps842*5m@zVzY4*6*qF=!UwKOhVhk(IxUG
zfAER;gLygARhN&kE*dXfK|dA_l;5OOlGnz6-d+H4E2-ZaQcR>qSuc(yUge~asg$9^
zOy@Xa<A%@BWE>cEuO5HMzGruXbgLMs?{4n3tSORC;BhcZ_^SO9IPrKi1>85~5dh86
zrIj_A@p6a~d3;j?voXEV<pdv9I<f`z_+ahWcw0%E`*tr+KT@FcMZ-N3*PLg6yI5Xb
zVNib<YuBdsr|7edLH35kelg?STP~W<DvVO87>&A~{By7~s?rb4@Jq>nEa?eY%`|Lj
z6@kX;|HZoKKq=_TYvqCjchzhYq~QG+HcZu6IesOpYn#gX@WJsLpx4WNpLiPOrGA+3
zm~IQv(7W}t(%HDJU_dI7{OWx59sRqu_4nyU+MNPUHNUK6vg`hL#cS8!#%jeT-;cw}
z(pvK|>x}28!aiM5wNSO2PFRbyEc5hBz%&~1n7lsFu8+hS(5<am3{`T3b;SQhl%;s*
z{kFM=kb0x^eXl;*qq>$Q_$p5l*%$|UK<4SUGRwqw3B8&Ll4=QcX=z^^85w$}lQAHi
zKK8XfTjW8q>HCzZ*4|44eNGIV+vi{CZ3NfqCKuB&ddG(hDm7_>Oz7zB(k?C4RD_$(
z%`{^}8_%mTk)GX4y$)qi2Q>eVxM%vWw{J=nFU0!u!iztCTgG-_cU#(p+3gq2c49g_
zZV@d$M?ClS7aEIvvz1CX4Ip=f`0z^h!)R)3o(p?t3<#pW<q7Zv3TLQ4#%rxoYrd4o
zC};oIXG|t+fasq);JXuw??>DvOAvYh#Wn0X@w_+KD)IwbXivcm`4u`bs#RZXO3L0U
z*+AS=^ir7MlHsi<Zsp6A^3Cyk)+1g%Y^It=E4yQZ)6bbbt@JZ%weiZbdSo6qCkKQQ
z3-gSpS<V`FW7M+Ix%3aqgYkWj#vvcMqt}+q{Qt5t&(<X4h)Xa2aO$zkoiTYX^a<7v
zfFT<Geif#ZbarxYr8ZexAR3}&DVI;u|5ehc3~pr|bt=DI6r3fJ-~RqUtim8zMWGsU
zi4y&01$=zWvp-A11JQARZq`^~SIDv94hLV_Iztglb<W1TJ<G2Ju6a3dJd+b*9j5u)
zXge6^RrS*QaZBTWlRWb8UNq3gCtLjc<dCiDI~{wE(~XUliKF)~qpk8-{jOPv$8@}z
zVhDp!X;rG3w#MdDm7qW|`iERUmd()p7pdLu-87dISY(1X%(T+;l1CvH@BumLH@4Ih
z=QbNW+HaM&9Eu{iQ7(ah6JYg8e2LVxr48ENqP&ThW(lt;poDtX5!3o0U$R?LjRBKk
z*o}iHg%Rc>*o?ogm(3f(AYsLIKLg#(Dn7ui8v2ZKm@~62pUgT}X^huZHI)S(qlZRw
z6>1eC^PXsZ5_=|`n3&OCL)-SBrQc?Q_`|f!yM0^L&FwYNRPrK3W*uw3N#K6@th_;c
zOCet7dqqXCd4?+C#!ZgNtMQ9-`v<7y1FQXi*Ay>w_FlET`u2&C5z3#vk#T!d(WES$
z&0a*O%EX9i#DG{Nc9+b8H;?O7!*h56BE1(;r;EGIYaE@J<1QBj)#nF0<#y{99yvJ*
zQG=Vfw!8__qikJPUZ?j1b{2`y5UZ5ivj}$BND9`wG)*G01GTIT2|sqTl`|>~(x}ka
z@%9icHTMuT^Il%gmOVOJINm$GORfjn@Iwdx7qto^NndsW(2oCIF(<ce)Q~Cicx&r)
zFP|Wnh**vkcFRVo`^zhILM{a<UV<f>L*wlKy8^S~`(pi}l~Mo7yZ;;{<(dcoY#I9$
zi%kwMZCxA`i~8C3ExeDAB1@h|UjW2RhXX~NYaHqB5=Cy|m`luRUdhX^+@t96+=;U8
zfWJq^`kK9avl+9!%ZofkcbA;`#fiPGYM!wXaO(l}!l+HE#ocRR&Wwfd`dxXIi@ig+
zFpkdz2_>O12eZ5wow^i(Hh<#+f&q50pghlWH9EsUk2w#-SK#2wYO{WyXatwnF9bu(
zII9ETEMV8I%xT+k4bp;LuJQuzEn$GYhl*`V>f<eO4Y3nZza0!|((3OnkuIjfATcNv
z{hD~0xf2aKjjg<Toi|wpR}iq5_m>#3tJ38ei|XnMi=14)Xpp7o5hw}~zDei3iBD?>
z9~i1%`TzNgu-h}#P<eVeRsPxyzuEDPe^U`nPZ6X_rqrZr{qy(#@8M5?1G>lIrP;^L
zSKk>$eNZ`tau<D!J%17##*qbG-nzl?LFk6y+iyM6$M?EukOSbfmw1sBl1{I>?T^hV
z*i*6%o3rWY3(J}3^~BBF=@FVb|GEjz3(R1;&X7<Dk6Mrq4t#&|ZarNgf0|YYbk$#6
z=bO<j6(cIU?A=YtSMcY<0UFYL{M@7zZFzM-Yc3)cwl?XM1ftdnNdAAkop(Q5|NsBH
z6-7~dq^-THX05!nwfEjs)rcUqDk^Bzo-IY~8nH=>P%B!qsH$BtlhmdX^OW%Uo$r<S
zU4i^_ay#esdOq&Y`@==zy&LDCx|@ixTEj%Gb9;F~+Wy8_8I_fQh&h*?kcVDb*z$*+
zoaaebRc{Pe&kguiIAagbS{tzKASp-xIO=+`|GZAPyz2*fwEoV&tWj<2<PpX^zq{$a
zBl0-Wanzu#tHX_7ac)zZOOpl5do*Y}6a)ku(sU^zsRuH&Kx1EXvr5bm+<pXIuvqeW
z@#f6^{_P|I4%x<^LwRl~*KA*pAP?&@`}2@(-qBeOiaGT@yDYYJ-#_dNxUVq(inC#S
zu6u{9i%I$^3-J1dq*i4=Ol47!n5-nfAMd<wY}C!N0+SGV)@0%!*nEO&znap$Vyl9j
zwd(z19?dUYnk@y>rZqOp@NNE6f4Cab{x{e!W9~y=XPN)cr?jvTrlf;|LcHi~looFm
zr8b`1lxIj}S3HADRiDCLSj3+fsy@}1q5sJT_5w&8KewV4g%v8lmB@KIXj*CZCfhxe
z?M>R_PZJ7VpyI6U1!#Gj+zqy?^YQWBse77kGl`J4mf*SW&psiUK2##Vf2->U;Xi5b
zuD+!=E-dG_y!~M=Y$&-}K&IEm)WLb6WYa$A^P)mZx5=MHefG!U8S#E@tUlt-Q`ug@
z%6o-(lVxvJ4%NxjTG_-Xq3yJ##PnrXSN)yrC!B(Gd_<=+xiejjD?Y`%U%@mc7vzT)
zv|7OIC93*RA{52qTB=Uk&vA%uv!Nh^Tu!~P1|qAzMI!!^?!DTqbJ&HZNLcz^w#e2x
z4$Co=9HD=v<589EdaiViM~lr#eQ6*YIwk-5o1kpgA4BgdN3XO9zPfKL0lWiDvoesS
zCQ+-uT0c1cw0>CrKsZG>$L_s&llen4LqA&$a__6_Zf8Y67h$@TB0xZC@c#0csKvr1
zMj5wGl&5<$yh5@IA??jL>_qUZC_4w^4zFk>LBXH5YGWVJ5xblS_#jz3XYLe_^|8?C
zV(T*JD*a6L2emt6Vg_1aoy`CGLscf_ZfJRnSyl12Nf#)UIi%R&YT#6{@||ZtGyXe6
zpVPoY@DcBPNqG{XhpLrz@=2W*`qT1GGM4Q*(a$x}Te;;$o@L%?&*!Wcq-4<hTv6q#
z%9xeLqYU7+QdA@uo#JT>inPar^L*U~avQo4Z=vrR&ey+x|Mk~q|4N_W#i<NBT_685
zc_2gktQ02!c&`zb5;S;G3S^Ij+TjX^twJ#{Iv@kdVE3zwgVU%#VT5H#Cu#-Ddh|s8
zXp+aoK`+Nc(*8Ejzx=aOloA08%$@3O7Tyi3awEqjVv{P%^j2X)r;;-sdMp?G{o8na
zw*zkJhy7JRnPm~~S&|z*&WlghnCWLvSGjRCCdLUNe6<Ud2MW#8gX{xS>gUWKlUJb}
zDTR00W}48(x7>{zdaS;6!4xOg+pN4T-%m;wVU4sy8f<h%Rnk)A86N3Q1sNF-Dx#$&
zck6QL<Dw)!__=d%x~JnQ=yU^vyr<^6&*E2Ui|yXgr)QpqfJQOrUqN|YfNmsqCulAY
z?gBwQXu+!Vb)tW++vrkmg(&*DC--h1eU)Dl?~}M&(n}RR4>AE|2HkLv<}rCE=Upps
zv!YH~?R%X_XVQ<T!5_880%EtnWLm2asSO7&>VJ<c!vJ@E$s)aG^Mlu0JAoWB{;#gi
zU%cdov!GP8&vx{cf4UMg6AJsS_LY>$@Qli8CBfRWtuKP(GscTAy$;o>o`UzLcy~C<
z3(#=C`i0%<rJwj9XjRa}wxey`be^kVE@IcmA90bLrSe|s?>NmP8(XH#50BkVKYXL_
zdxmT`@={~K;F0jJZ5+wc*@hh%2IOnS8bu{u&Vrquav)IdJilPO2+OiQ&S)Q0A6ba`
zp>6&whcCf@57TXePcsLKDLka?|Km{bMxa^E^Qd67Ti8ioc?F1bBW$&*L5ZRD6}ccD
z=cDG;H5-4%@ImQ<@1@Sm%S*kOq!}01;N93RmTf9?wYPob>w_ZB#YH4TFk1`x1-jZ<
zUSc`&re3AmJ16g_^PxvGN8?|m@20GTDVIERJ89aJBuQ6Umy1~>lW%?c{f|)dl-J!l
zMYnqFy`>13d?vvn%m2N%m_^c2;_yDUmrFyVKwQ}bCQ9-q-ec|^FGgC_8S5vPO7!(T
zFvv1pP5!unFFod4`npIT9@q<M;&^oc#e)(nzO(EDFM<(5pB(oFT-8zimg|frfh7;t
zZ+dVX5Z+z+rJH)B?^w<Ytw<_cB~o-rm0rxp?(sY5?BaEbaMv>CLd0yL40$mMWkQsp
zquKy#L>ETDztF}v%xdgFS;1FCm;XN{o?wY#q-5`l<$2$1=4<a?J7brf!Yrq856*vS
z@J{==cl~Ojjo=t9-r(5c8%fPn*o~5})85%8yyFvq1z(y;SIIvs%Q3BalFCDn#9P21
zSbJpZwN~;!V3uMR{Qb5=qgtD)SDV|WsY8l7scXM*up&|R*+xhgz2BCsHpC@wE#Sw-
z)DfUOmdeENwu<0o`F?#W#W7rb{0K#faenzJJ^Bo5-}t_ieN){5sI3sT^VQeSlA11*
z;3)j^RQBddjsEkmZ3g%+KP?MX0vySfRpZGPFQUd|l5mO<6HAZ?w)3Cd$Gy)eCQ;|&
zKuCWCO<NZbMrkJ;zxvyk77Z?-e29BP^<36dIE&!;wYxk0zY7n^$H}BgZaxlsT~MCs
z<qYHCh%73iJy+~mHep8wAxTCvSSS;+h#-_%n2v)?uT4nHZ++<qB|V!8$g=M&7(_HW
zt7%HRIfSBCq>kR}*n(R~7Tplu!<?s|&I&=ojT>pPJc3_hKp31=tg5WV?gr&d!?<U@
z6>?2dcN48~K35CzCO4g(y#9g3x~-U@*fBM!Vu18DYl-F1VFwiE_FS4UIHiT_5n<F|
z((@m8;PlgP2PMUtAa~dV5FZ*vp(4cUmF1zy25(O24)<*54a?G)f|?2R5Xm@JhT%H;
zVV&~qkUUyE0G=bdQ1pmEGAFjN$yI;pdtI72-6Qr?Kt#XJk|6#eS@>>%U+06)yPMi_
ziN}89*85QIIpn2d;wrXmm=M+u`jp7Xv>uz5T(-ks+<2tlp9K@Tt|Q|*0<ac}asLv-
zfJ2whUmvqui`5Q6jE%l7WCVo5NQfBjneNCqm9>~4EHDhB9LDY3bqCq(WIY6&_=s-y
zQ8>|r-TPDBAT0M;o^xCC)sR}nm3Sx{N(%@<uP@%84h9tB%Rp^;=kfykzEvysOYG+2
zAj1$I?{q6=(n)IAFS8`^$yggZo-HMOc6lm;0DVJ+z?YlGP%xt1xdK&U>Oca1Iy@{T
zu6ky_Yw^oR3M=Kz^MK2Tm|>mzchA9#FH`e1iyfWY-h8u~g-x&X^&X2V(dC*yT)~ph
zYE05|F>3WCnQLMJ-QuNba(Nxrb$@4muLcLGI5PDC30iGUfwkS`d=D8df?RVZVEtmw
zh}nvvVhS9-9e#Xj4eUW<i<(^G317xYQwJEXh|!`OIDYs`RK|jRjyw|!a*1U4vbCvj
z)QLR#d6OQ-qw{Q|ej_<uRX*g%+_%;E)D&P?E}GpsawG4?MsW4O2q^*s5FV&!7w?wF
zO^R?;y%9++G?bD-D8+BJnR`bvYY0fTNo<@17eqJOZ-RG)f3l9VgMoJn_ja?+D$mt7
zifAK15lG7plx#uZNWn=h!QUcnzS(PMhahU#o$r(X#<?>kKBF)!{H>|bsrORRd9!m^
zU{^00Oz$dl)YvP(yj7<qag5j5VLny#j>PW1iS#VG1PBlY;{Un<Pk%X4btk#I_vrZ$
z|D|=SEWL{02ApBH+m&QtN3>|~9llaYd&{x)v5ocPtQOh1^P#;6)l~O4Bliq$0iF!T
zg>pPGJtV}N{(3I7wr##+G5f}(sZ}YRG_1wkB3eedsY}@QFYO6V;&O_uEk#%yZK!ye
z)#VB)<!ilQl`?@m_I{=*x@_Ztb+k__OMY&0Mnu=C-U2f8T$w5}9-LHk-60P{>l}`C
z=T{#;zcVTc8e}@I`VvGtWQZ90A8iV;xj2Pvt!$eps!rvg+Kc-=GDkiy<5lr|MLk=i
zw8&gv%??#K(X9eVMbHXmCr8}(ZsWstHqBU5FbQCG#W12~ox2VnUXalm_a#jHfk_`6
zDup2y*LIA^YlOpXeh4r?91K>KGWeQ(&eD=~GCAV!F8mrsq3Om+v`q+oiWb~+^j67w
zU4hpLyp{JcN-w9>U1*{&c&jTGq^e#OT@PNctMAaO0;-q3it*LQ5V>j@KpMt<lB!!5
z63&_@Veq15;!pF)Fy~#j59|gxwoD^(jv0zS{DWk3gdO646iZ%?0UajlDr_(t@7jBt
z=PR7rSQ>Pld8zMaL`u}i9<?D>I2MuC?Y@8V$20CoYNEhfLDa&uAZ#hOV@10OwK1;0
zqhrV*@)b0)Q}u{0v0yn=3+O+AFso_SAu}HSQm9c6Gy`IYn2Sb4312yL3S%^$<_*=A
zP{iy2?o03(*&l4$55zaow|eAqVdJLD*oX2|Orj4EJb(y@)&$iQh%>zGIT`>GDAE(%
zV|Lz393kho0Dnq9{LE+LWkejzKPYON%XepczK1V5Bpt6AENT6BwFSpBN}g~8C>4P7
z@gs_JcHMeQ1JM38HyY1gRRXy6+OPE#s6^6i&Ae0?At0JyDiL`Yoh#3=oh8mchC^?p
zHUAeW3dTpf$q~wAkv<tZE%K>T$N#}FCaIBFjU@igG6SC$l3oXB*4P_0=_ur>^jSP;
zdd~BEIZO9)4x7_EtMC)$+L>r&k$ZIsv3IjXXdclfp`&Zet)73ft%aAb#76l^%xT)c
z@OC7lrdO=VLeay>#^iua+fagp>t_WDQvXXEt$E)N(vUTukW@8PHpQJPovVlDlE(xx
z*#lQ8I!DjI*JrF62Zgl{+St{TMsKfK@_U0D)2qto@~v?zeO9jE;p$Sa%5HZJ{C^jA
z9#G@|K7qshq@TPUdEW5fQG$PPFOY3S1~0d1@(Xan($2+GQDiwM^%7nuUJ~mtBG<2S
zR@>&8pyo+*m^)*aNV~q(I9&0l0*IP)+AW;=D?G8dYT#w)|Kq%sn9!j^n#+?I<ph?9
z&;*2hjh=iB@^F{SOKJVxz>&hWS!o>ay!LA&Y#XiN)6g3ixlQTUMuH=+dMQn3zYN+3
zs+K2j=b7M|Ojy=GDNJF9KKR|<ukE<(Dz0<)v))79ym#?Z-!c8qJA8X??Ik<&u=eCk
z8NRshJYH5wx@Xqi_WsYB<`A2A*yB<$B~>FAbX~=^Z7TE6Y7eBNHAHR5HKtqJa-+YV
zhnqsD@U+w+%d~<Ukt?gu&{uZoiMK9lpy`+4@WNe8vz>}yMG6l*1|mr^m*(desmhe&
z#3sF3l>eQ#-Y4p1DkeSc3`%BtGJ;v-VKBGGrfWR!qbMu64@Z-W=+%5rm7v?C<(@$D
z`GX*^+XYC|ZJflhBNdOkuT2k~8jVQ`Qxt1)LX@oP<F<8N7SGm#J;@2nk-X=?V~2k{
z8$-U_tD!K_0ooF+D2S9b@<?x+ON_@ag-BMVL`jcNtPbe+X1^UbvTkk!*y*w8v8}w8
zCL>}U)BAAX3_mK`4mJU7ElYSa>#QVoaTtIshmb+I$DID>JiRu!?cdt^U5#Ot9JeNH
zf&FT5)B+CXDzQD<E4dU8@Mk^TkYsdvzsl*QLsvBs9Q@u=$h<?yY;*yhH8JL7rzEf{
zjtqVOObsS25M7ZtBBv%~XW1)06`tgvFCP6*;97q8uD{|=jUFqEjLcuhNvY8EO6m0F
zLSs;3b@M=l7UkASYK<H5AkMJ83(KLRg==}4;MX!8V!-#O#XkIxlJ!tVUzPUTGH4!7
zs)K^=>I?UqBV>Vu>J4O@%PVlshm~SO3Ds<JUzt%^I6^DMHo+wZeGWS>@zhC&VOZy#
zwwNk6Pn_yAH1aC8S~x!2|6b5ToYXCk$PspXpjUwGZf@U^W;BV36=3ZTX@G6Go@E3^
z^8HP#o;P$bN|rSHFSi*4cqJn#_iO@YLIP9_1R_E<BIsHvkbwdYvu0**BN#bj`LRk`
zEV`wm(8zpDMoljw+w6OAxROx=w>7qSeH?vwh{bQT1lV~$H}VaI`Fhrz2YxUbRvC8N
zkt{=tX`h&6ovC#0z&nE`Pm}MbO^FZo?->u`N1VpncHtWv#~9PIoDMFE+Gg%(FR1_T
zT@;?_P+yk2#eaDsxFFJoqEK6ScQW{pJRL_G7MkkNA{yO)R;Y~a<FNOu;^~t#cR_c~
z_ZYUj%!NL-p$Jm+aAKwN(IGT6Y6k*pl>Fo;Ha-41=R#EI4C+CZZn~4LxAW!JB)!-}
z#NRn%@><eemF9X69d{K+#B+vDVxP~ktUXVTR0%eBVdb=hL4!xtAjtOD=+)L34{@cK
zfI9Kr+n=nTbC$ozGDY5IKGC6{?(5JN&#%(iEc}^FGJ}TAIaSbv)QuapJB1dB6l&+5
zbo@i_gqF1i`I|bXZW%Z!!PS*oEC`WvkfZ11$bLQ!J&H^+3Q++-41lmwpd_r$!uAt~
z3a{xFysUA_``Dm<ods`iTb_M7(iUwXKF=&z#eFMpdFcvO60o3P`ZRdRnQ>qv<)eNJ
z*t<>Eb+F5z{54_64y*cIK5WZD-QG#ngp#kMbgXjk3kOBjKwR+oQ1$K5#f?aJoCu7=
ze)kpCsu*8%17u>iUh<>SvrHUw3db?4t!<6D3ULk%sk+ZvC)|y;LV1l-?<}qde1r@Y
z{m#}tt2_W{C4NcrQlGB?f#x;!;_?#xx?&*<_;P-u2Jz*8M|2X?uJUEalIMEI;4L$a
zu+3rLv(JIyQvZC%?0Mi^%)=2q+0Tz`irj7Im+sdY+y3P%HgZ4Md@44U@p0`(v3^`b
zjSZ{vROO0r=kM;nWyD(azf^buslkwRG4qM26;eZ>&djaGqS(C2)g|j@K%L!Gg$V<f
zc}mG)K)!i07o{uJ7bk!W(FgiSGI8umU>P;#Bg%j>Ko#Z}ACre(_d4!|&;zk+JrVb&
zn|3caqn=}Du%b<QDZ+4B^*T)Kq0!S}!<No*d5N%$Tj^^$r+g?5O2|MSSkF+D&_P><
zQU!#-;@;*=cM$iiPl1OJIv?&W5fIxWb%1gIvF=PQh=Be)Nj?{$TyB6X;*)pFZJi#^
zaCk^0K&CYwM1YH9yuoR6@NYAp0gI!EHw4^gN}$DzAdmzCGG>!a5@EZ*BdS?=g%^ak
zLwr%OX}q3l5fUyObz%gb(K>S1;ui-jjI>5-vp6E_a585Zk)ATVK!znHJ6Yo<QpSa1
z-6d6v|Jxc?@m(euwj;UIbQ<cn$P>N)EOlsnahC73>kZLl+Z#o03Cf;P0o0NhZusUQ
zGW%*=|5N`5J{m3Y-P1iY$y0RXx-?TOPZ4wTpiS2b&LQS3ZbdZ>zMsmY_kO}{Dl_#_
zO3A&1djP5%LGy^ifYo5OdeSrQYpaT7RX=lLmB~%CG)#Qg7Bean9dQ!`RWPYtm#H%3
zb}PUpY<a<gc-~k`&lID<Gp+_DoJ#4FKy==>BL7>d*NO2vzLmZX9(N~U{E%2lbE3mA
z=U<M|FK1k!SjTVc8|y|F!#U5!I513NN;)53<oboc^32Vtvy7|?ANTXiO_t}bZW)kM
z6UXIzVC?XJEPMibS|JOFJ*FKdk?ny~Ca<G&C=f~(=?Q^w#%9+z0oqWeb(@xumyFpr
zV+Wil5q0uV?;;cOVgdsdinr*2;QeyFYNgmfX|=_wGyPdz2P?UtL!ky1!9*GDHDRa1
zrcio{U6hKxHlf|vpfql0q)v~0YHKCTnLYh49^5q0`nB3@B%}MQyrnsjK2U1*RBI`J
z#FmlM;Lfltl9yi<lI?Db>Q)X(E;V5~Z2MK<*j>9-`BauU<%T+&SU?+Yj)fp(BwD2h
zOCeersQ-9w`@@6gV$SLzS+4iY9&2bbCE6Aga3YHqb6wX*<{mn_a%{gB4cs?sc?Jem
z=S(P}i3s*tICm_%a)iW`5OKdP%?3PSGFd)$a_Bv27-*IVL(WK`k%2n#XGuNyt2I)E
zIZxv&Q&dMJ0GffwloKmlHf7(4A_Jbfko`T&&;;DIEgYnQa;uv-V>x}e^XOaKd3NpS
zEwaA+DHyA6sYESogs>B4!BKL~TixZkwzKj(UjScl+a-aUv7J2J+g6lNGEpD2bYcDc
z{yz5jR4*33g*uB~T{D{K+xhe9!?a#R@7UdyFXwP50t1LI^+eL4+$WZLBd<|CrCY<?
z37wDn@f>j)f=(NS^b`U}g30)G@IjK~6~_Mfny%ZZ1UKcR`l>Aq@V>Aa40H44hOoxS
zsj-KE-|}P+fjQTPu4*+aD<@Y{OpTfmhkkNonASJTV*O_R+={;wt8bc~X1M4TJ(1-y
z=8zh?rwp^`U8QHQG%KKe>iu-%5rdgk9W<b^N<6rFyw_;Nxk4~=ZtQ%?*@z}JNG7$b
zNjv9M1|`sRR)%9kIaBzH5M{`y84KWD6%d1i0MPCkJYx+U5>p<_(-ohcD>a?zi8d&I
zbbB0)ZHeO3UY-lDJHs5IenCBl5iy03vubIOv34O8^)j&`!>lPHNgbiSr3S9$NQb_Y
zkrk@5e9{iTaBh$J_$rpdIoY(!-0c_Cp11Ij{xr1y;dem{2~<OyP}!GEC^oSjkIDfW
z0wPrd0!;KmS;~RJbFm5BT^IaF1yE%5>tKl%&Lg!W|6QO+f0FvZjV<TX<kh|o8ylu@
zE<5(ikR6$A*3*Z;z|n`ZxPx8Z&4|n7GfeFNsVtmt&A4<I;ZrJRf!+Vc4jmRkddI!(
zyOIuRK24%Dr9Vq8Vg>Or>&=tFuz}pW`=*fA7)QmBY-3K|#d`&69xQC1CIcT>);to=
zhY<?d9@YytiMu-AM{|xPmrt@*Zq{4o{iFM!|Bv03?)Q9Qu$u)<N+z$C57rzVKjJ1v
zBqao-&{<R@#Ih9FSeqsWJERE&yl}y^Ii9OhJW|l013_ko;Z&Zg3kcMDTbnN8VO>{)
z86=D-T)q!ww%Zw?eJ|5?E)om)=?OJjUeoCsan-VIF>F$X=oc?zUlldh9j63GG6Ci@
z1f#XIAf7aqC3u^33M5XL!k!aIx(tIP{>7@&8y$brBVKE0NOH(py*;z!5vAJj%@Q&=
ziWkxT0*sKi2yrP?36f0A(j|G=x!5QvjR7UtHYI;%KGUxuVic*RcrG)I2?Fnb2HZz^
z2w#Pfr8r;vqcK78ZBTWX-w?9YSn;aEqT>8Fv+W|XNH<O!fV)z(sW9<H#x(2cUEJNJ
zb(_6KJE!%NqheyXo9?@9G%n1A`M2FjNm<rgE{q7wqaulbmm8`ftrh9eIH%IztCMVG
zic4h%WjS@qW5v*Fvy>ZF_I0OIcPITas~?D5y4RuOoaGz))#AH*Quj>1`vJ6xVw?M6
zK$%!Mm1#d2(PEAEkrLMvtok{wZ*I(6e?PJ`f)lt%hJIz&5SvhABj<f}=KoA7W5FZa
zCXC3qj9dJIpEITJ<{3}BDgIF4lgj$LW24`?RNkGf#M}eFWucqm@C|bPoP#PbfjLNv
z>0;{OBkvo7J=UF*JD_K1NAABQ^G@0CZylXe6sPAGM{dXt-jI=fJNIAB4QEFOmUd_&
zzcg415kj6LGWA~ez?UE)Ul*k*2@_d}JBL@vxYw0i<$a#NiA>lerrU;Y{`~vG{c~?9
z#bEFvhfG}}>LhjukdwZ(#l4Q;0iyOFPWmaBB(QAoOH4*Ks7VlZZ+TnT!7PyBO-M&g
zqF`*FjKT+VLh+LPTR+n-ny9Z7;qcgg>*9nu2YNc-rE<<w|DpHdGhj`HXN3&HUIYKa
zrQJHi;PKQbu5XoB=`HczdvSu-SpE7;O-w4!W$}!Phxc9V^7**UgQ}`jCt+m^d7VFt
zNXOk*fj8`#L=2tx?s8<(`E_{G=tb&(jWO=IL$Ii%E+%BuM1XYX@<^zeZ}85w?G8Du
z=D)wcRXR90_I;!B0TY!}t%(lJGN4g21H@if)GpR&5xU~}dF}W~hHtFH0{vmt$T0KU
z!li_rfGOi*wEnjAazgI-iF|9zi;Q?+>Qo!$PVRao2z(<zW4oBJn3x$HGkGnU3Js|T
z_mOOVQJt!6!T4$dE5WA{eo2PbMf2Kc`IE%iN1lAtMV}<d4~)Rw2s`8{cyUW=8pRv*
z<r>!!F$qgIwyEw+v4>qO8%5WfRKb~ZEMLUZ*Ae-bh9z4)FXwmNE1ZTEI$BI;9ca})
z{WN7xD;@&ivLg*AAJl>kA=3N`p09dqE&Z)P9QI3xG0XEF{kmX%eH+UPdhL)uuzh}Q
z)r5d;44)2H6gnk&YbaUvi|0cmN<%m^*hfR06~k>=pgZV*f9Uv=X=znoWS4W&@YPBJ
z>D?${cj8K5s@%cH@m-%?LB?-!hC#QPoN;BIi(T|ohf{<9tEi@@GF(k9twLs-Q^1~Z
zMsI5f4T-}38V#=a`Wp1`OXZmw>;xLe{#3p_9qe-HvEZbXU;;BEzpAaUZ)qzKdg=oV
zn*s##ejk3ZRf#HUlF*ixf>IV}ZES3rP?JFr!c49rL8BRmP4}Yem*sXKfxYU<-sp4R
zF{*C0rQmZ(Zw-z$tf&b`Ear7DVcuUlMPI?=yirm?$Zn#PUrYLBDjOIOq+3+Q)zB|0
zzJ#&_cv}(Tz>35V-r!PX6DXy(y8hH#+`r1&7*%~Mf5WnxBr<5+Db~q1`uiX2k9m6L
zOo=a$yu$n<=WzdI687$#IA(D<HUHUuzcS|l>DMKRW$5hxE*zCiD~v`#Avh(JX4DaJ
zLKm1LI>`_!Vy`yIZnkJ}Ppiq1&yNY7G4fl;Ou^PEH659RgMFI3)ls3<rtR%dC1nws
z1aO7t@<YIl(oXVB#mOT-QuP5nij8^H>DSLjCBx+YE&U`-vPq(J2hFwjc=1i2yI>w#
z0y>ALd=G=#-|g)9O@3dYF5Ty4{-9m1ktM<v+ilrxRUB)YSEm$@aWd-=tA3v0j}~tN
z<KOgXUXsUwx)`PW((|vAJ+A(om2P6wy<(4MAN@8fS$)4Io{`pRWnLq0Nt|D;8l1H~
z)BVz7R!AS%Qdq{C(H_OQ_B#kenma1ZES@+QdxU6KEv6hh<}UocWA#o3!+u}D|8w*A
z;vAmXex@rk2VxY)fq_DLumGMJID&Aa^gDnDB=w;6+?5<kTpX5(2^{y{yzEXWpgCv$
za<JvAJ=*ijQA_41rI&Tdum#dC#m^VFUvp|E^cx41X)hfh@J!~RBv^O<_qO~$@ytUx
zoE$XX7bWVSU$|nERPbkS_)9?3v~ZR<Cm#87=bKR&-P`Jo$)2fI{VA~_u_g@iCqqln
z%T{Aw-X3+d(XX1gLdM{A3``s`XHmc%EH+b4l28e>N%WP_mou?Mc~(>PfNbw(QPB49
zysD6^9OSDO%gjQ74nMv4-!(I*LQzLo6XgfaLNkZpOGP-xzqXfm10RjJGQ+J^d%t%=
zrQa>d+*WJ+zm3L`cxa|r3J+Y;|LXoIK7<q*kK;wA8H^vm9rT`be&&81%Ka?;!R3F>
zE*D;>6gPB+Dblj7f$b5EL_|UxIA68#h`N3^v#X&_=)><7L(_kI{c}l!0uSZ{5VAR3
zHc#0X{soKL*NG_vRX^P5<Tif;4;lv<EgR1zW0_gYtaqI%`E^e1Ul!Ea@-ufagWG9a
ztUYaU{ZQ78LN1_%vb22uj-vW_yy8<MfI!=$JOR5>)Gcy`y(0)lZE$?@vMIdN;lc{+
zIefv52G=9YiK}o1r#}-1MiM&d3y;odPHml>oX<y!SY)t9YF@|L5GEOn%t1vvwu{@n
zXSQsH{q9j;?)2_9rcFj;7SGk3osf8cx`-+XdNh`s3&{1OM;<_2Xju4iyA<6-cXlC7
z)aX~7dw(`dPgN1?6Xa8dd-M7V?p;yK^Kot}6?1xQ1Jn?5c_TsQ_ge2F`wS-AY8s_V
zeztysD_%8tF1_2dLnq;o6W!=xXFALpQ)sfNTP+xwlM*qK+BZ31AW-E%6Zh3POEHF5
zgFAY&vP0a`5#IftVpa7`Ka#ijy4cU1A@equ%;kFr<a<9|b=cwu9@by#^!}ay7}l!8
z_Ofa`)0VJdnGtPnmb|8+J1bfSLZ_)|ECxjSBHjf!-lP5`B2$eFoy}$MP>F`$f{Hbn
zN#5(Vd}1OY)a&GymYiBX9+I_cr!`eQD)!>(k(l6}o|HVZumAmwzc+GIH7Az$?Er^e
zwpET$(}d4Ld5VBnra)$9;4RIvpW6n41-7^QuU~ZV4M(4{Mf@zh1#AQ}7LdZjdimKq
z5nRZ?M>v&`xY*({2d}oW78Y;*+mpNX7@zbJdD4{^pY0_&_SNT%QI*SqE>RRkSDmZz
z{WiUU+L@B>x`PwtD-tU8v_oQwCr+Ck<G;=_1iP*Ke|4LEoN20xK?|a#ZQIS0V0t*K
zl9%uwi*ch_zJV3}-HYckOSA&{gRbqo4azO89Fo<wN{{#N_B$dNE2I0LP5E*4<=<O$
z1ksI$#62x$!}Nv0K#2rx?guPWb<}r)A?6ERcorKwYcY1^N+61j<D~Fi`QY>0pC^NP
z4B+jl?6$uAfnI~R+@3a#a;M4CWu^aT>)XQvq3w7ONF0rC6OJL)(4UU*n0CghKi<f2
zkS>=JEL2|0TG~-!)(RA}yLY!R%xUkF$Cm_6kG*Q509bt^my9-+4R$bd{7I`6CRDS6
z%bJ=S!F@N))E`P2&qyzy%V<&fXOF-x?E11T<(vkCh{o|5TI2e>9$9V~o&8$!oS*s#
z!WqH3<P4<$yyIUEEChuIEW*#sj~zY~=+BsEJj<pr=}LDHO-|v99;@l|?!uqH<$av|
zF3OFr_tGs?#{-_UMTyoWNg7VR|1gBg^HC^c#N~+buFo1^ZykaYri7EDv@HOonv^74
z%}SWfiAX|_msIZbl5y)7_9Kq0mr?fxXF|08L_KX`5sD0K)7O#ImiM^yAM;mbRi4|g
z=HI<FW|Z4?DSb9eZLE#EsArMv<tk1T(cDuBe)gHUq^w#i47c0h*d|<mj4(<0vFEjt
zvnbtBA!glYR;*v^IJwd1x?rsLaPv65b{<qX+I#QrLg*%y;<0v<(u490Vvp7se|Jqf
z_^CwyYq^o{C&IQ{s?4?Je39HvPb{#$XZ)QiR~qfy!<|)0)4Cj3WZWu@dxhceI_(!Q
zh&V=^2GIB@pp8ejb*#!q&gMXEnce&UpE%;J=x1)q$LNw*P$h-$TpD7i2<f@ru3Pd0
z|LMrSAx9Ey>6D&{XW2xC|J!nAqj>6v>wI&To+zag>I5Sp7}r~Bd&PvGE90LhB>$^z
z_XhiEIgif*15uU$^}<sNqH$7;+p9owAi*J-Kf?LHbsfiNHYq6M)-+>K)q~}U^@tjH
zG%fu{Gx>w>wx36kInsRYIg@6L2>NB{(>F0}ic?Atv`g)k2j&!ni-MXX{{)a)C-S0<
zQE!8$>I+QVIj)?@FBVAW`J8jB$(-sUCys0;6kOsoWB}O`IKKRIcwjBkr1vIJWJ$)Q
zX2Cqe2&Ml1<?B0q^{p2jLPh+mE`cLY!@>Lvmk%7jM#5{nvybWBAV)DfePg-^sT>y7
zs%N1Bc1j6cH$QVC2xf2PoLf&HQ(+k-n&i>=ohGjxAGHT;M`>lhIkFD>-c2I>j_0#H
z83gNsM#U>F8TR@=UZ6?b;J<U-S0Gz^Y&mOnyVRi4>oez*mSA_D;eJpUl{zoBcI8PT
zkUu9g^!&l9tBYv#ns%rCy9(>tyejkeLf)t$6PFi1H)Y$Wr+=L!UsICn`vZtS$VgF{
zta@k#Gq;YG_$eD~{<5jHY1-PrWBcV=kJO9(Z@G)F>o&M!^AO>LNY-_J`GzFZY3qrH
zQ_?8az@sE}jdNYTvN!N{<vA`Ty4@?$Pucmvlq~R6bE^vr?KP6=FT6d5QYv$qgPD3A
z&zz`FPN4S^TE35Ig0}-nF`<Rtefx)u5ic^$rFK}5>sj5y29qOwyV0ECSxyhfMT1l|
zgVie8?zY7L(6scBzRw|;uK2bLlkWl--YLyhXB-+@bePO{>Zwrw5{t}vFKKgAoBVPA
zx_b{~@#dGGnv}KJ?#cdN13#lq7C77Fw^~)Z3k)87llHSl!*_yb0)L_7F*k%91tsib
zVB#4i>5cCtOIAulY{v0+F7*XAJ>Sak$Z`Bo|2clmw7I3TmHpFD!}r_o6^(}L9}cg4
z=Q5j<SZQmf=RO~e5JDP5Sg1Fq55!26LElGujfr@dI4B6|MK?^7YqjxPCJqjH58P8}
z6ZHZ)3)poZNjwWW7e2oUxEOt+^mR@pmyGY5Vhfjx_w5(8QqBEbb#roU7l=l0Tc5PI
zgnmw`fG$8%f;+>yyRKpjB72+#$pg{Y0%#A}$d@R?@y$P^cte$tV80q>pl$cJ;y<9N
zIa%K`e}FUb;Wv{VstDwWxAj+kcvIttu9y1E=0`#10U61YPYdRbpQTS#R71syN|1UI
z$@=~gTqqztIdnyE)3PlQT$L7X);IHQcT#O3Pj&q7!UYsf$g&FqFhCgH`A^NMPOp69
zh&CjY<bs9g*0p`j=8l3{<0QW1s_GON_4PJ9mLyt>?!CH>=`F$wn2f0zQId`_$aSme
z3Z&akAvop8zHyQ~!mvH8zWA}`sOY|ql$w}I_kgk)C&QQYf#Ws8c@8Cvzz`RwAp-Q+
z1G4pS2=gJ|{hx@$LZvaBkU`yibKN~fYxB^FGX5JAXvR;o_+bRvwzlq;`OTjf&qKOk
zE;PuvzW-go$_&s<)CRTZ)J5FcG6|H;vT{i9`@1S8c#$jTV`k|cD~Eu7%g<0*4NQDf
zmBmT)x=q$yy5K28o1<virt0bB(jCxyjyC!Ikdb0m)G0Opv`Ovnh2X8T7px_fmT-pc
zPfMnSj93+O>$1(sOuOp6!sE2I`tc0UZ;y`DC**yVOs9gD5^~wAi1eZ>8HN+Z?}e~)
zvB`aYBH~=0LH7j%o;~&uReB<eS!X@JzOyWaaLGD#z*5wA<7Bo`7K9@D(M!M4+pP1O
z_8!&KxyfT3PA&F^?;gB?Na(1=4_sNJoS0mOpD4HH+2rX=EH|awwB_tJ`oh`T_3rGi
z;Kxctdsu$7zxinDlnFm3onKE-DA-9$SZmIeKxY%vUjJdaEuMVsU5z1~_P1v@m`iUk
zYP<QcbGeao6vdl4?v+|6VYREZ9%#!s){7q{XV{on?vzf+PZzo8xNZ>dO~IbtUE>_$
zNPPeCU#aNq18u#g#gq2(i8d$#C3nh-6d~k0(@sY)Z@Q49sG8*RxXSgDv=pt5lfIcG
z9=l(w6CjWk(7$)MlN&bTVL{ZnDfz_P3j({4`?t#z`WkF7qt~hW4S@FEG*X_FGjZQ~
zI+zJ~L>lif!2qdy2-(AMgv)98kC~tE-XR#eGI?+Q_pa}fc2d)6VJ0c<`sPVRQjn8~
z^QTFLw2KCwkmR6YIibFz*NVkY@tOG?(_{VPwa1F0$2a?~=js^xI{mB;Wr|zkk6=Za
zfKnKO%vB(D%bX$;=W}OD!I%5EhhLg}xRMz&KjM4!&mhr>UN`0Am#q75<^9fK*2rU-
z5tka95ulVWdSJXS%*TpDKgH13{@{+v<howlm$2#l@LEx*&!$CU#Hj5TOf(f=XweNA
zI$x`Y{C54!Ki%~FeWg{t*JQ8O!%Vn&bm#jmjQijN`Aum%F?A;Z6UU>oBXp{N$-h;D
z^`>^H8yJllUcSOOXS{u;Uh@Hvg9TPH;p2=aun(FHPP<aOn0F+D!@S%INyZ(mzk=>u
ztGZ%-z6$g4%=9ZwbQ}<TC$6`b;e_bvtUA?=7=KnJaTFQ7rnc<%HS5BW8aZ6=<OVO~
zRe<PBq!;<s3e?MmeJwSH3MJ^MtFrugmofS5<q>gBJV-9_otb$>6k(%(Ltm;JD<;ve
z*RQ{2Ibq__qI}PiWWkzg;iqTWzxMfspY+e@l5OH-sRT5^u0Hqo{_b@uJFtZ)_VT6B
z9A!}ob`zh(KEM{2t{3t<F#?@^-(zYGn<KpvdGeGeMq@2jwFJ{eg<h=fmma+Z_)0d<
z<$!DwQ*tCHRYC0@GIv)WP$y#yJIGS8t+49Nwij;@%S%{q);Wd4!Xn{z4Xl4;nfEuz
zCoD-Df_wFXZl~duA2Zo>zPG0vRrj)({-t}aGgw&jEBQ@dgca2R&?LtZk9&&}AY99U
zzswQny4@!hF%6UG({?)Vc8?PK24WA+RQqgB7_nuWic0=?yWg<J4dR5|7q6ABw|X%4
z-(VBz6v1%ZuFy3h^gT>cwSs+-N9^k~)=GZeEa=~zLGD9eeJk_#r5t`<13CGQcJIxG
z8|I-$fi;pQ&FKalxo)t5*)K8(hoVB%Ua{VT?mYkGvaD2Vlbt0dfWDg>@)g1q*$rFn
zy1pe<iWK>8Qq9QsBhsM<ACp>IGY5N7etvAwm^v*%Ka)-=&t3EylK8uS=XtF})EL!*
zOy9@PGOfnAbm3eyPd#FBYAvt3i+1~<E`Vu!?mMO_1@wF#v{zz$!HGZcq+{YQ$-^M*
z!|VU73LF}MQDT9N&DlFFh64zg4p-`V+0~=0(0Tv6XhYVhamV-$#z$(ww8Vkl)>#mB
zFIGPJt^SiDx3jDW0YH_g(^E7%W6k~dbuejeH>RzyCKx>@DN!#I<H;@5oD=wxtev3V
zH78Y{I3l1HYZGA1BeMU&6F_yvSG(4%a8?6}$T;g*@l;uYM(vc&u<<QY9ERij^pKvG
zy&?=^U?JA$7T|5(v-(A!)6R8L!j;0QOq>?ezq$Gzt)@k@Tjl-FA!Dk2Xa6V@y8W#V
zumQz7*E%f7X{5E3HA*;@j4bW#V(#Gb#UR_}OlQV>G&yLAQrd@TGWG4;#u2+>k4Xzw
z79D*XEZ6yruq4kULETdfkwr(*;}HzPuR~6ysNh82D!fu8DkzQKakh^*qD085t3qxZ
z6m4&XRRyKcJfyI{tAiaMUy_(Jk{&g~ecns|cQuse>u3T$^DhmFh@}Wt%5E}MwtQh8
z<vdnC-h^O=t2}-=4f>Ba*{yL91l_EG+$J5g$*k1Nig|I>K~HLe<xckB(JLsH$$IH7
zI1iLZv8Wm}1%Y-#2?m7j&1x=(?)wp=V5Y3WwS@P!CUW-L_-|=2&OAvOHWED2gCX}M
zGdM{nk~Jx!tC@{zisD(Y>_<09$|AW_?`3cHJryO$(LF~WzPx8#&zid_hQ4k;t~2U}
zG{@0zvOV7$3gntvO)hW9m92`)f-u-HM^%aA7MqqD`YHwgOav6<mu!db?zm9y5A?ot
zNrZYL=mF2ZLTSozyqau@cdlb0XX@B?P`Ibfv_8^IA#bihvex(S&y1SQ29ux-#92|v
zqL_xyr^^H9qb^KTSISI}N;de^;<<OSGAQ!YFtT4Gh33(x@gMfuag`{J*nJZh`V9-o
zh7?WA-RYFx+=iC7BjWwlI5W0K-Ah-X-lNe)mrw>3NEH`GaKKDjOH;FQD@A7XtF*+&
z#^RyfyVo~91CP3G?47pp8YLOXSI8G%y(1ita7Hch9Y)m)`ZL0caxf5R;^^gz)I`k2
z5p<#j0H;c%$KSBX#3g1)H9JUJ9aRj0BJTa~!gtE;art;`Q6j%cR#?JcS9qv)Y(vuU
zU{ZJ?-O2jHR1T4<sKL*+Toc8q$(yS(%-oq(6J?bK9QHvK!{SJlsVPoERd;?hQ6$dX
zSm_9{B5sLE__^*D*ukj5245DTvqMaw=~!yaCSzHdjGNp=r~1v&DvcO($4{kn4aUdj
z&ZdRTXC)~2Q)86jL=Yk&f^p{H%<kDQHBXAF_PByB7V<`eA=gq7!a${0_!cf~!oDe+
zooC(J%p~-Fyl!Vp{@u4r0D^kUWSQxe1}_shmUSW@;DfW$$N^FY79Hdg7yU&s%GIo@
zn%_Esm5&#l`bN%+Yd7lzvtOo+e(;<O`L~mk#57$L?JR#*pe9l+vwce5?>#Z27)Q-4
z`Apof&v1fscNXgf&*gMH3VfF960i0!!%$k`LtU`yi1zI2wN1|K3lUELyYNjXLJVfT
zs7jVeL(!DFPz^sdhH5|zIHK$P6b?Hmm>vwr0<!tECw5rZ4x2z6KfEq~ni9IbQ-;mr
ztovy2wZV|*k8%-B5v5F^r`6ix0s2kP1X}wR>2;xs{FAdR>82tn!IkSnmR02+OS$y+
zErZ2PHohP@-jWR~db!FG#;k=B%+^@@OlPSl71n0K&%Yq&@J5<V)uW3UFZ3$4WnFFq
zfyCo)yBx@_o<inEusS?N)rn%=SOL5DsCr?&S<FkpAvOi!erm`}6ZL>CLU%Ark2mJ(
z8|LjIzJsNUs4Gs~q&^iy{2>otFvj{polFqAEpcyL*;xX)Z7wE*5X7ZxJx-rh)E+8%
zg#Bexjo*xroIF>e3Q=fMHLkYwaAN1^)lIazC?21|>TO6&$DP26twlA;)jxrHKA)Dn
zxV4*4$`mzy4{aqserXMJsBBu${J0$nhw_6pCQ7|aubr;|o@MZJD1{?ge#D~JK0GEZ
zF4*YC=1Zymgi>V1BOG{mCpv-9yrtq@{NAd8L`9gxi}b|<2PYpZ>L?9C+I<`SuwKg?
zx#SuT*5!sj7<(@&7N(E&{uZVZ(Kk`BD@738@rX!Brs#+ypLO2YlqbI{WX~r_3X-gh
zJ4&~U>CDgmbT+`W^`wG~*M2NDVtNgj_)!*Q>ukaj?H2BGn%<-@N>93!gxsC<zGv_F
z_;z#jqw)d74dcHdL+&uXj;8Cka?ec9ny8X$4kSoa+N#~6&PNC2gkzB|>)<tXBupqP
zD<RPLzWu^k;rPgo+T2$0%`dScHrU{dU=(+RG#Dbu^e@m8B4Z-hzY%shye=`Y+PAb)
zVp0x9r0Na}i)(ri%GhS|-{LU0Cs+FxGs~Uly_+4sQ~LOCh0~tGs87d&7~BY5y-Sy%
zF;ss@luf@216Crh&VJ89U8yhYi2SJ1t~syVZeejVeZBeI=Omxpr;+V>r553lVu^jR
z62a|%jgCn?Rga4pNNd(RUV8Xt(Ap@_B7als%eZ6HpN&>KgLEUG(AJjtd1!KSBXkGj
z7W-8@$kSnSyi+mXO1Jxcol0|oZq;6u-H1=FjssJwhG0?wq-T+j%+XV06!w_>w@5Li
z+7Za^Ravbo@lyF?!yTSl6=C$oaS#?sHxid?n+_9@JWW(lDwqfR967$qB-<Nf&+?WL
z96(+#l(xx<#&|3^ERB6u2SM{1%b*u*WUu(EPMX{3fe%#+J%ka{yMv4I2;iPxm`Itz
z3424XtGO?CC7r7P;Pe2(f}D9s&WZzR4Q4G;rP`y9cE~_2tOJx8$e}_AotOT?&*<hJ
z&tRn2TBiuy)=84hEiSN@Rx7uI$Q?b3_-Qu?I7QF{YhO=<^C<LYkc&8l%@f8n7*R_v
zm|hP`xHgTZ_!X7F@XmFiMEXc3+jRqf7>rl$TOGsGFasWkno2u~8<8<NI62nWy^{5r
zYL6E}mpcnJGJO=hk*XaInL$(Fe^omm&sSTm{zU78tJ>p17~!*dVW7Pwc{AGI8%aBc
z(MJxLY?5PWMa1iCTP-au(#>%r0w3P=p3BZq!#=_lb2+*(m*83Uo^gi|&P^Q0G}WM5
zXsH{+)4~2?q<Yrb{vR#h0k@Bw*YQgFW89~ddRF-NsiVTzr-oDsicT+mQ5?6^(P!x@
z#^O3JGThuN<QLMw9Gt@Q=wV>oo(X&!-$E*3x(!L+Evx&<quk&39uGlpYg__~hy(qQ
z_`*BT8#pd($B9V~xX4MbA;QG6sg&znMd*a+s*w6>@Egto<QH!gcW=%bASrX#D`a&l
z`p4AVr<M-Dqgi8Dzq<59FN7A{zbAyNE*GpeQY7peDU5NRp&Wf;Qs)BR+|3OqmNv&s
zLWS=%GOFMqeZe)iII^uD@>tKtxgFW*(2fcrw?%Fd$g|pt^6QhO+F72)jWJ@~_k&lf
zs_U^<v||O5lDCAM6?jWkHH*{}iEXX(&pGS4>k>vj1=Ls<ylfm^GnOtB8miR#X_?6#
zP{sYOCLtrYR9SS0e@{pKR5N0-=mN@t>@dJBRg{K(<4YVK<)_Mjnnr<`=H~G|_#$(Y
z9?B@t?~{p-`*>63AKJ<Vhj{_@nt37I@r4;BavDLWw}=lYJ$eab*MK@LdaA&(OLPQF
zM_TvGxSrO-1O)`&dfQQKu5VUO7$WRy?Mstb5~ISPeCrSJgAOl~;e42`yGSEKWjXD2
z<^%VZj9B~Zb$Yw5J0LLwxv@#$rHmNUUn|d`GSP?EO3n5pD%T%y)gmGZVxJZFhLKK-
z)Bo)5CrLY=*HQ(@&S((dK)mX>TI+4Lm0J`|l_^`dY3udpWIrL9V0HPCgs1(=pNicW
ze|%#zVCnsQnoI(rZFUnnUfG=gUGSdn1Cv&)M86qmHRvA7ueRvvayQR}L){&=nCrCm
zml)@g%TfJWu|(AWE~sV+BsL6!JQzQ}Mt>^5|MMFAENQm874gpF3b3Y3eeWc+nX)tb
zeL7TyYIiC|^_%RFqhu_XCl}G}c3h++5k(SFfgzMI`#d`+D@sZx@o+YH9pU!rH8<a*
zKHT*vTW~Gw@+QT3?puYXYZ=RD9iR38T_~S!9z?)zx#zx!x#AI;x*;gR>y;ciCn)#b
zKg#js#yqk(CCAk&MX4#{eoAr9E5^W|cCYBvznZ-gtGSi#I;EjmkZ62yG%!{3;3N%&
zvUV?g+URX5W)pM$VNx(pDQ&-1jj{zeatX|zQ7gV)UL_vXxo{g@bH*Y0{a&acg>8MZ
zS8vAJfZ0sXysTOu(@<V|UBd)sHnbmD(6naoXc?2*c6A^D>Xl@4cj@7;4ztkEQz?{*
z1C$Y&yGJr6pJPJ6t0`e+0bO4c2~XIODkNSXp4a*Dgyw;%CiT-a?k?38m^gii(xA``
zEX5V_0B*~O*hS??+WG|dYHy0y^achg(|fETI@y%el**vm`+{RyaYx~(%ky6PI71b^
z0K4l++^GptrmyHG?q18A4px771yI@xX;|uGkke`JXe;cVbQ~t_#w9;#?P#+3(i}w;
zOkcDs)_%wG=yhS205bBN_LLH0K@l_uhIPSSHxv{>G~w99tHKslD9|Kd)E&aoO(fKe
zyoa>u!ExfSjSW#Wos$q#T!-Ah#tUQODYKAj@}leeWn>6MEgaRXjBjQ0QM^_tj@C-5
z5C_B$&}u>o@fG?3bz<5Xe$gwpR$HgvW|QW%ve#_?3ViLk82dvg3SFqfng)v8j0m3G
z4`R4KS0vSJyIYGV3y2SjSE*`Kx;nb9Lfz{SUuTN=aV$tr=b2h8<}=kWB=)E9)K0~O
z2E<q)5aAW<q`1eq`y@=+!W38d@6WVOo+RTc4U%bviOO~@%>4|#!w(gw_iEzvUJzta
z({h%I>{XoZ`{P3$daR=?_{t%F=E#NIV?6$Gj0#yExvUB35ZXby*6@E9F78C!86^ky
zIrCDyfzrogGM<ect++`w{cQGk-sFuLv)@h&zoWa__dX)81P*`=b0|%K>Hp#>poqda
z*8|}==Ryt;p{epq;DXrIN!;Dp1$!XOU`m)G)62xFNiY~?1cIqX?43j-Iz6848SbN$
zvIV?7IPz^@jpZy8`xkljxy{W-amZoOs?6z%gdY;_zZ37H^?u4m%PO?4+4T?-(^HhC
z9166aP57Ld!~+9ygkDFHJOhPdNkzI;x7g}xn`E9E>lik=Aj_pbAu+ucxOU$338Y`>
zs0Oaw;ShRdM39MIPkQpcSmKC<+m4iA<=Bv72KLp^wvhi>1$cs%-9hYt?)g*=dWxDe
zUn{8ZT{cM_B_UXl()jCZdHv3O<e9`KDHH2o(~JMPwZoIN?nu>N)>QqNXlfRZ0aK7u
zM(|fOG$fHO`jk&+aX8s^4fYv3j_#M#mmMlQg`J+Oj^Bc7mYP7XltYgq`@VftcH5+N
zv)nfsylb1{H^Gd<7Hx9e|KsgE|JnTCKCDv}Ra$%1-qcn!+A4~o_A05Wy{d#Dl2+{z
zwOg~bQq)fDQDPLeSH(=M+6hGvzW4RI|A^m%JmN``>$-BDpYwelM<-ygsTxka;DKEp
zSto)4|5<3M)$Cu~50gF!3R>@-QEImUHex<1@<0^L;}-rNA04M>C@Wc7m}>cQjXgP`
zrA}Id(IYG4drcF98{AAIo~v`=2Tan%Q`c|STBb@aZP<hUiQDukI?a4uKQZEXb^nk0
zH5Wa$L^l=7lKxqgC9O%SyD2g@*v!;2AWf~AHw(draOJ&5(VVV0^r64#2XnRX{rEdd
zo_;}8C5z}?3?v$ml)fwMZ37_IV7l}`4rfK(a+9FfwXvd(VG})n#|)a9HD)-M+sZ>p
z5=+i8gvE#p6*MU_g=E@mQy<qRW3aTiO@`SlNRQK(w`GJ%cuw4l4QaHnZSc-1-;P8^
ziiR~s6a+47BmjavFgA}>5!eZpY_TPjUq4Z_v*_6}K<u=N1AKXIr8AR;hFmojX?(iG
zXF6HA4>!VIHiY*6(RkB-XKoQ%iv{w>ytjn)7kOVAe0{m0+8&AVxjhgVD3msoU(bO6
z0_Zwcth6QiSL?>z13uw2-H#3Kmd4!U31#4UJA-tITiR3?0q%MKO_NBuIuHgr78jSi
zn)<zQ(7tHXB*ph#!uF5yG%)p+!~F(Bf$}aZx9*7q>ldi^MLM|6ly}CZ-`ItCY#^^w
zQ*A9L^NRA&u@v74Nq}Z6(s4oS!wnRadmV#1_`Rq?%!H)E1W_d6aMp;~)us+ZaFgL2
z%EQ)fs7^&eg)t0*Mg{h^H(CawaV-Ns5!Jv3fXKv!lsoTTe|mk3#_2YZ!S8OyKx#F4
zKx>L3<FjOR$&Dq&-c{AP+@olKd#I>zbM$35#C`vzc9>dZ^1WCMZ5aWrI4UOrHagjn
z5AjDEJ!-*66-q~1SgN;{eELjqPv6E5L%}XN^Q~KBSdyVjRKH95lAF#o!*}1*4JB@t
zc9vU@q?MTEXh}RV&`<ZWHV~Zp4uLvKc00fQU7c1GS8iY)$w?dQzy2gmwUnvsrvF?J
z>MjAr9I#xD4!#Jy7{vi!YHW)yvAy$X>gYB_g7|O(NDuPc7<qc_0%LHx@<JXOVv1E~
zmzI}Xkg7+`PtuPkQXHJ2SxztDs>JE{4!mfQZiZO6Ky6cPvb8^_#`T51w<V4xHh{w`
zJ$S_G`m+3NdurC_Zwc967FU<|eJ*YqoS8u_mwI>PNr|16_^e7sXg(t5-Iis9x<Q3o
z9fF8lfQn$1Y#`ra``0)_bjua>CC=(^7qpbA+ZLL;3HS`o+a9ea@9<?}@!M~INOJ`N
z8&~vWANgNBkY98PsK1sk@#(FR-bR<pjG^^#2C#AoBXz1vS>vl(M&EVyGnWnInwxDJ
zntJJ()CL!RBF;#=eJ+KPSO3`SzAlI^;?fFaf9H@=5EU0zG{B}!qtc`5p0n3}<l;h{
z?f^4l60eX`x@>~ogY&SV7XMLM5r0$)vkV=Zjf3@D<)50jkXNgd3K;9CH12Q2egi&0
z2O`g2=WXb%bu6n1^!03Kn;0={hV$gQLM0nC>lq1NElgtLr;tBtjqmML^zh6tdzE$|
zHL?JlD#KCpI9!nOmaK~xQ<n|JCvv`oJsU@TG^-)8lq;otca{BnO4wBOI?S1*R7WLi
zx{qE@7{xv8dP9XMHKGCvfFKfQm;HU>`bU^<F*M4I$bDG+g^)UiQnomCE(-GY=0k^c
zfoq2OzrIPeHBe3yS2tl!dPcuo%O!o~O5Cr5=R?KUjMIfT3^OK*^qFnK*38ybOk4G8
zQw4E>KhA3PtYFt=I1@Wug6wVeIm)oNQdY_i{}|D0*S_!zOWiR{4Vui<%dCs-)d190
z<eR-+7wl6C6U{ZFXa-LAJf>Bmt1Kw0guIKOCOiJj<(Wo(2x~DWYd#{bQ*;&nnR@Y*
zgq#;YYpBM|n!Y$sgR^Xc6sBNaur{&g3_Frmef%Nf=1X$yP77lY!B*m-T>q?jBN3<l
z>E!^Is!}GbWHp^Sc|kc@_~zYEZZ0O>(hk8lH=bS>yOa2NXAWr<Ut%Fg|E+4^K(_xq
z2<(GH_NhPquK5F|1Uw#rLfMd<P(qQ?xN8$Ce*8GDn}wr;cm$zWT3B+Q;xJgKtm~9|
z@~jxCoU9B;illP`>^}Q~T-2XdDUz67qVkD{f~7L98-|7M+TteYA`{c&ZypoJ`~?zP
zLgSwuR6L}tpv(8k?q*vS<|Qb-mq{fYuw*Z7Qi4hc2K1&RWUT2p%PDFbOT<1QH9>Jh
z<6X+Yoiw=~{cjMc?3;4d!~H|y`)(E9kOT>A22+;4+InL{Lqozo39CM)d)1dkky3gw
z#WLC}(w$#;UZUYTuX%IT?5@Xb{$TPW5g%$1D&*JcLs@(~&H%C(ohkDXk_SMIh{%{_
zdSEv~2D`_;#RRk;jwHLih=|dNG_+X~B!{0pz5mDn6!Q1x%WkG;3wnb*hzuj#{*3nu
z8S9+BJ1ujj1=dD>mNeg!4lEVDR(lXS)}APG9ipjRkmUI7i|X7^`mJ&X4@IHvBHOeE
z^h)J04X`+vf0E_C_Ql|3X|Zoux;2O1O=v%4j!*RBNTEQmFw@{HxdlF01pN!RNQ3Z|
zA9GbFy}Vnjq<y><CU0cOxXClev;|33MLdoPsJ@!L`%cH<rPMSwF)Em+77y&ZPBcZd
zF!t94Hkl9pAQe2>zCCaKJ5a&tvuC>SrZ0a^QA98=l0f!b`ZG0PL(<<kjp)tbw|xl+
zi}f1bm?#Z!RL6Pm439YI1TXWG^1>?=x$o!@d#aV1{nX>sr+o+5Ya`h{4J8ToeLD7j
zD@3*ZsE~W;8F=81x8AXrp0Y)at=gg;Pu=v;Im3w3g>&JL)QYKrqVjQrcFnUEq9>T-
zLt&zAlv>)OM~9!UO6B8t3XtDwRR1l1G8#Z&23vrMJ-Kr2P0t0*)W=ur$IhcQs_SVF
zI#yg}nGbb7%ome=maOl11m)5ZC*IfXWx-?KbR-(;KDdIUA+)_buXGF~(~`WH&8^4`
zUD7vx@ul~e$o8n*<5?hAV){;skUv{(PKP*l_b%X11}sD1Y7m`a=OlfZ9w8S`snDsd
znE?ZZ!};=I!gvpl3~)ZnJ&YfaupO@Ll!_?8Wi*((NtF*M_J2QMy0`t<Ur=;t_nOB>
z(^0kaSdND2l;;@0jih&ggm{(+##Z;O_TK&eZB=u%c{Q-7+4i1uqm+d$XQ<(h-EZZT
zSzL@vJ-^b4L(DX6hz|MwPOCZA@%^p)Ax3miovuuL?mBjDulv#pl18fKq1ShJlQk_T
zzayv=Y@%oETder5NJ=Ka64xk+h*V=1Z}}88Ri<rHIxU!o8N~>WHG4_#wMCz17b~K|
zu_4SLr^o_t{R72qLT>5cj1+jIZa%Vz?Ssn~5xM>aQ&x0R<Qs^Yb5hLQCEPYv<+Y*v
zj~$flGwH8(&z@zW7Ctr1#c&42-CcHbnM+D8L$l34`{`hnaT?L{dCTLiOFizTywN9}
zv@1!p+VXYUsp8r6{eQf(-UGk*)1dp4=>Mn~{w4uRCCijTi-0<kkz~E4{A)!_eWZ+%
z?po5Mv10;lF0(n3YQM<jrnHIgi}dok>>&S8^VHzhfa!0GH}p*FC9_W@+}A@xVJ*XR
zi+}u%9L5jzD?hZO8R9_qItYy^gv!n>Zkf&|ud~JC2!?3&#}3y9>ly`X6^^E>x-3}$
zxLu95a{3?n^JZwUj+rc%LQGZql?SHBM$bPYa}O_qz*Oqoq=BPgAi8^P11>dAu?2!@
zOwfal;3l`z)^rrg?R2%ZqWn#@y{2QyW6um9r+|f*$w45e*596&R`n6z@}iy{2;F>3
z760l`Lq@Yt{Z(+t>Ga<jXJv`56)1-aor0JJcB)IC(LO64Am~~sgvQ0Emut>Ujuxim
zW;MeC93py02CE^}X{#nV?kcV$1rjC3Im(u}MiEpS%BajI!yI$|9~Iuee?fe*fL*$c
zb1Vlb+c9xyP8Fd35&Q^%yGnt{B^Zle!xRDB3jtmw4KzlM=Am!jm24Mvy6N`mkKprV
z#`6EDLfX$888&kMwMXcq8rqeBAeyt4vDRIx|J{pk=$0xlxfOn|@eo4Fi(TZdDM*Zl
z^NMQ+%GGxaM|5Re%~lGeqXOBLhZ!ydgy&^#B5T5Ng?Wn@fe*cMop;7Eh|4db@vM-`
zzoVlPLAo4Ht|X0=JgI>$W1nL^zAz!kW_k43NM|1z$ES5WYzdFA>b6whlSzT@_~m<C
zepF=m1%BTbU4s7fYWe+r2C$}mx+S%W2@1j!Tw7c?U%(SQW*N$4uxK%vviWXVTpV_Q
znc!ppUT*7)qV_mWOKb0IM$qKdRQ}YM8744vXvDXPkt3)hrC{I!a*qT(J&N4=m7+ey
zKe`Kh_<g?ousCfQ!2}Fxysf$I7Zzx-MOa_hhx7%(>*ks#zCSdJXUQK;>mnaR=#d4X
z9zI;XI~K2JgrMap<kGXwRl`A2)$iv;wjpADXCg<<t>n-mn0Xb?4K$I$)WL#odk`TF
zEL}BEb9SBL#Y+BcY$?FqFt!MgniD#wvsWPfA>5$OgZA%ATc~4)DoppS$qifV1z&?3
zH}a~lcJ#gxQ#Ir6TVD2s=15MwykxSqGUM8(vP9?~?H}K<DK-)_M#<)47(`4FB*fPC
z_>^+Xhi+V8pf#7?!AaG)QpjYqG|ja{)NIzO-n(MUsoJk2Q##@Y<q6r#iBMc0)tPZR
z72{JmZ$H=e#RVW)tu)2!mkbDzWjUYf3pZ%E>PYd7^#A@t{Wozo5#PSOLp<w&^AhW~
z2T4rWZu=V(3e6r_ITiz5pP-pXGK>lbZAFfv_2Xz=sq$}iiF!)=t=Y1}k|{+k$75QM
zRq{){V%o52dnV+VvX*TMp4;c$r?@q~OMafnD|P!{gW@o@Azjp*m2)_&mxA;`_?e0V
znqY@2VBS`keBC?;g!KzyN6y>J%=HY%Ulx+n;S7V}{ush~X%ZrZYfySj#l#q`kutG<
zIdc&RL?txKtt~6Z%-4RHI=WN+p@{f+{1iX9yZCGJ+r(qr`Bsd_Hy`}1tnUUS2Hjt&
zIvjI9-+U23GDCNyuXgnb+*n5Hei*3DmmD(hAzr#zSN9+mn3HpenTyy{sqVCNjE_c?
z`s4gMl*ds5&$=0ra@3TThQu&2N^ArsKatvv=UaK|qi7x*0jwAPGzjc5AaR&aNbzTA
zw}kyir3cu^qK1th&J}Y8zB8`02}m~ojjZnAlk{3ncv%9hh{{}cI~nzll$1+X^4iap
zo2p*tDah-scu+aBe{=FayD%@i_FITUreWc|X$2EAu?<E4IdJFEW{SZ)+%bCu6+cK~
zvnjP7s<6JH=NsUW#VB}UU!v<emFQ)jlbA{Y7r{sVqheDR_)d|W0?`AfJ?Dwh{2!l_
zL=r0D_iV^{`nBUsgzIh1#Nv;R__K$42gaEyS!bf|`)-VXo^7b_s9{$%_5tnSu<0mB
z_+o0r3L7F^hJt3<8_20BW6nV7O*usk2?P_Trq5Wqq#J|<Cy@aYL)^v2a#bH^Z0`F@
z(`>!e@&7uOLX8l3(<2l)i-3sALs#yIxqY>>{x$^?fyU1l;+)b}Bqa~CvZAjJ_}z`@
za;kq{7WK9{MqDBTH0bX5mK-dLbs+u|n=S*-yjWX>l!?2S>*~GB@_tz&RHOfN=trWI
z)lCdZ!@4r2Qrt}R%w|{GxZsJQ**E5E%&v{Pb%$OH=j|LTRpd_M{1%*loC5K}+it~l
z?Ue|ZdNL-j$=_A(T#`w-*%Hf_zNxaDYkrw&yO3cs@#01n0mu{9*|Zo#1J2CHoJp*a
z5XbKuHg-n^TpYz;Q1ji_V-dB4Pg&(pXx5T(>~`ML^o`F5d@~s&KdbY6xX8j^%Tu3d
z>Zl69{*CisscIz_BfT&;Dw6VDy}yN+$J;P}0tF=Bu={~xKi>n;8Z2)0G=NfJpsLH6
zT)s3AA6BiA-sH8fJygD~FcS91VC)%I^v!O;@4nLUqJ#nyfAcr3s79sbt0$Hc-l}y!
z(38p`IVVLA2yZbC95n@E{kP2dQ**Kl1`BK+2ze~(7h`lb5goi&FGd!rVIjcQPY=)4
zaZERPwFsK=g8TvBei`SH0_`7oIr$M<-;qRaKeO>G(hS6BvE3umnLepgI?BrAj0$j0
zJ@e_X!>#Y|5x~(rmx+npgMipaiRf-mv1uR|;4ANvEqY`)tkqfCI7eC}9F}RhLHI@e
zI##jo`uOkb#0_nF`ibFt0cZJrE1@5%7&)0hK`*YGRS9yvSz^p>SypUZA=30*6tH3G
z-unLGdhfdj{;{kwRs6tF$W{_-(nTQBN<;1+iklWzReOz@U@@ZRId}0Ke(&O9QP(^K
z69?~SGaFrz<Z^R{Y~qQZfwV2N5u;&_UgaG{R`Z^wR3}4bn{1SUa2_VhtKM$~IQ;x&
zdX#)#Fv7(A19Vq*Q_i--!tufIvCiXPhaHttab4r^VFYsv*kQTDhXD&t0O(DeUAau;
zs9S%5f{LEJY(0+75%;+a#ph&7i9xb*l*C|s1QF=J9qnC$!F4juUBJLgf1Dz8){fIT
zihcE1<T=@*J9YIE&+Yn`mmjg)wS1iOU8tu7I^pw}H#kt?>ei?Y)rADYL(rMw1e)GP
z#ajxKqiPjyS+|eVGs<DpeNijEc3rkVLdYyQ+g=sP$t})SYCn4|VW8&J>bs_1%#*YS
zV`X}_exsSDmQCr^X?w+=xvr8_uEk&h^T=oQ0d7;;2OfqmC%ME;%DCqwH0OaR<emhs
z*T9!AfbPeolj<;<9@Uh*=liO;X-gMUfX<wjywz1sSY#$MJe@q8{pc=J>5{Mvw0BwX
z--^+EN%tmA=EMtW5nT8eL5{10mXBBs;wbn=+vF1BCe-mU8NWn(U7IM~O4y4TBkT9t
zbB!*F@qUDvL;UbYObpDu`B!iM%@tQ>bf3=Dt;bCBwM=+9P5P)sQy^z1&y_{CH;5aL
zI|cv+Nm9d`4-sV0vwK7<Zq&nH%xQG(%#mf{Gv2;o31UKhwp)n|7XCSz=J(Q;75$6Y
zJ=oo|ESwK()un=czkOaI<I?y6l%^z8mx(!Z{=9g?em_&dYO;Q&lyJTF-cG3RcenOh
z>UeY|{Y&>IyPo_DR^nhL*=YOr))5X~R_=y-p5De|JL820Y~AHTN>lW{imip-ziJ1#
z)c(K?e~(cF$R_of{$O<ZLe(Pc4~mTAGVg7220;NxBlBW&XuC35zASUg^xF7z=4e_F
z;fVx~*|V&3d2F!hc}@lTr;ioqS%UnIM#)wse5_6I1E3?k_?<_sXuvh>1I58BNvHd}
zlK^1Hp?O^Tk;XM^$K<hH(F%dj>HcXidf5da!R5ty!2e8l885*57HeD57i1^??KpND
z&%uHw3*)*}E4~P&HhCA6X@jV0?CouIQGax=j{AJp^|*4S^-^Uk9yUw;X=ypU2VVp0
zF_Mb}m0K@YkxFc2<1K3-s3#E5ymlAUnPDqKx%idEwK?#o*9{-J)h%clbDTzy_Czx`
z(*Y7wgxJBsnbu8cw5c2F*ZG1gYLG@a8N^4{Dx`3b_I75Rma-7^FzAT-)!a*yGA)Wh
z1fU{wjiYz$&0|!5SVlH7&*(l4Ul6DPu$wn*aCYvhhIvXQfj$loSF;cvQsq;X-*86f
zH~9;VHMxv;XgDOF6+FCt`NM}H8Y-SIE7M&8(~B5K4<!(v(M<gjG}LC;uxaGq`D-H_
zL${_y?HGnOOQLLEl|ADqNKVr&&<{0ZpdcZVyl?Yp`)+TqZK>9oD|GAzOmcyREJgfi
zFjZ*F?Ly%BK(g%Sy-hL2x85$`ezMgGzdHfHP1ezFCMite%l~B!dc3^&J+>!^yjVAy
zAk=w*5ZMHuGMCRS%$^UQmq}vrZ~cjr`3K@wU-aIl=Dal8{X1UrU?Mht^=i?e<(J2z
z4V@qq4SwtGBweU@18iNXYgzVP*GSe+!*B<7lW>Pf`*B8-yLcKg8yg|kK?zJ?If=G+
zL7E&znAceXcRbYG<`|4d%EW>1zCx<C%HRVsAiSBGENOfU9wijLDXDr;PSHuS4*pCz
z(RPZF$pEx)wgBP<teknBJ~w8_`W;PgYsMwhb=SYlS3sn|#*M%0PkSmu`II@*E5FZW
zG`6%h1_@`naZ1&@M^Ti>et4M(5c4>Nb!mXQW=!Ek+Bw~$EXL<B)Wy6_22u+B*rnP!
z-WOWFbvn2_7*e`fzdry836$vHy*^>M=WVFVEBdG)Ouk<2*9y}k6>5~t37xa!Evuy(
z@=)&0_=(wM<C6GtR-YdPN!+}Kliu##{1fw)Rk6?^YVooM6Tjt^IX<6`tj6=7l)S1s
zSY(Kr@w3&NY!k1+jq37#w%}nU?O_LR9^eCkv$^oa8|t?q?a}MlcC=AUi$mcC9MqWA
z&EO}M`v2&h=zr&`(}pCwe0L^#9qT;nNj?wgy$}ho?35M!9TB|kL}0k$Rs&OLX(el&
zy?E?F*o%hWCmMZh(O;fd#_z?c%M?NT7xm)w$SJ5fveA?F#%9%lrw1MYP$S!V@H_`#
z)M(S>?yFVS16>Eued8#P$zTX^*qr>Bq(KnQBJ60G0P_=(&Q^v_IR7+Eh>#_WX&#l@
z{Q)!ZfGV7e*aGc<m#HOk&PFIaP$}bBY2^1C4Pn@W@fM?RFi&D`GhuNCOo)n7<PEpy
zo}iePLQw!D?-r+73%QT<?)ay&DsS|29_jQ8DG42-a8kizP!isU*4CZn)UdJg<;Jvl
zrdM4`u}%Bt7Zyiku1<9KNVf@g_;wNaPIzqRWAn1G<ElTI=B17TiSeZqB_<K>&>+(n
zM{((SwW&Mgb;eceQ1vtV_qj}U!bl!(BrnH;?BqAPPPf-phkW`siFGK$N!Q8m#XGEn
zCY!^R0Ex3=dU?2G_@hQG<amdZXlY7H#2PV3V@Q_0tRMwqdo;|EH|~Ostl*Y^1E%a7
z`f!^ASpFI)*IOo76qI0c`k^|{Clzde3QZR_RsTgH?n0LdsO@zUXRpoTcHfc;MXY4j
z0B{@HQ<G=z{zpYjCcoZ#Jien2CZako*jsCAtEQ)pyJQE84N7OWrdhTMG#%A#4BGM&
zydMC#XvC2tsj^3Z7ztD}QP{J@>kDMZP9Az79i(qW=eoc&uI{jG)uK;GybjYk{|d83
zJv=Q=LzHcS*lMcCPI&b6dh(RVxlE5m%@q#<&F}V`<mDp^G7xxph8dOV9FCu|=V%>K
z_bQ@rdC~qvP)osF2m=Wrw#1?QIs_V-RzweEk#0m1j<wTvTJ)C&c<IT=18p%SOsVZA
z<9RLuEZDjF1$i?^wM8qcLobyiT|}pShkh`k^2=yEsp^}`>y4h4H=CWr7bS){s?36f
z*6d+{huzL9bUhG0EcAzyYISF4x&VXi-GX@RYTBI+L$p&=Y6<%5v|6f@YK^h3m@qsE
z>em4W5x4J9#Ih{N%J@VYa$L_Mv!W06#Yp)wH_Lxiy_Uxy`H920zuPc&eAWP)BhLeX
z14P@(adC2(W3nKnVGu1;i7RmZdLm%}l(g?)_QZ~s>M^+Bh6cNTB{g}O@TN&7Y@L*<
zLGOdM)9J-&=P)NG9s)-^GLKs)dZX{P)_duj6MMdKS}!~qkZLX*>L#|_ITM0UsDeMV
zaJwvfvD!{jTnO{;`qv+mSW<3%2m*4&!YL#*8`7<M{5%g9+|o7*k+}tp#ciFvo9#+)
z2rSz)l>FCfCnE(b&&^oo4c9>Dg|&&!yTz2kC*cw`B%Pie`L0|6aw~DzVw9pF1Gq(t
z{}k3`wtrM-M&KD}!A7Ov{Eb?BJGa}?UkY>}3chy3;`tsrj4=bgDs#fd-PW23u2UuU
z##sAY#ieD@Q0FvDMf<pw^630;bXqk1nAM0PRYhjg%wi6tM>y7E2&$tRE@obI(-<jk
zR<=|SSElWrN+?nFOH>z|Tz{LDASK=}pOA=F*CJ*u*GDK;M#9yILs?6Rc#y;x{Dv+u
zu)9eo9y6OryHQs15a*tLalfY3;EMg3SL(6J+zdHIpC!OD<LI{An5`X+BQz?<7T&eU
zEZOeC5Z;b%0kd1R#o*5puJqX7!2nZ+sC&ePkN5!%I=4)x%J*$NHg<oH>rZ{cA+5TK
zF73$Br|zo3^T1EE^+Jwu<_bK;rXYxAMOXClf+TIkb-XXf$D_!F+2a4GaubHYf+-6D
z;-%e%ON<RW)RMus82peqXO=5ym1f0`5U4{zc#$~yd4O%q_o_|rHU<vVO?0-4SZB7S
zny-HWO<lpzN{Z2uUiO`2!o2F|h`16CX#90hgos_YanGw9Wne+nk$uQ0O{}LNo2Nn+
znNDm6N(X#yGw>#!kusuNd_Y-2BzZz!0w#|ON;oh`tMK${*|?s82j1JX>0>YTQ<rcU
zH|lSbP_z2|^6ohf<kza6<NYiB6wC7(gfs966|DxMsYb}$E5!DA!S>n@>MA~{$-_Uw
z%}D}bvoFRKIK52v^jKd%y>XhY6#Z)!d$+HW3%JTNFGd%{&okTK40DpFe>&SDxVNTl
zj6Spoeb?f8{4Z3etDe8#%Uwp+DQ+j&BIjse_L73hljD)u!cyZb4GDNx9#LQBeXvpI
z-gTHI`3zsuCJS>Te<*fC+=e8$^l-G*msq<7s#1(S>MW*|j5lxF+HW!z{Z>}ZEi3H}
z4F!E2zfpu_=J6SG`f^=A_Lnc07vL{dV+ikFE?s>9vP~H&u;fH`<KO;sGCz1NT;lL<
zn_fIsOj+8k&2>E7U+3dzm!LLk^-iMYwbcf3atr7dd$CvIp!-B5>$Qlk*G_D0HWIkk
zvJFlB=s6Sp<*d2$uVGs|Zy!TE9=1$P-^co0{RP+knky@4!uRUdw6>+mBeiE6nI~}s
z@J`v8Bt?(}Tvl*Cia$~M<1!#>^->@^b2bn9*`V86zud#1Cw>6_!P3Ek0fl7kZ;DPe
zYA@wq%Qv+MT-@|M(<Db7y*f{VnG%emYJl-!^UKCD*d@H}nL*W@tAG{K%6Zb0_R8uU
zuzWDgTo|i9;O2xR2<ti|Odlv;(DV^?E@&`>KP~JI%e<^^ynt5JeVF|T%(mPXin_QX
z(V$@9JfmG1gmRs#x5x}g^b<}sE^eH}7}dG6PRkBTnqaR;)%X*KqsVk%8fSIioR*`Y
zhmy_$G6PkOJeS$B4cz~UX=7ems4*H#f~c=V#h3IH>9)D2q$H@!D>-$wAQFC(EUY`M
z<@yS;r#kVZ28y;%EEFcip;#*Zw%}tC05f!y&{O2PmmDu}cV&0@?}6-4lI|UepZ&=_
zk9$8?G*6zxUun|CzxPGTny7z!a@7;oaOLgsgI>Ss592%&f0nI``JcW@y7$yPo+>u>
za>aF(7gSeJY~SN}-d6Y}%e5r^{QG$6&ej$<6=d)BPNctZBB&g~&0z@id;eM~iBkpa
zdf8l!L8+lzo@>CL0?=*Kx?Z71>4*CWd=;EKc`%AhLlU}w{e>KGRVP#R-V=NE<5BOU
zQ2J0YQOTAi;0T-akAh&Zmsn$9mef4@MK)X$voR&g6Fym+G2Yd@V5+<-zxU?tB}cTV
zzvt1tWewvW&RU@;9;?64R&G&9c^6e3gCXpwjx@Es4C4c``=k+OH?8ut97b0pq>dB+
zk7{4O%l_1UlL2KUe;`7r_(<$I!y|Th^WE)bNx}(!1b`_UIc!97PQ*8^PquMWp4TT2
zzaXxm3TLg|f!qwXV3R}jrQ&={U2992uIJa<1D8u}vLqdB;`;?wvK>AVmjt@!mdi`#
zEd(^**UD?5&3NS;()wA*l1sGzFx?E<5<gTQO3<fGWJu)n05ML;D7LEpN2S#=!7^Y;
zaxQ{Mg)3VQdz>1TUkrj2+Q?}^fvkxzHHJ<DTSD6x63U!7mwRVIn1m+<WVn)wlN<>j
z2rB=c!5%<L)Pqyk5Ol*OJxK_cZr{~k-qd}(b(P!S@CRoi?wR%lW$sOR@f3L=f22d)
zGOH%(#K1W5J2E!FT;#qL^o<=kPJh&Uw_tJyt;WE0o=oyC_c0g@x5>e@7(XsG;D#4q
zgQo2C@1#2&3`>kgx_o|B5R=P$+%`-bgWBF4E2B1)W_ASAhfkSiyLR`xXJ;1|our3;
za%Lu;6g!@Oj4V0Ndf#i-`NL@Uyh1oa%OuCf?_Gu>`-`sEg{^=3f8f~~b&{omsXOTr
zSfE@}E1Yo~myT5!j^*X@&#Tr}IB~2RD+kF@tm?+4;P+-?3X-vSSXHOA!p5lN#Xvz@
z+*N>BrTg|js{6nmVM1=+nastMs+sOLD}9k}FF*YdDQ!+#pp3P_1})`9Dw*`UT+bJ*
z&3h6l{ARQu^}g*@%%jp@j^MsM9*XlQMWb})?*i8(oNJ*z3bIua-sG~we&(((;BFZV
zKwQhVR43{g|KPqX+D<?Qeax#Gqvy3s-7~RuY4jHbL3djMyM~df#g)XwUc^oRf&Zx9
z-*>fF%XrZ~g+nmIM*&c5>jZ{2M8YF(u@3x~rR|<vd22)(2K~<c6jGkhifLhihH=N8
zv;{@ur{f9YpAGN#$tudL8w8%sy(!U)Ahj*XWv?17q!^<cA!|OxsKu4fFG+YPoUM&@
z=>EU`?T6O}=mg!h>(4j}gxE^c_4W;=cCL9z!)lj(X71qYP>AoFncyyP^gfn1y3#-H
zTmcLXrj@Y$L_hJ)H51YnPoJJVB4%#tE2j{CLr?S-=szmp2Px=cAdk*pCKk>CK&h9l
zF%LsJ7eq&RLRq_U!XNy6+^0Fpzt%L3`|w3BJgZ!fR(GAgUDTy4cDHVPNXWc0Ov4FG
z1~)BsGf>0swUAqj$SKd-Ciq9tmr4yt65SSU%%g8?v%b%2k5RM;p$byjew}<urt`DS
z*DV~xFB|Q#{#=|H=*^_==Dj*kMlI_^9S$&D^Qdd8%loQ~&0}=i9%jZ4ODfeTQC>H&
zcnKH?kNTm&8>4MAx4ztesz-^FT54H~L_`y4d|3?C^EhdSWstng4+e))3ph&U5=86P
z#v>{bL3WF#hmyT<HKiv)bP;dZ3;kX)+xU|vW!Y@r#-UUWOuVHFR*enR_Rq7V5=Vw-
z4SQcSPG8W}T#T@SYb%hw1n(S~gp@ATfCx8{SjC5&*iTT^UXzbDv-uuMKKve%IQX}R
zwY6Sn^uJm6e8he2FOi>s?oix_e*yX%L5K_m-Q4UYSjPKcun2(Z)u!AsMG;kJEVZ_s
zb3cukKaP|7;lIeaX|vXlUiGsnpb>>rJU^K4=B^w;pf$QmT9m&+Ejy>GDV$lR<Qz!Z
z28-jePi)pBVs!1;zm*Ba2ZkxvQ%dc~ovvPmI-!?o&`Ao2hdm`8tb<@ic;5mCS)%~j
z+mo3Q22yZu;|HY6Xx^QH#E1nJVns7CYDo(j<s0g92Y8+#I$P}*tRS>3tyZ3SJxu|v
z6}UNCVx>^y#A_zRqgM}G8u(lFhWtfGu>{wVuT{QfMt3)dZknSk?iSd{6@>!zsp?yA
zO7$GY_Rb-cRKb%VbQ2?C(K%IVO;|UCY8f)5GZv{<q^6m_*%(LNOtI~Mb^$^xRlghb
zI}3)rwF=a;eKD$>`$L1ETm0)u7?s&Q{6Vsutw22r{!62VcYEv1kiuR!^$Gxb=226$
zMocZLNSKJ>4?ta~Mx0#ucGU}%<5viFRgFwn;8t?IsUryIN2h}^0t(8<d|kST3qZ}b
z#HoG$?Lr#ZSJTZhX(S0y44Ovv{ypZB2l68`s)6rY=tDdLgps1VQcfW`CIoc@so$pe
zpC<6V5xh`^0+mJ2;?+5@+XX#|7fIoBD3P8w(jS58l>Jp|iZ^9;j@_r_Y<ShEb4gAF
zsr9PVN{LD%(zn?Bvt)og!}~7n2#7_39>g6b^b4<NVi9M!Z#V!6wL8-A!K=fWtl<od
zu?6DjRl`CTJtpInR2R{|3o&AX|7;5WnO@Kw(1AG5TiX~n0O8UdZE{@6Mwoe&qoEYv
zq-R(8ooCQbqMy3hW5w<zn`K^LFRr?BIA@&cUW^6cERsC(|KteZnfq~WL@f``dS&=+
zzd%XndGo8oa_AHlkjv-p?DRg~UpkaKE}icN&$KAgq_$S!g6plkU7_M?AtG7B0f{f_
zCT%V*jy95<z7#_eooA@7%?>iGIU&%Yh@%)_!8gNv>>n>LIr%_)5`wA=>sjEXgJzg}
zoa`2)?Red581)aC4T<Z^uWLw>5=g3mHOy1ew0@m)@*y3K?tRM`Eih#@RTv=MWfs4a
z;xXg+eH!9qpr+eBl9pl_@4RS=mv7%b&a>#9E;pjqm+Zk;gQjXMQp!J+JW(hx87!Q1
zt@jWS72QRjzNY=|C3H}sfAT_<Zh)?~VId-r|4Fie$ilsv0<JgbBL*-v5rD3Tw811I
zK}>c~RxHlwgSt6spev8j=R(kE*=l!pw}lt6EJS)^W1oW84`mzns$A5LE2hnw*Oijw
z(P`m#WO@q3t^R^JLASTkRT*Oa^Vm21TycAG+buM&hOez+C~fi?794bN_B{Q@`Y5y7
zDNAGVWUKiZEydP+%)bHdXpiVKa2%MUjRnT~5!+6zQP(|>QI1zs8lfnnY&L8bqZLDa
zjIDU^JLq#x>}fzr>0Ee(Mv!Dc<Xsn}@+bAtvLP+WJ@Iaf&KLct=x&0Cm~l}wb|TGc
zq64Ghr7LaQ6zFXd7-rMTl9VHvq1ZXvZ87MmNgIh8u)uKqTc$DX*3z6YOIdR>w=lLa
z@hVK4&+7tFjUZe(_Ywoaw?T3+p0RML&>v95&!)+!u6gP8r)0=d$t({%1OIe{<-nN4
z(^>_>lsu%!t9#dd3SuEO=~5Qq(?`?kO^H3acCdz&BV?=aQ#XqjJAt5)LgCv~ixSFL
zv){pOF6u<ii{Jp=rBk*L+6dzNTjdJ8-ETzgjHAN#+KE-tn_8{Q&|rhhyF=XG<EHU_
zv_@_al<k1ml^+K`-roQ8AC<^r-3K@6HdR}xUk4dS?;9KUJNpH7(h2LAUT8m!cy{$J
z{xhXKS$?)lCBBzA#o4@i#^uNzrAZwLSg~C6vaEtf*8C^-SkC{gEzQ~HDK0Ahes`0N
zPTK8#LD+A5haHL6)r#(hXz?lgh4^f<Imt11mWVO*t7WHtxDFfu3SPe8qdX@m<@_MK
zJV)Bn(lXb7DNZ(T2uy$Em@HbScfdz2BfN6uYB<-Gbzt5DVj(x<+hfoVMS240QO^g2
zdh(=&RUu>?&?3i5q%a{0^9NY_B;C&DOFkuQ4<EMf0IG~|{Vlg*(zTrK?=fE^zNXKw
zCcTu|yE+o7?eyp8y&+P)vv2m!Q|P!Y8qFi#*w$qHefIh5w%Ggd1u7n|+Ms9V3u=+t
zjAGYbmVIXs-us0Yffl!k3D<dnGwM$$O?k!2Ari&;O+MxA!_$suQDje!WqcsEkMZ@R
zi)+NJh{fYTSB?-bDmpK2)uX=>>y@}(LuK$4kOVgRamvqydyfK{KD2envR$H~N+SF3
zfDK^c@xZrPM)q8jt7yASjDAI)XQh}nL7f~v^yf14)BNkJ<Tx+kqbF(*YIhhCuRs$b
zWqUJ<=VX8Odh$-A_}iw1jm|W$csFFrwbi$yQDnQLcKfK|HRKFj_Rz|Gce>_+t70((
z@r9xVP3&CPnM94lwCHo@`rJ@<oN7T+q-AvO*yRkSC!bo<v1@c(JMe;Qk1K=Dv*8ci
z@@jWhQgATk#IC^G<T5O7j+Iq4?IO)lGV|J8MgYt70P2zV9>Jm^6D%ZC5YzP~bLwr<
zhyC@gGFxD72OS{;6q(lgq&o(&z)4jDRGLN2L&7yo-;dpEq{X*PL08Z-&}*)12{$hD
zt+Ay!Sy%Ca?6J_9Mc)-xDsQcbdaoB;1qxqYm`Zl3!u`70;jHX&J$Mr1(S%c6nOMhx
zOsK`Xx<s=~%XaS{r$16yZD}JrExv(td+GJl-IZ%{L{TfdbslD?1@#l2<%fVCs81?W
z9uoL)ID<=BdTH*Zf#`l;z4S<d?h!)qD7iF=h3;$l9u+8Y$%xIZX?`)>8{=W1W?D0`
zf@TOQzT@|%=7dQrh|Z*_HnJ(*oS)t7SG9yh+K)KY*vHTQDP<c|Njm$sfN95FS)z$q
zSuIye!XUcn_uqq_B%JoWm~d&K{oK|4L$MwE1=&zvi2qPgx<JTkzW}@TpH7i?k8jCo
zN}I>fr_FYlL~x{X(`X+1#TBP5Bn2Rm$94}nwjrGu8^}4@>FigV^YL+d3HsR5=-)!`
zHcJBOV=phJy?bxw-Lfu`0qCR{0Fi1>M$u-j__X3Ypwxyb^GJ|D5f6)sdN9649p~9B
zYvX-m|B7;to)t8xv8cVdq|sPOAD*t8C7Bg&Lig%WYyIkN243Zt`+hwhWa0A!4X+$a
z9e_8h1CSaP?vAYz2iv<Uqbxb7W6(GF>n1(D{C#f!S(M7HL|JPd+1ZEG+?QECW8O$b
z*K2qRE}u;jtFA`ku>JwtzqSs(xz=JbvTy6s$z$L6#hz0O47`K2-}`AiP}W}rF=gbk
z6Wi04O<;|x%Q6@$HQZ@4`)5l@cZ>gB{iR3Fs^2()Sv$OH(gfU=J+Eb_RJUS`+Qs#s
zDu;sN$S<)MOgYw?$&18<4V_oq)JM4`k;5dG_0^sCeg~E#0sy*fp)G)HEx^m+K6*`!
zI{aTypx2V@<e~p;-iuP2D@c#Or6gb8J(V<Et<iKk!{No3StGJp`_>$SvnoGUf<G))
z^y}sS*-MP`TMyz^`}#EQy@m$t2^Y+sycV%63p^@p@$5|3{-d&~(Ir;?%-4@m0T__t
zI$XXh%Mf%d)#kz-Qs`Ct8>ETSo`(x}NmpuXmHP(@7roT8`GJ%S7TNl<@*7P5rc5^?
z{(z1(quZW^E+irm@AKiZ^y8K5(v)Q$2P(&u<-9xp+INg-$azM%A`CsXRjsk`(wD}n
zhH#c%6}uCa^~<eX6?f9uw59jcY^q}~-1N{VmITZpCaEtjGk#Uf?Z%Vr!ZU3Jyx2qL
zBZI@x!~;ODeI^F8CX;}pj2PbAFy5jLL_S%fn-LmfMr~GO0Ddubs2{SUy)bK7)AB{y
zJL->Qg|tYf&?hX1qazCr#txH%v6o$CQU#*tzW3zRm7mqKRIUzl27S`G(&xip({us_
za@{2Ae;{xSm|4T24^kPGslZFyqK~iSA%AGQH#-k(rR-JM|Hbu2$v}qbIzl{{>}^`p
zej(KgQ{4N7kY)~HY`pQBy~{fuU=paj)XnGnmTKB=b)Z+_%z};E)HFv9)<9&&fw6ri
zKl<6GgNY%V#Ix)4Fli0y>{qqha8^0v0=@8gmGL$Eaa@T_e%6*Za`&t)YQ}-YZZ9I-
zL3qmq5wR0Tq9k6V(RAy@MQo4P;s*9cdL|ATILMJe;BPk$;uYw-Ok4I)`bIH&ygc1w
z-WiYnzEkKN9S6nfm~`8jTz5|U@{XfPCIMW_+g16#?kI4P@gLh#Yse_-4{fNUVUulf
zZODMz&RTsnYshO|^lY<f*00GgmY!OU<pwwHG_b1e5tuWX+pc|OWPOXV!%(G#J;O<t
z`po0U6Znapg!9UosRv6zc*ccJq3A*CFH9<enTNbMwWDvO^&O^#+bKOB#G}r|4j0oD
zqdKB;_#p#B-8WDbk#+;ZF1=fsx#?D1^L|(E(MSJ1w1N8X3wvqyRCz9j$s)}&r9r}Y
zz>iJ45Jg%$q5hn`*26ZG#Vu=Cl}fvJ>3J~8%2xZ|iT~PK(_}HaZeRt<+aX$5MH<Qp
z^a$~Na|9q`88OQDYkp0csF%KpmZr00Vk)-gSF?Mgll0l;{Kf^>w}uh_AohCsjU(xy
z&ELZpad%h*tFIy9B*BzqBjyVP_=cj)jZOH2hMI9{7P}|2IupB&9uQi`Yugq@756;T
zEFg5m>jwQ}KlMHpd7R$>u~<J_U?-jcA-^$&F<vSL@<Ei~o1|as<IJZ=mNe3wC<}dE
zX9$1AA>i-!F&JyBTeNigcGC6=Xs6)DM&{{bX}ODgOqLsyULLh00_Yp8d~ECQ`4=n$
zukLqU>Y@3yeM=UM-P;jC<O97EhlYno<sDZJjc9cHO$u<r9^>`HTVWo=+0!I%*QcOk
zahvvJnZJjTj#XLS*7kxp+rinty*U58PEJy=G|gGt-t2aTU!7rV3>*93>+}dZ4K!r<
z{VuRfhO5WIRi~WCydZm=Tc=PD30-gDFBLKvecd>@f<l9<ra{f`1>5e-1zD}KvVor#
z;(Q8fbSZlwftW;78pv=!rn^+dk^9lXhR4PlTw~zO&^2>wlLMYWBy{%g?yP#r>36vJ
zc@>wTgRWnDkKPRbRV|h-nelwtP2|)KI2_?~w=g05fUBmY!!4<MK@2T*Xe7Z_%vR5q
zGtQ;i^(%D2h@bFWSFE#VtaEgmPw9efqy378bLCAfmvXYLStDSbC{(WxKmefHg#}mD
z-}_j$IQ_}(*B+KoyLx@^KK`IP{J#mtY%%Sj?Mun_Ohg3I^U%QGH6xgND2Kp64`nkb
zUhKO%ot|;zeOxp5*{sJqSKr^Y$e@JQwv#nPo4ZUH3i)he^~L;1DX-N~eSdAGCLzl}
zc+9fBIb?G?^LLI@*mq)eRNXsdnskO_wvX_CR81J8veBaHLzg4ydCd|D+{+LjtP=~f
zD_n%BH&v6QYl*`KnE1i(e}i?fG?u!gtI9jvH3p%6gikUQo#I`93j1$MG?TB+gmWD6
z#s^n{Kq6Q!BsOrvaSFZ;Ax>XC^5|M<+_My=08)aFAM^Urmk_H8p{aFOLd)d6AbT|#
z^y90~;*-lmdGjeW<RH`^n9{ia&UMZk@VmOsFqR`|T_YOVtFI~+d9<d|1)zWbuscqq
zzth@CTgj5{E}K*^x&n24N-~O8cS3E9;>d|zQydmqW%k<D5grCCBC#F(3C2$!vsm8x
zNzlHRs|D}<;xfk<jdgy}u|kejiMI!bcjCp{U#Hz{(EVQ8Qc9afaO+7aSHXFe#xxJs
z?o0CM_S}_a_wuy&)2`s8P3$80nwgXb|Eo?in(?#WaVXU*En>ING>J$y8v{Kzx<j_?
zSVZgW(403`xY|(XeWl1Xgh}Ze*NnG~=Fy3!;gM^AH-yb8{?$@7^;JT{xh7%#y^QyB
zAo$#o{MlP1dCauzZ=0vROV;iERb?6R`}KZzYMzzdlhhM+wz=?aUqbQLvqoZ!aN~rj
zB#{s3=93os?}=2sAwfQF!Kd*cj_ds%GjGy_{<!$$ijFD#X%}8|Xlhra-Z8*)KN+xf
zh0*4_Wv1n%)@Qnd(wrV*_R^on(;%5$-+$n)c{I;w{?{ro?YG}t6r)Lak&&!9;5>a%
zF+tqSz!Y3FI8#_!BkW8r+8=@HrTYBlgj6RAEM@$~UzbjQExNgzkFwEoGw5-@<yME*
z8$ihHSQy3SF>J>Kl7=G~tuqGw$~S&Ixe{h5omMCtC3#0cefjFNPCf-feyi_AS`WW*
z^D%AZMyH0nppTK<);q~O;oB(*^Oq{|aW>~a6q+?|&CR==g5p3W3bL)3j&c7K0F7p2
zB~s^hZ8S;H<cfIww)y-4mkF_V$9w;8z%T;XOaa>uujvO!`ES`eu29o(^nNa6W4rZM
z$3*^<?0WBmUpD$P&Xz_+&lS=780COHpFy7Zn%^h&?q47&x_%~Ibw`snD3o{a@pK_9
zfNbb=4K4tc@i)2WpJF?nTJy{JxexEGGDMQDR4@Lzz}L!(76yXPHRvY0WoMi4$l)>y
z&ET)#Wio6WB9dhFWbCt0mNP{;eN1{BdC8&oWRb#pUaU~=K`{F8FUJU2AH&p7DgN;+
z%+%-9|2)#nl>f}Bj<HF;H1dHU)Ae!ijL&ukz@55I<~TMZ=LO>Dd9}w5!5{Lj3X&As
zXo(AX`Bqwi<<Lbt;@DPwuy@Yg`@J4MirwhUwB;Bc3IF6E-T}?TK<R=s7c1DipPKSk
zb4uKRrm_}0l;#%dNdMSmH9}=#En`ZCQ+GjcY7g%W{XH#Q`92q9?K2^(lA+0HlI?rD
zL`(8v@KAp0rXE+-5kn@)XrV2}<BYo)CteEV{Y78vQX@~;dVD8d@qD$wiLXAIW8&9~
zeEr+zMOV6G%H-$xrTzPFC02Q30cfQ62Vye;@!^8r6@Hl%*tHnV^I&vkT2i6%Mx0Px
z&3JcRZHOm?{>g<^`BLWT02VhnpVR0gXC?V2Nqg!^&;VjqLwoAbOCAeEsZ2=%-5@a~
z9@#chZ-nQMZBL3Okwm#v@z<W0bSta!kNr!5!4jd~7=^gz8<O_Mh+^=c#o6Y^L9`r+
zv;d7CU(NVa(TGvcD%K<irl>^Rm?+*Fk}qdBDO}fk8(~v=yTnBOQ)=NdYad7!zp0XK
zaPv!iXfY4^?V;mMw%Ag|l@dJ#K5>614or}HrwPi?H2dC35nH!zWo<r=d-f(xQq1zl
z==VG)KX($>4W$|%*|ViOA{%;Wu5dqEazQQkvM=#+xoR-Au;LfFpcdQne=qoJJ!aj6
z0s3L2)mmo%Y3Dxfl`y7#T*hk`z4HY3NU*L2lS$3Fta#A-vE6ex94-rJv+_QS=$5$U
zDiWV^boEGCh~n#}5mn2v272^7cw5io`&#$&wudY<fuwTb6{MuJZsxKG(h7EqAHDy_
z5c;>1HJ#)3_Yytx^bPI80+!Q<cFBz!gjz}gHQhB&3k?SCTsKk8E2_!9NTL3$vK!+8
zQzj@kEj2qSMVD#&mmhTcsaA4UsJXITuC#MEtlSnOJh*=A@6VHlxp(r&l~+5IvRHD+
zvX?wTIgFyVoWP?Nt<cW+hjZ(h_j^{F+YPyNdMr=A)pvF+C5``8zs!KkQ3SJkoGM4b
znW5`IT$Y%TunX945_?sx$5!jdS~Ois=y?uNfbUYeP9aX}>4~Lkb%fX0JkQ}3Tj_m=
zckx(uOU5WHepURlc0r73iC#uchFW3%szs5)x_Df&Y}~t4bZqdK<=Wqsmo#Z(x?g`Y
zL`s3_MaRmGC+!E#-x;F}->oKSz)jpo6J}i|G7B@~SuEu@rb@osb>=#?MmOjq&~4E8
zVWo-aOX&+g|NS(1R+6-yF5#T1!S52rntOZm!T{S-E>!a?yf9K(h_=EqVc?TCT({;N
z-Np#q_kfG6X~?6|UnY@9m8gMDq;}JrS~ml;KzqR{*zt`(k2SWgHjYO0<l0mK%VjCy
zm8aH)(aH?P@OchT``g64E(8xufYciX;wB$IZ<(NQ5*qjX?R*t|ZzY6QTH|z!Htsw;
z4?iu=b5NTN`h^I#5Yt;pn$eGF2t!-e4tOAVif)t)rKw`X$FoZ&iuCT3uv?VSbh>q>
zItk|QX4(X$L9vnF4bGlVeT4VqxQS|)Ta6Xji2IkBrK$QQh#D%bLb$yD&0C!f-eqRD
z`=cQ$q*Ov(>O-wEq|9Wft?8UJTJO?MmGf6l<>#>Aa-C6q@JTPwCH0mg2<W4>z)tWT
zsD|E@zZK;%zLIHEH8-vT8e%nGC@ZHab@b8qtwQVb+21L}Iq&E`3$cF`quvnHtNnz0
ze<_U0G?M!PMfL+yTcW>b$=5nS2w(leZ0m^xz{k@rjSUF!D|pb+I-aPkV4q;WUj5<s
z{l;7#m6p5bbv*BU<5vyKrM)V5C&GotH>81M7K7psX1mlPpR{R(?;EN7+(E98rt%^#
zy}hr@m28$i_gHYbVx+;iNA6jl;CTL%UvgV{pWl4lLw?>M`%V`<v%GRGh5NnHnnuRf
z#>*rFkHC%m{mEe4;k5wVhT1HqXmkc*pBZ=n0$hDzNca%w-Z`q>$%hk4+iA_CFjnEI
z?znUo#BL6ucf?wHK{Fj*_lMcpbVz%a<DM|l#(geC9J*-Sf%k%m=9S^WMp$6&hQfSa
zv_92#m-2=j<WxkaHLja#(J1Al_d>sk(;nYtvhteyv#4<Y@wFYy--Jv&57hqIBF$M!
zq{H!ee8lp5hL`?VMwVQz9)MLTI_Fs+YG8P3pHfENTdE9$fxj1428zU1{)-bmR8z}(
zR5O!RR)(lu1k0=PKVBP9?f5X({_K}Zr2tIPHoT!$qQ`N6(+W3JY??6Od$(#P(iT}B
zh0?jhyaQZL(Vedyv=i(8kGHdYYx4d7KL#izh;&WqM!K1zv~;(K2xD}PoYIZ7^qbCs
zboUqn0@BiKl=KDylluIw??3UovEAHp?Ao>SI?vZL9>sDJvL1Odyn=9vNxT6de4GBk
zIgsppdq-q1&mvGKKJbZ}@54(oz>?+$RkG<!<I_djZp-FR)L7+yLW|F@k^hf?koGoT
z0<<)Fp^uXam#1ks8}cPD!=LoKbN`SC92eykdiE~i8v&y7_lny02V)b@lfpPdtnT^?
znjH=Wu@yikO9A~IIRxGaxcC(|Udn?i4uD+IywpK<{IPdj+_ffteA#qmU-7->GW2gW
z@>ET*Bx6M&{g%aiX?e-w4b+Wsn6T;TYr-z&&^Kg!?6EYD@cI%)1m5(I)=@!z*U~|c
z@R_yd_?%(*V|fY;oN{rT{3qj1>3>U#h~2&e4k}GJiL#HUt+!HvV~Xy#f%tn?D^kP1
z1wf>qnCbHM#`m{;>V3}0dRh#=X+DS_z*J8gI!z;IvNM>NLXk@1t4=hKTC<^v++uF8
z%xL@rrbLW$XMBVCq80OTBpt=);puUAO}YpqfTTCFGoawuG$D;G<_6mvi+1X7XFJVb
zcz3E#am36OXTRW6oH-NtOd}tk_(Zkv){FyLxB7_5#P^qsuQbWyhXwkNKza0PQ|z%K
z^hPAfDSdoAq={Vw#s6)x{Mac@a~=_pqLlpnnjqz#+_x>E)nWGBcnY^Mj$+^c5OiFa
z(q6&8z1haSngtaGaoe$#4st@S7N=fjUef2=ZqRN-a8jzgokVx*5ghxamX+QbP~1+C
zw~9YT-@+kXK!JDI0A1wtYK~*}?%^*@k1bvZneGVJKr}M=4O`E2j(eX&+r#|V?}>uN
z;#u)^Quu0Y&R{QXmtwYSIp;(=0zwC=!pjYHSls3yS*dX3ZEg)vS>+{ka{Bj7<DXiH
z^Xf4d&lKes=6HwAf}=)Y|Fj6+XpI#P5r*Bjp}f(@&UY8W<OUcK(JtVAICc5L&zMqJ
zEEAGyr1UY{7XVEBX(50954`v!Qkj4MlMx_&Cfds@%j%7Mccs7bVT|8YdX~ExQ|x#B
zTPQ?*C=i>Tmuv5{1q8IM$WF_QD>OPLJgjGg>$HWuSN&0ZFsD^sjf3oGsk$jsoh2cO
zR_x&%pNW~7?efKP<L|8Mr+esbJGoNUH=cAqcYhZG#y?}@W*1e(?V@vmht}Sg#N6}y
zJ%P6|;Em!n-rHhDu1RbG#^y^?FU7ujWO{{D55vL@*vmt)Kw&LKuw+i0TxD&~C}p2N
zux+=#Jt9kpE!It(J>t=x+cFA8bDJw~Rk13#yaZw8#=ohx$&oXw<BlDCi=P1;amKT*
zRP#%`4jKG{vMA^x(xctfHt)BK5_D|C`9K)M?5g?A-sr9|5|M?rCFW`RR~#K~Pe<3-
z0f$@n?9y+;4m0^DunZC0QAmR^5z(~Z#p^l>u51rq2*P6R(wrUNTaQI$)!?f!;!BAY
zEscx#vmx3q42v4e|08gLQe}OzBc+2d(zQMkvEQ`o6uSQ_e_*aK`RP6Gl2|4?9)ZHq
z(FZEpVi~*t`TVGRg^$9X^4rkC2F<3rj5cI~*sEc~LsyfL=X>Wlox!r#Z)Tfs4Rn9)
zCSL7oMiQ5_%>-5F5;Ktuyxa8UAHzlshmJ07SUa{}WQV^TgZP!LIQeB{zFe^{OyMn@
zju&Pgq#*n6+nN}2>>)Gbji%&=woIZF1NhuRHi9l;NJS!~I6AiSdQs7EMc<WgQp>n?
zX?NcYPKOP`;@{#6c+%C-FB=R)I$w`wr%Q8|d|c;;`a3R7UEttR`5bdWEV$Nz1#{=6
zc=O1Sr3o!Ab@pEMp|XmMF*gAU>Tx-p?Qb{jPs8398tWy^Cq1}<L@sQoMs?X%;9G}G
zK-7qm8NfC>uLVcORjJI=O(_gDHOd8NV3q>ClRvdO_^wnnXomLp5Ce171miJ`Nu*B_
z)jjH#1+c?3!ugrLU)!wU-y;J9e!-vflJmG%2Sj~q{>k6cl|MYLYxRaN24biS2>#YZ
zPxlm%*Vd7DSN~y?ORcg{EUvIHEzkdXp8ye*^764x2B{QL_qzr1VP<d!ELbDa$Xan-
zr0$64Lm{6JFZ!-M-13+z&8pPz<6QnyS>4&UARXde|6yih|8#CfQ!+l&c=5Eo(T;wM
z!jB30DeVy%v$6t<we^;Q`-&7W&5P{Ytp5?%yV2cP8soYXv#>>X(A#H2zY;v;)q#Gw
z2d{n|)w-TrEH7?##_823y^9T0P+HSzRrL{Gdfp!DSe()why<RU--67r@Fccb=bA2I
z>;k&1dqbEAZ;l#JZjXf1*x;SCK3wX~*>`v;=Gd3Qqz3016*E~H(z4D;$Evd!T-bFY
zj^&}4^(b&X-Jz!4f3V`AJF1!Hr29fK71l6<y%c=W^^k7?xiB~0uVh)ZYKX%CfT8e3
zf{%>UUZ;*WhWdYK%{H#>z3`k3d9e>{`JT@;3&%^{akS%gFu>P?#DSyd&t9X)xiQ`*
zcTZSBNdrITf9<s#13dU1a!ElF$l-C2XtL!><GXr|^;w#Rpkp&yDXDx9Mrr9W(Lz;0
zk1n>{ljwN6BX&lu)6@1Ut*Vp=g`F(C&@<_g!o2qlK55!5A~RziG+sPS<-F2$)uRR%
zp6RX@UTqpRZlFL-v44R7A+$C~4@dU}?39#{EtF%2K3ER6L$&CLS^v4XJVTcEDKfMe
zrI+f*fv+r6%}1J6l(&g#)o={p{N9KESNdCkl+7zgl8$rhG%yAa&5CM4iuYP71noYl
zNJp~l2Haj|{(Qu$xAv-T$_>w7FhKEizo1EHI4RoqWmAAR=&830A8BNJlKtvj)ZodZ
z@d^t8GW2GKv;>qP`Qj)=A~Ux%sQ+4OA4D8NrHa;}4$|($M%3eUBD(DC?S$k0o{+Ep
zajDt!>eHVHT&ILwg}=1&_X=~uq3G+KrEP6uU<o<Kqhe(C0kD9!kqMZiexb5?aeRed
zD_>)GMr)(*{5;rgL!MAzP@rEo&(!vI^t962rHxmmtIqEj;Rc2L$qKx9guCdi2wCVQ
zl~>HJXrHQ+cb@-MqicauoP6AozW^;EXfup?XJ7C_{Y9cWc##6Q@5o?LW;qvLccU||
zKEr^XZbJ+WXo`V~7Y!;$4Y0~Lb<UocPZgaCx|H`czmYroY^imBG{V9T&I<m{mFl*s
zvmA#0A3?(Zu|kD`?a;tz#^t*(Z4s0(;j9UEh$f*+WSDBHh$z`gkNx!G+b<#lxPLx%
ztekk0KY@XK^72~-pv=I>*U<8_6pd0Jl@v|i$a7F&l$SYPK#_^z@kkr0AwkA4W%~-n
zqNLkp9yGP<QtIaK47+)gt~<1VL|a4&%st{&d78dTvhR_quO<GEYN2>$@+=Ze2rGoU
zFu5(g4q;te3KD3+hps=_28N1yR%-aX!$+aDaEK)KkL`Pe7k?6wW`N+`QV<PU2#=?+
zS?*<s$cztQab_jDMKt%4;&UvgYZOIcqBH3Hgkn5gZ~i=q{DyW)qWo?a7tY9;(A5#T
z9`tIq$jWuQu$hh=T@5B5Sbm$yv;GO6c}LYPj0$<yI@J^{!2&W|_{7TI+m>63%7T)K
zS)1P`&bVE9w`S@M+kdCIme+4OHdVQIr8Y?IKIF!zOlJItEmZoeO7h#!e5mLzhHM1)
z`QrH^bO{J35CizQ7^GpjajlK|hnLj6_Tu|WC1_szv^rkBwC2p#>Yv31R0U1BGKE|-
zj`*dOdr_qt-Sl=<w>F^Y>MX<Xy_sCQZ{r5K)$|tWdPPOsWOCLM5`xkt^Sw!6$`IOv
zf@g;z0yp}Nc!x?e5cQ1#{&fYONqyl)>_UgGtN=|~(gG9(Khy3ByViN@qR*5Tsx@V?
zW@)-Ny1+5G&3hNz>wGP#WwW`xq9>IFI${!k`Lk1(Col#}7oSjE!7Rl<uyE0jupm<T
zIDwn`_v7+8?n~^QC=ek6H7}drO}ADNd7muVnu_uaR6xw4NB)_H`lC#D6L~-R-?7V~
z4|np+^@=qgkx&&=K=g~l`3(DY<7KL3BsZDmnf$a3(sG*}_eVXM6?O9Msmjd_s$=tD
z#+e+vRjCooMkb1;94TqlBc6YXX{hs~Fq21m0E8R-<ouTX-IS{f<FZ~09jB{p`tKYM
zhI@?s(Yfq$_qa^!MQ%!s5@9xx>vUcIz!r@L!dQ!_o^)!ZREGxIm1#<3eEW_#G~ov=
z{!Ar)PDksj|4)j_lBlh<Ia%%HaO;5})BtaUS)K~S2$PM~b{UuPf9h_G$e(SGvCpH=
z`&r_)%plEqc4DbrhZc^+L6=n8H?A!Ztarq#&7=}dp@NF1#L2DyC<i1hRt6QfnG89i
z=_MKHz+aWiIcnCsvI8y?{vINVr`G~O71okk%G_0pa(`;q^H*=>;QqZtw%0ZTHjxHD
zn1Y7~Cka<5O;bB;$RUZ#(a#+`o};5#h{UWtu66b_6d&IhzaW0lXU*kD_`BkPX8S+2
z)kv9PPlbT3Yr4K13aO2S0b}D733z1weIChb8dYphTEDiAoZ)Bf0Ix$&FeLctqrUZ6
zogFzItZ+=LtC6mecXepU2mc>?iMyr2^BO5X8@4brur4;}+hrffpY!#x&JINz$%=fd
zZ_47miz57p-U#s6g7q$z5R(9eag1imq52mUEg9~^;1grXZ_BShFyUtE_wVBg#QG<o
zN8sOYF5p<HArQ3<1WXH3jT@wGotKpDY4^iPso;Yv%twMbrv)c6S*uH-kIY+Ul7Y50
zH5bIg`Csr7bss9xBV6y294cEMzq6o?b&Jw>5u$hkb6Pi^b-ur3k<&UY&@=M_ws3gb
zA^rZ~^u*ooW-A-_ZQkmQ{!n7RLjr?=U?8(x15MV1=@C;gis<#k+&=$VqDbE?a#M_1
zUPNr5>RZRSNy#l<!fbT8TE?vW3S>3-tpbgOk<64bD@D@AdG8DR-0kyP*%<le-*u0#
zvp6c6#GDI0du!Bd5o~=iqt({@Rfih;#`{87cICNo+gh0zbqe8nTRLikZ@0fLD$EjJ
zx)IDhMCZG(MB9llU3BVj&d#e%<(Z0DNcS`_nw9*$XW$b1q0#btjAbeE4^G6+O*_3%
zWg^eLZmX-VVTTj;R&MJ9z0hWoAShClMsJu8kymTAr1D)MKS^FxqJa)t{R`!5#)U+r
zk(5-%GgBcW?Fz(__*xir$gsF-PAQ!fi4V8O4y@L}e={wrp{H`_=oa>6S<Q6A9q;T*
zOM}j&GDPtI2!v+~67rwi76dWi-dun?@!Tbj0ot8X@yCK)ezxddW;58a+@5#=9n5uo
zP<C~E=i8o(>s4f)m-hg@pdjhD5`Q*NDbVrcK%Y8CRLIIO-KfdK`d0zxdnl29?%4%w
z-8D&&BK}^DIi3O)gRy{92066iBe44nH{6x}k|XHf+c=jrlR=$^ue9^2hprV1Q31mv
zrs=P2Z|7keO9tCAe4~SxrD2a&<11hPV1Ir*Lh$5ss?C4coi{eT=o|8Y-@i9mg-T)E
z<CDh16pVr$4JO(KKAD~NV?XAu3OI8es2c@#>7vRbGnn?%cnnib47blSjd=PYAvzzA
zug(PNZ2r5We_=zrALUDoMWwwYP>@j21)!fQI_$~A<urfE0aG756BY3FUOTonL+nPH
zv85td5jQf~q5xfojv&_$OmqI+Hue7fcEw_dICNZGztlTjI`~V%Q&ca&Qxr?^|MP{{
zME(-K5wwYK<dIuO=F_Migx24PVhsvOFTJuX>8_E424CZnUgB2jplJBhb>}C}O<MW~
zV|K`bPxbjO?GGuLY#)Z@J{u1V>HP2!=vQ@u3-9DuVZU$X)iK*pbO{v`knuj5Ou08X
zO8@nKk{s^t3+H<Hjlsj0O{qHQaaSI6jHdXhdg*G>KrGRYgYV-)l?#r0){$1cD)F3j
zW1RZcVTm_W2t{KAJYY|b-)gxwDU*S|y;)9LBVB@jzuk(5mpddQ;BWIe_-E&)338n}
z$P}N9SYNjIxifHL&1jX-MPxjKaP<jR)$@*YAm4dS-P*w8|1JEH(8}2W{(&h@bal97
z6>0zrp!KyFDfezu-%#Z;*8Q^ijPjufvgUIOJ<D(Q3-*gA4Y%1hl8Ul0{)_NVJZK~7
z+3Jnz^xv_Z$wXl2AG}jsf@fQCDn?4K(dbY>%oDa`_iY|OMbz##L~Ayen>}=434z{t
z&V>NM9)>O(^hv~3F}}4g02FhchV5ykNn29PtN7Ds%^;9HsMDFq@Uc0O;Gv(Nv2muD
z3#)y@ravASF((c0wtcg6KQA>G^Wno(uZ|)#Qo3gA9Owd1f_qNt2H$_Dw=5vTrdKX{
z&Xg-<@|A1Hv(r4$HU|3W)FtMc3~@;@-g#W3^nkuDw4gY{Sx?)7Gk?3YV})!w)36tA
zaq!hODsXy`z7>Wszl@RBL@W<`xJe+FJ~mn|1y^QI(e6v@v1i*klT0AwR^NDH>mh7r
zdcAXPe&@jG3=#sGS9}q~2Y&|OP(e@LY!;AP!ZJ=Q6ZifGf+_L>#*QvJX3d?YynxeH
zaHNcODK#w+KY8%(eGE$X_TRNtkmPOp4JS6RFW>~IuERnNaX?&H!I$D0UT(u%k*_DA
zMsUY~aK0P?YkfC!;@t`5_cjof_bjV}Cw=EmwUs{@jLXxIUSVa-p!H!lx18fIS>bIP
zF&EV_zS{Fnx$J5km?}3RjzQ`?CGjjlkUZJ<a^YIqE6-Ud220<O0UZ}z{%+#FIAy8D
z<G9tnl-K?~;*v9#UC)r6A1ngPUY1lW=Zk-`s#pe2fy(QVj28W9Ve(G)7k5L`i=R~p
zKB3m12X%ecmf4-%TEN;}3k1Df=yJo+9s!6)r>mZvLcE*xLNn7csc_Tpy$*?tRE|r=
z#Cm@+4S^TNj-g`#xPJ>H+XG^vO1*z<&{ib;aB@fADa6W$b(QHNhYW>e4PcOj6@mH+
zpiHr^gp`67t;!kd7QTyD{g0rk$$>`#bQJq5K5xFju;?&<oMV3M94vt{D#K?tbMlO8
z@)k;FAZ%zPT$q}Vwh@b2@~>yV(o?;}8xw5UeO8rz)C|98)2tdU6r_Hw5;9{#+mW81
zFAj>iV`B`zO5EaW-1p0=eeW`g*e>d%`Ox{wc%;AXFHOhvR-8bQ3jIOqXPNVZn<VG_
z-oCmcb@Tz?T)c6)ZEj-W*6Qk+J?`?tv=ugoYQk#mGc*yOr2lJy45yO*{HRu(Vw3iR
z&2IS7AZk^GZ@kCBb%`Hw*y&%Jq41NXKy+tYCtdPytC)Is-Dq9af`!c(8cqob5c-x$
z*BT=C>%Y$`4MUIPKaV`&eD;RSKqdv!l~PZ*GGR(X&(>S?KLY#<B-I+84)shfrYH$h
z5V{><Yot5%Pi%~N+U>q&&}3?#d&y^1Z*pAH;x3TPiWFb$GOLBz7>21eTU0d5F=cUe
z&;G53N=7W}cc`Ih58jJ*3f1hkQ~vjLwT5<R1+b5Sv2Ru%4C}!HQH<-6t}YTT<Pz(|
z5Wf!b)WHYJ7}^$#RiYzTGEb4HvDniAtNO<S*2;3?DQ`zu+gS)>Q8VSTUk7V7Qg<t1
z)dO@Mi?yHXTmbsWftSEq^}zdW{ihiK9L(LL)FE(`SYfW%H)r)+Qwv-y{P@NL`v~X;
zz$NuvIbS9qZm7Pu_To%a2r?FQHA^KCp5B3>L&7R~Pg}xt?S~hS0aS;3%|JuXy}Mu8
ze#33T%`9{So{k;L%@Hky4i)N{6B2x+X2tRErkAUbJ5YB=*VHi?=O;%A&WJu>BqU-6
z{i(<pg6gH~q5VIIghF|IRD!%eMgfe<Sf}lx!OTsoe!+mBZMs0Mnr3#Uy#ock48Kpw
zYh=(~#8fz$=t!o1v}=9(fEl_L#DkaGJaCJ>qsO&WVjcS6_r<|P_-97g{PI#fJ5mqo
zfj`rmCI8-%EGXbD$Ve_XxFq&ka4jP{&dMoNvw%-WfL-oxIsOOUJfBqjD#7u?uFfMR
zZ;@1_hESp~g+_^pIK<XoKtbbx#X3(mt%}d6ScN9-V~Vya1}}dZTTg$}B0WkqFkP8Y
zM}k+5ir=(&WR4(4Lv?8A=SrilN*QJooLozJjq|uLGY}9Gd^EfvOoq3?3?DrR#y#1e
zU%(LVBH{G!xasPxG<@iNpar69)6;84S^tg1aHi}p2@sGGE(C&TvBP~@`~XHM<UT(2
zBCIJM0%Gja!d?-V%nH>0{ULrr0Gq#?fZhh|Us$9%&o3FLiW{J;nP6EZ>fGec`;%9I
z@InYw<c8V>+2bRCRWStLh%LURFrNyUL9a97t0r~l1^!B44?{#XVJ>TC5)4O3RPft|
zhfQYn>HcKz)4>mdWNt(66!E>NI}kPs1!6XZ>GXF<HhZC&x}ie`urXt-_7@))4<8^@
z%_6VrfWBUTG~nzLo}}$>gM10WYSG8Ijy+eo5tG<R6qw-F+MX5TlXjxvw4vjp=bPiy
z4@U?1R#O*i%a3cdhJ4HhyZ3p($?P?3tcSMKtBvC!wwpFg8U>t=ZP#xrN6yr%%}3`0
zu5Lh>g7|fUATWkJa8S~wp)RsnO<tnrpo4P3d))YVXWb-8d$z3AN}H)IY)GMN=YfZd
z2U8l<EZHbq;*E_mP~53faIK72HJA+{gvs4K?S3-|Cc)s=qn(|{kDH;T>-&tTdRyp!
z{aiT>P<3M_eqw7<ysHq|Wu!5yCX)YL7zM&=6ogwd&$$BK?~NBRSl86rJ^dxe?DX@f
z!8+Fc08pe4xi+a>4iiA|UeJyO8WdVHi6x>Xms;u}0_qAit?JIHC-PE>@Qo;VtLlK2
z70{;i8CZvctkA2*{otl^7w(~T?3W*B3?+~nx4+8=d*sNMD7FlljN>iPH|O}O2b()L
zkC3MC6lqJrN6Z~fx4D%ILsb*`Tu(1tgPQi$dCO8e;~I9RuUQsN=(b=#Rk$egA24Y%
z<0@4mG=hHn@t>}Fm|J9VPShS2Wc`c6K6{4`$mR}nJ&#+o8NSFK&j&0HF~wb0+6v0g
zBS`~wUx~^u#$?5QCrG7#xO-i48x{1R7(X#+fmQ5<wkqNL4ikW}`|F-&kiUSBl^bf_
zM40sZKZlqyh;16d)QU<97sKnitpfC;8>+gC%$Z)uNq7P24YVpqYN|QU&Zr3|pbp*S
zw|V9t@F~i(_0q2+UiN|ZuYV~PYRMKWYmm##!&F2~Tyt5{b@FZY9TENn9TjtKLk$}n
zVkMXr+`-aC+}!)`4=VvSvKj3HR+|ozsBr2?Sy@$V#hlPg2Kx9&R`YyCUHmA0O)^w(
zQ|aEqM3=nbWofKfgZ1$+v!~0b`g>qd8CQ9}!l`URdfl$18(XN?KI)Ow`Edo|Hr`g`
zEmq@d7S^wyD4Pfpue>dnrE%0wBuV>jn(bK}V?8fs#Ch~z8oRc>h6#iVrt{_Q{@oP(
z2?(7z1gCbC1kv^gI>M=g-gsfg6r^mLr{vcOAU0&pClNgaNjkG`2%-1JiG$Z*t679O
ztAv7`k&nQsTuVXt9bL#2oLo@`7IzWeg10Dw4cg$R%7Qf8a5~}MCoE<VT1A3cpO_Gm
zKdi(v1%_SI+*(fJK#jhIde@s^hy!#N>eo6>rbHMIn)$soTCpYtX5V@J@1xz9#BRCW
zQngwFT{X^t`-UkL3a?mXQ(%g7e|@CaS*&K$Es2QAn+J6Wjd@K<iQikZmGNafq5d-;
z4$&LLaFwers!%mc8|0R13kmN)@cx;4@$7FvN#%^D-|Q+@e^pEGJT29ZcxO>*oVKgq
z?4;{nQ8nsuyR}V^auxVT2mEq(3;?&DLS6#9fax8wiRxj&t><6>j(V6@4^Ak(v?QPo
zDNK(~LUq&xSk)H$kk2??WY@OB%OI^(Z$qJhG+xbdd^f>px8Ik@d`X<}5d)5O%;uNC
z0!FAM2!dtDfFhd%gUwyQrmas&<z_f2qqTDaKI9J?w3wBLVivd5A5aq9TF=Q#pb^$y
zewBY1xk`QYK3p3eXWIIEY!})wD?yI7(%3RTy(PP!`GJ5VyPdGKyGF!(=?x*Gxufch
zn+rAN@<0^#M|Wgwa;>M*e<Z{l4`z2mG5h~KQ5ezRbH(32dBry}Hs{IwD&XRy@3B;%
zp9%}-G=3V7mYI#;^D^-8NKcG+Ae<Vv``o|d!!tJ~`fXIkg;4|uAl5}@(B(Wen@@A#
z)b{jnFDK?p(703wC-*$PQNjCPD+Y1lJ+K9vIzyl+APJd-wjuug8lxq7fXsF&y#9D<
zX{GR!a%F^U{bRcrgUjXHET#LQ)Y&*N=tdZyj^iJe1k5&O8x(~250}Qc%*Y${l8|3(
zr1)eH2YU=CN)IYYx0K!+6ZDiY{3{Gt18lHeeoM^#Cp{wqt(6tSd;+{QAu%?vz`>=w
zL7<(AHU{pgr@LakmqF*%ph8mAHDe(kANzzr;1xZ=hbEVe&^77*T7l)m)Xuc9wbisJ
zmS@(*6q6`!lt683L`nD{V#8QEgrhtZW%Lu<CfmD2U)2o#&{J=uNywM(q)~0?-ejvX
z3v7YE*U8S>Q~2sZm2j5a0wE-cdI>0lM3ab8?MQOna-K~iSwplkA3l4IZ_PD(9>FtH
zIqo-J4W_(#0B}0C@k8i1;jk;NVuT}|;uHMqs*p+WGkFmD@wvKIPXx{z--!OW-Xw`&
znOywR)?)Px4FuMN$)c1KPxOHTGt)UivIdQH$PLMDqP#G+0IeEIz8?9vJ8)At;^x6^
z4imn>X71(<nn{?(a_^bx`fcI_#)A-%@S{C@)a>x+MY_Ot@(a`c`#mRi1!;DUGS|z2
zi6t)%Rw(Lh)rJGUoxX&jQ5zK2Z(oJYFkj#2FBaJZwu7P(vOWh@hM1W&ckBg8)o!{v
zs;Yc+`-so5Qg(W7Hg_e*%^*_%yByh2H3$7QIMJ-}HJ%M8VIO@V|6Mn#ao0t4aTxD0
zFVd6Iskt$^xVf=_gcAiBx8t1G|L=ci&`*wrBBYSkq}bu46QD8{);T0*+0R+lS@!4D
z6mk*582dw2j61DC$Ah_ufq(>gd-!@a_en8n^J|7n7M-)nN2L;Gi7LNLnEYrNq=&)o
zBAeW)3#|dM)TY@VKBnl21LgT}FODMi&kuFk<5em5+4ZSeKYK!V8|5czq0xz4O)rR5
z(q%<-cQZS+ING=MefYF>{*`mhr6d&77w>rn6=i5eW-x|V8HHDCH>R7AbL*AO+7doi
zl4|XwuRafGjKgQ*qz2$5@^W<1H)b9c0w&oBWpTw2S>?2=+I9@N?~R6wxD|y)Gr7WD
zvFvO4YoZ^8Ev;=G9ocJZ#P&L%)Qdhmw*$I!@+qv`XhEKoHF?wRG3*gC0GuH1-=yF+
zD0`B4JX9X>X~B6XL+z+Z!7wv>-69mTtMzhu?Ws)0=su4JAbiQyqd|;8_weliwsWDE
z;*J^LIHZeTa*=x1Ghc$84H3dlUTDW{S|Fr!T06Q^wWovyYsI^jj^~#k-pe*r>VZ6o
z6HM&@d`BEshaNr>0aPm;5<Kh4P(E<uMuq}hL<Niu%L@L(so;a*i$}=p+3fj*kHUWs
zptmM(u=Zuej85h&U-M|0Rzpq)CU!LA$lt2|H8a-wTo=~&K?D}$^G=fM3}uI%t3>6K
z57PeW;w*oph2gWsR4a+*ep(IikqOS_96xQJ@Xtbf_@^^-aX-@Tq0KgB?&xNitxVV%
z80Z+{RnhP$B{}uBm!Q+)^GcFxN^`j=kM9u+lEw#Dt^8RN#!&}QXDAZQhp?@#S$|Ma
zTpzfitt@uDT+s0*CU^ItpoDy1Hh-HWF_PZ(-At*Kr7~pJhREA3EC4j@VlpHKxY8-Q
zbf`V?A*cHj-g6QT85dA`gmaTS<Eh06SE#<r1-~+hc;i1FL{f4HaD2x|MF3a+Ruiq7
z^f&P28B7elez>@K#DpG3DrhfRsmu)Bk<9lz50dS~PDCJ9b;!PtZBh`vE?seCj8kW~
zbXp27ORAM6%^53_Ly!*A8Qk?{%CgLd30yUohu`?N1o)uR1+wGmR8e>Aj#@1Rg4LEo
za($z=PgOV^^UPG{E&m$-@C@Q`uPSx=U2Xu%7%+1GT_qA>`9w03uPTkYa@M<AdAewy
zFL!M$+pzrcxTF^v7Nsz(L%WCmgQgLnm6-t?Msr@}iT#uJn6x$AjVeawYbvkByQ{(-
zh@~BaPs(j9_OpE=D;+o{A(e|u`?R%#cIqzvu9>ulx~{*+nPb}3f5@|Dl`m`2{Ky>=
zPod`wgt)W#jx*WL?7m&0%oXF>at^8)OdY+EYjlz71N0@XLya|-U!`q{#}--Tk-pOc
z8Ja#8DU<h6qq-J1)lWzw48F<{TE>4#I^k0ris>I=ClU3$x7+r2b5n#Gt=(<z?&)5x
z?-5nvU>|6GB|LlG#c4J-V7osbZ>L|%=)(;y9p_Qe9$8vCEN%TdJ$7ko`{keMXOYx+
zZ-yWH6c4>C<dG0_2KMJ{#WBo5@n!|Q3=`^FUvi(u%cgU4)3&^SnXLV*R3nA>-{<%A
zTbs`l!>Jx`89dHb=|@^VNJ{%o_GLDO_&MP8_PmE8f|7=i`vr6gAt2ROz3hb+nC_+q
zzXp?*?hs7pKdrv^ZNmi2XNm3f?5!C7U7MxU3lFT{kutVg7w>?n9?KJ%zZ<m1E<_91
zC7cAwVXQdwwWJIq8Nvp=sKiFd=W0ejw6~^DeSV>Kr6lc27TekI1V$3|{E4DVJNt9y
zU9Rk38q-JQxm(^39dZjYpC?a%ug>$?0O5$S&FL@NJOZYX?qozK&aDlpRMObr*Bti~
zO7}-s>(wb0M`(z}@6E=|KTF8{*wj5^?t2EN`5(bYVAl@^SW=&KlGeCd@e7znx*-L*
zw;gfliQcNc0J<;0@gjAgBkDJ*9)UMFMDas{v?pC0Aa!Q@t)5Q4^+U`VRTr&f=T`<8
zPz;!)PW)g@=8o+~!KW=$ZAmVP9_EM)LfQ{j@4uxMP<d@I{2D04=#9L4jN4A=PD=d0
z9)_aP0XrWzAg8#ji5KMlZMgDQ$j*cG+hSTn`e?zo<eAvU+ayJr{a=lHz4wA1Y&Y-&
z7$-bjeMazDl;|Pk0-E!8_v;J<SADNt^FHy>7!UT->+pUw*3?o3;LxSOEJ?yE0%0Q>
zK9y(9#){L{H|bkwZjMrW>Nb%%{Gb#Pv;V<^UVc>Kw#3ecfidksDSjs2aonJrx5~p+
z#7V?6qP=L_7pT{gvoc;s7BuP%>MT|d*%0{T1^-=-SP~wbq+9>f`!wX4sna+{fm`kS
z^xr*sZt)PF&d%;I!`@g}?e1$gKbExr1iZ4=WN)SMq}V{@8VE0k9UCm5L<oXVvfwap
z1u-Ps<M%Iz{T%G6NnLuR?P4J=E}M}{7)L$3Yz%K{f|Bg!J}BCzL8@OtPNnBNE~+0y
z;uyeH?4}U05ZyFRs&zNsc$S9ZzFV5nlOQK7dN@Xe2zD!5Hvbu|yyf+{{}lA_poa}l
zfw5xW*hMLrA6Q{S8ogMvuwI)&B|9p!mmc=O=?O!KyD#TPx2!_DuC!3@c+_R$9P@BU
zBF!%NipT}orp@1HQutLyw@#DEL=3sHZ9{#4;no+un0wi?Kw~blt>3L7zWGR6g-Sy^
zM|Id<hLt~}K8<hpv@~XL@{ub4pq*{hARoP>f%k2^h-*G;Zr%#q&$?une!?JbYgcu=
z4vKq#0zXxJp<D)ggN}+*q`2Y1Wu&6z)*s{ZfBeSx=sd0c>e^iJ%<<|}qa_)EXsITz
zEhuxMoxW|hZ=)Pza$(;(qCf%TI`MUi{VTV`kOwdw)n4qUUi1kwo*lg#?Ts)Q><Gz2
z3+fEJ<Kd<_*Q{#g+5>K6rm?H|3~i3blk{y%S#8{H?&F;EGr)b&00No~=wKI{7_R1W
z{OA3EgrUg7+CLfA><fQS9^+FDX9TyJW+ZGVVa5|zEKDY|HUA|S#~vR~t4kiPS&S()
zH-UanZj?tIN&I1(k=LrOixxjnpn?RcZ-S{|kuGAd>*qIdgauJI@>eaT-d9A)v<Na2
zl`)`uGPfdOQ1$eSgC$6SMHcq+Aujz7`cEK@&BIkoi2(1tYa=oP)aX7edbFmB?`0*A
zbiefJUY;dz&D#0C34DCn1pUA-J6#&Dk--+Bkz!aXz&D^Wk<Wrk<Gps!QkQ9KS^Wo(
z0g}7G;M^1z*w@2=Coc)om?=sedp9l5?XM6ShOQ$~YI*l-eZ0!LUtv5VuVRtRt+-!d
zGt+clEpnGt6-&1P8UjaLT}Jz?)7@y~;_Xc9uN4!p2FmTTKJbSySznmt%HGm&j6?Ur
zPNykageDThqA+hp=KF(&;Hq~M-lqwQUt`2BM3v)A;(|b+$Sys=szFJbL=5dnjFUu^
zL;O615a@1WE5)5P$lp~rHK~BW9}T5L@u!1uDBCyz#URY?!WA%oEBL~n;!W<J@%qqy
z&(U@}>Se}vA~Pb_K1He%)X$$o4_*uXVPAY1u1QH&u_5*VV=#gJ3k#(CT%J@(^82bS
z>%+^2K27TKN9I(;L0Zn{<x#oknN5S}e}~yQetzfHs?pU*Q-NShLK)pYy}^M<A?fWX
z_w1rgi%fD&^6}_!Z|jL}*SAaVvGq5AlGy*@Mhl|_!f+#dDgG!;{I(9V$FUarNc=H2
zZf?bcu|>S;ep?))XMIzYqSxPC=}F)KTJev05)!nSx?#D-sM$*iO94mc%l>*ckj<6l
zQ+XieISDOa)%0_KmM@Qa_&iPFj2lx<pIcUVLU9bfp&e6B)y5}nu7;dwLdOEvWAAvU
zgW9bPTN1Z>=x@lgG$k65$J4JGj$X@(Zb+-@j>1_&Xsz*X$U(HtXNtIUibyXAppBeF
z_LjrS1_x9AV4Y|$(4}!E3$@cc=r-@uc<X@C3AlTM;s%@#Coxx?t4X6#Apbr6Wn-GZ
zJ%3$gKiBNDR0{>6qqW`r5RgiqbABFUN_@!odP@C{1Vl{gR4eqL^wO`_;sXAiF7~`G
zqJS!dbzjOuGPxFSW8C#|=A7Ro^my15Xz?~Vyts-i@T?yvi-RRAdpyLU`bmokV0DKl
z7s2=gTq`EA61`3WdxRm1!#x<1T^IyL^VIm*F$=s_AX-Zp9a*zvDVr2lcYIEK<ZNOL
zq#SCL6~icFT-Tru?X!mtM97Rgr4UjWd=MB&wiFCbhP6yX%*(<spy(w~_;HtAiOtf1
z?9kyFM_cUZrlk#KH9(~IJG`8h`9>`GF*)jZpmyr+Gw<~an1{Fy=@K4_S`)?UM0bI)
z4cBPGh4>)RE9KhWTD;=b(!)?etz+@_BXCnwT=aJLl#iSyG_YG}|M>5cTAW;I$d^8u
z$tS;lRL_imPlIA`Mw|wu<}I`|m9}YE>~`9wes1-tSGy-FZEq}3dAyBR`G%Wi>qa?x
z!adzH-bzDSUV*1ZnGaSuRSC%1Yw^r{d?s7!t@<=<duJ-ljoT@>^~KB03B>hlr~H?=
z;R~(Ih!7SSs|$EQN)lMZ(kH4yI30n9nlnDZi}MJ9Z2684e3gAX^LCp138E?|@YeG2
z5m(cr(I7C+>mmg|1(fAF-#x@dMcoi$mzA)_Nt;O#0lvi>w_u9`U@F@-FRxix)?R00
zUFF0WQh?E{BeU9Pl>QFeVx&3FfieBe`g~<GWK*9RWqzhR)x!*xf>X$IZc>oJm<9kX
zT&#2%I5wR`-n<C<3e;i?xR71B0XGWa@(P~s(jxNH+26QtT<xuG-80??aUq?UM~7AU
zTsSDcU;zFs$PL?pIzwN?VP}l7C!x+=oV0lrc%8w^rSyp$2RE;3yr03GIOIc;VP~Ue
z0@cNU=}{LjRs8rwF*_0*`o~U8K!qrhC{G?}TKeAPMMjOI9D5N}8tJnwEj^cDX)W61
zgrYh8XG_O#U_=!)YBYwQucZ(k+=SXW7(6fsC^g@ufB(vNke!37q(MeB;wx>xr*-G<
z>jl+%rDw{Ot@JR2UBm*{Pp)543O~4!XYm?a7kNhwxnp$k>TA7XW^BYanx@S2_cB<p
z1pGm)W!X8`{`zBJ`t`ISMu;>u_Ra_FLhkAEVelf0_99uc3|av4?!>u?3tdW%1VdR4
z^;OxDThQ#eLuUzH=}YP~x7M)Y3jyqkreJ2+jm{>}A1kIe-6dRvAM9f!zsLhc$=lhY
zCDfWO=Y`ywf>q61I#L$jn&(ZVSNztgRz0;*=jE*a7k1m;#ZR7|bYxLsZb8pJ1DthM
z6-OV&kG@cQ(Za-T^uy@!7p0)SG8&^-m^#H__Z{KLw&ble9{uo_ZDzpRRH1PMcig~`
z0dm&ngvQE9UpFN!mv=-p`y?Im6)hb`jFgwVZ8UE-PeFdLH7~&lHS^8U(sr%BlLujW
z`LwBb>FCc4<5FUq*SDnN-4to?V2deng^=^6m~&{`3m_{iysfFF5F6aF<A~TyE}?Z7
z$x9dEqWSz_yVlDbr~0{MuBna!|72g#b6K~egB|%*2lhO1ZOvlnE$u?`vKph8ldILb
zU#5$!tDP9N7AV1n;6@VwrDhX#7CX%cQ2SDm`gYE;U8{~)D8+RR)Ua&IIIcU3iA53I
z|4IGt@`iVk@<wPu9_&(WwRj*IBQaj1$TsC%i*D>qfjBrC2L}EYJa*ne=9`%%)53J=
z-+U{xzadKNg+E*{9WirGE3R&6TpM?@yL?2w>Ah@W)?5wYH-mb&ER?qXx;yUO$bJb+
z)xFK-3Pa{|_u_okqBc8^*mY*lq0w7y%~J;bYeci+2v&(#wES9<3hIcX7rG*kO&HEZ
zLqc!MTt2#efzt`*jH-Yry3Fe1v$nkh8^7K^`>~lAM)L<=uR3tV-4Ac9`&>4oeD-E@
z@(E0Ac;V?jv1<cYX>E`^)~6XzWi#k)9S_%nUosiCQGhdJ7;tP=0gr|Y9u8Lpap1F@
z1hP*dT~9Hv&89?2h=W&&^*xed#-_vx_a5{6hiXO-b3rrPv4wG%So#_cL&w?S_bi+v
zj2>D7;+)4N#iXOcI*QkKfy@%l!sH8sAKLTT@+nxW)Y}brJTurdPVpuG7#r4$ricH1
z#~(9ApEKBYst=|4wmeCO4DF;i(0*^(`>@&^G_Wj7MhRojUdO+|77v4|-R9Q^j4Aic
z5#xu($&ROMfFfNy>Ak}w{XX&zYS<o_)kqC_n82=9>ds{A)&+M2#<nKdxr+p#)|9cy
zhWf7#<zBXBrnyiIT9_HK#sw5--xjz@+$96Fk=iI1dyfm!I?>0j-ksO2xpgN3=<CVf
zA(Ns(?{5p5d7F9uNAN*G3ZvcXQVEe=k2(kF-4>W<Hjvam3(5N#qHoIaUY65>9BOWx
zX4}v)rnne8R?CTtzM?yS)S?vC^swFb8@{0#<lN9~wTg7EpxS`<w(-s0lKfQ5bewuO
z(^LU;z^p~tf-ua;i%cO%K|qktC?E7x!yv*)Loz%&bt@&ky_lmE`lohsJi*g=Dw|*0
z`D5#>I1u=r`#o}z*_N?(p>DL3=m2}J=Q;)vc)4w9!LIl*d1T}l!UFT8vkY&}oj+zU
z>n13Guo+WrqL7$NC}H*Iixj_aF(XGTnE`ztF5p&B)1{0h-BjtWcDiHl!Smxt=6nvu
zjy^$Q@|@LXzn}X1d3B3lLLFA!SO!KOYBXr*TL3H>92*Nb5>E1eQcI8ARL={%@P=O;
zoyk-)f3SmwmK(aJhyB+s?Xjy%cA%i2R@clqsbfjv%LXe|_XhuvkL5o{SS8+-OTp|%
z!t0oI8ZBFkrD*g74J;9!L#=BUCJJgh44!qhY-tshOKa04`e6ak@lGxNMM$vblHcJG
z=49~<cvQ@7R?6$4#{)I-VViMke+A$4XaBtPTv~;hAlF#y=be3chML<Odg7fjJXH!y
z%$}zys^0IN8XTn6gt$Ct*cCw`y`5<o<P$eGK*RIB5iAb|dYgNXf^nT2S@_0{Z#^uI
zy%a%iMeBRMjG%shpds7y3V<}KH+Oala`*Q<YnrYV5@yn9&OXzd7xo_W4W0WbCCXQ$
zbBkGGX;U72NRsRR@{w)4r&!;QL$T~@`7pkT)5EF=%UufNIFyVI1z)mzf|15lwSF$=
zr=pcYf6pZgUOBm-d55fR`jydcvW9NHhW-jwIuftlbZ+z0Qti^W?e;=yBTL76JuUjG
zg+U6RfQZnH!M~SLgR&kbBYcnNd|t7ijMma8_ph#XA9t~%F;)16zaJg$o?gonyjtpA
zqU)mR-=KOWL$DF=4qZJ!4OM@@X<Xi({R{j$W8ZpSxURkyK`!W|4ry#Et?l(%Hw4gW
z@Bjaz)BXaUGOP|0UfV?uX<iTmRD1>6*A15CDZRKnYPOOj`kn~y%zDu?Q``{7pywi#
zEw;ln_Y^B7i5nq{#tD4c<TE;zw&(MF#lcJ^GV_OjfB8Vo4N=;h_weh_GAV;UtNn+g
zuk67CeJ}fIHkXD6k6v@wmOu4>Kt&+*b&P(O<a$x>48;&|s*(8Ws2>m#GQo`=Ik^@t
z=BGO@5_9V9{GCU?cag7WTRVT|8h*??Eh$Pp-JY4=-BL~L-N=I13&-AQ+;K025JIvO
zd#)nZDkR+Snq6?H56k)a_|W#|tBZVrR*OLYTGv`GN!=1(wNo)w*YJ3~4nRhSgrH1x
zm;1r}_>ZkEi6290aIMH_?)%1M?9kux4m5*9#PqGPs`g*BfBSNe*;I7Y4cgFHqKuby
z(k;~}0P{q#Kxf0Kx^S9pzY$aP9p^re@W484LC*DysB5m{S-YgGy+p+VM1XXSp$9(Z
zgGahC|1&*h?H)EKgjvO+YPMHbwmL`cYD)8jfF#3v$3gOlvhTm0f+o@#d1uNWagXyW
zN$TmRdO|pTm;Ks-ebWuq$%Sy_ouHC%M0S@jdAu>@@(|7dGfV53EGJcP;TYuk<pktT
zwK6)bhJO_0@Tmm8kzrHMol}vs9`0wJYd(Zb)v>L<(ZH8h{wB(L4vh;8<Ue85a$%{#
zjB{j9Q4ZjfeIJ_@*UfEWJBJ2AI9|JB*CXvm8yinnaEbn91rhl|b`vS9Np!v?9`Rl~
zfhJ&~XFiPNd!J^-dxcsX_BzfSR24Zb*0Xi$#A}b%CW8ZfW;9K2_OMYm&t@*(VAB&a
zVhV$peu<B>t*tGM$}uTe3>lC4QHzRwsS?G9w=^6czZt0%927+}cWi=!mKXo|PFa}y
z8)IKH>#F2ys8Kym*RxG9{hXtx#J-XKfW5x9VFmyspgq_jgda)2w|BG%wpKE%w=(-4
zEpxSQ;)5~bBaE<J`thI4mm|nL_>(+nM+-E%E^2V&z|P5N0NuNaJ?Gaj<XPqEwNoEK
z(IupAYwY<*S8RU^kdFP`0n;$VndSt4=;B35RGW_nn#b^JmA8uL<z2G|cvo!qEj@P5
z^<jT_|J7071A;pSi5ug)IS}^U<np!2ZAFN5kSg95n}hPg8w{;e`rJCG^)}+9!VcMI
z4{L>vIqN(1d@vT!=5XThj3Q0%d=9dj|0wydbKMA_)BMF|EH!Pxncq=JG6!<zs(ppI
zFMn&sb<hhjLTpcm%Q6Vazjb_0{*tJvo;vKyk$N!S^{+<ZW4cD1N>e<hwx-!n%X}4%
zE-2LYsW|iOmk{sa8Pk-o_dcoZaP4uxJ^);H4*^$RXt~u=OP16?0i$4z=ZkjDI!3%X
zhIBS%jpw+?@i~r{PE)|Ou&7NPVL5=4Z5JjDLBjhPz#9bxRCh#XH?Mkcixe5gfh0BM
z3cgOY3p;DVIFvp;R%Ee9XG}N$wZ9N5<!k-!@VkGV|NTkIPm<6FUwH1m3MoFtcao{Z
zu?s!%U0ViFVV?`6nRnBd6Ft^bGt2ix9nYHRGE9u6UT#}6{r(u~vt;-PSyj8g3FXL*
zGJZlzMAXuc%Al%&+Cpa|jOdsKN({Es{67}(>2G@kR38LNe6owpt*6do#5;MGb2FIh
zx_F`V(mvL%ca_vJt(Lo(*kp6xMgcCvQr%&+c4luKfbwWxX6H_q-Q*o!U``!>zYnSh
zA9k}vWTJ(__le!sobI>;o)EpXFna%pH7e}0idJx?r(Wg@Bc;j-Qrb`KUw|n1SC!Y3
zmb;0*o3`tx%)1PIgXxo_p2Yo=4+B`C2MaVF+<ZX4+sa(2y<6Qv0Hn1y(EBdybbY^-
zyb_vh?|QYq?``3_*K#{%)g9n}93pw+In(Q~9+Cg-wh*9IJsVhK1@fZ7kRIB_y$(-n
z_1i|ADL%{?yK?oe<Ds9YrBgtSxzSeU(z{<4H3c8q>$~&cuyp*`Ou}no-8Q9$bi&}2
ziY(wEohWNEyxb;542b1Mxb9C&FWHS|)r~eQs25+b$s&im$gmclQ)K6ka&|la@AAO5
zTI#cFVjSU$=<?#qirEnVUH?G{%P$H3YXuvFUro?)6AegWdc_JP!_Pc2t+94dIpXid
ziO)xS@)iRZ0sGl>&(|`$iK*pg>@_d@U3Mk~2AC}DBdnp7_H7+){8W#TspIUE9%2-d
zkWzoEti^A)^3wYV`4*U^0$;O8^R5aa$kkS#{vY4pb`uF<H*HV#id7jY9`#bXF_sXo
zTlHcCu}Jo3=G0hIN5G-gZ$G>JC9c>^!s$3dO+`!Ugr}5Y$XdN+5ifz$(U?AG0x$If
z(Wm4l{71n%VW^_tVYz?xi+X%)4^i`!IKRyi{^Vm4hI+w<MSK;I%$gM+bWe+qh_9Mx
z>(n1y9t2HZI~49y1QtU~F4b={J%Y>3tSup_YpWxQSqgJCVq@hKTDi~1AneUuy`4$B
z36Vqc#BTC0&=$8&la@W$<1bzaGZ#%Q*8?CJe;)T%r^CfZMlk<w^~1`tK0_u`BEhZ#
zVRx7QQx3=rW3SKq)JJ40I|lhrMDKCf(Q`|TA#aQuZxl&V2S;<Ur#{>=frK@cN&pK_
zB|*l-GuPf|0VxA40MzYNaxl9H6AFw-It^^D+?pg8GQ2#NEmF;k@~t-ZC`#j~tP-c@
z4eUA=($>1U#&N6VpKQ_{PF9*NclR~olHysfPFIC$?V4KPB=i{Q2<^JFh<NxglTNr$
zKXs%uIB2hdV)g!5Sd*>UkKG6CJhDFQ1pgzDJ-g*vBV4LZdRgf}63(}Q>-?Pc-YY^e
zYVS{g*F#u{B|0@!>i#`umy@H!n|n533nqDMkl>((WFk?XhDgxLM2Qo|!NTy4iTBj}
zR@kThFSWZNHoftkmW(9stkh~aUDyF|n0X82pJW;6yL7L1O(yhE0S=lDd@C^ZhtoXU
z1RvgRbn_1}+Ch^YJE9KHH}gJek@V-QXa<h^^g>u@N#|R?+{-_^<{RLB>~PAaPvhPM
ze1`PA&n&hj@7h0PcwuR)F~_u~ribVtF;nVAR>+ux573UPKi?{KZ?5?Cc|OE1;foX{
z1#+F?#-y(I5PnT}!yaYPjU5iX6F9gC03%&oQR*(caB>J;hqvfn!#IQfQt+75QH9Mi
zopPs^5K~~ng{S49)P5#P__x%>n<l_5t}PBHf;kLQpik~QF`^Q1tfWy|uJdQw)A^^%
zCOz{@4uOBOO*1sVIfz<x$Z>XwfcPDdxXBoqW22#<H(%W+bOw!hu+s_7UO%xgHN!l<
zSg*p!f#!&uv~))6^ML8C-IVy+m8J8xH=jj=h9ji|<tERxITBpi;u4wmWg;cL(bBT+
zl{Qc5;>+plAbJ&3g-;wFw=z|;@ye55+e#CH9Z$YY6%uTNKT*)Ck$hDflsXb6GG*RM
zY3nD5f4T{#yn6xgJq!YgvT&pqYq!~5yp<C%0s#t_hr4wxwZB@FEEV%8j`%%-S*pLj
zY7evz&wrRjU)5VLH3X*L?`_~Ju0A;OtA@fUYHr@x7g<^UxHOUKaLp@)J37wKjBxGd
zTPfr&x%fI<b4XSok47-?jV#c;yT>8F6z}5-P;Lo~#(B6mnBh2iiz-W4=sJoD7_6|+
zGKGga{@?a2MdHiNZshn@%y?;Y4ek7KzO_zXJPt02w7(G(2ope`fAbJxtQCqK7p-Z?
zrvpaMk4HOl3%{gm%osRP&q`TeH5n*4gCp9lK{SAC2D-y=J@C;q8|G9eJnkif;Ww<~
zs%X1@_n}<l3GakgPM5{D^_kkG4zc;&6zFM_&q5Hzwav}{Ywx_;n(DT{jRjF@f+8KH
z_b$DON*9n0p?4t$5TqkP5KyXugihoE488Z>BQ-SXEkr;{AVCR%ggpQ3kMN%C_hcXB
zcwL#-y5^d5jPbi~Dy%{pA0-<kmZ0pTlG0@st@unRi=bm4#+Xc;UZc#BefCZ1F}ddY
zio2;d<}a|80pE)ozzZQ$ZuN;d_*^a?Z7Sr!`W$dN4Qr01>H6W_v7`E7md{-c4^rj5
zoMF30e0rFZqfPQeC`%{a5)-WDhdGCbKffQEG^o&;zP_KUP%N3LQBuYik~Lm9_3HL}
z$7kaHFJ_cP%gCL|Cb|7hW-|QXo92xk%1DEGuQ?LqemFnd)@(@!P+ir2u~}8!=j_<i
z*;D|6eNDESJgAz$LEvVFiZON<;~s`1ksE4KX%m$@tlYS%8w&B-YT~k81zVzS2lH_%
z^2MJZ*V>RC6EHD&p(xgS{7Ke_WphMbwo2Id@Y60UYqedbLSP=bweoiBz@h|m$nmva
z=GRxZ@nhoy!}aOECpRPY@p0JuRt`4?xLXtY&~6T28&>weL`^XRK$C~O39qVn=1Gdh
zn|c)kIuF6#&dCiRnLm#6QLLneunV#nrS}>|IQlBr*)%!e8aO$CAx4X1i(x8^X%C7q
zm0E7xQXJTf7TQi5JfZ!qNl*0Kstz33N3N#Plf`F;;Fa7BXeq*D2QD1ZxoQW@2}+7+
zx^?_;u3*KFXAhx>^+Pca-R|9j1`rMFbB_n%;fR>O?|2W*TFIc{S4$=p2Q#6r|57+Q
znvZtb`N>(xI`aoAI~PTn*6408GKlMhWxWx!8~ifz>%s&#FXo}FV{J|QX#fyXg0iNl
zFsr@u6p<4!so{P!!<rD!O7q)8=_pNlTdH!`HVbE8?x{TGZNl)3u{+N)tlZ5(<*Ns4
zc|^zXhJ=&(jbUyUHKVPQdqzl51nDjVCUqRp)JBjvhEg4&Zk4@09(1XelKi{*X%Vtu
zEt9Uc<hz^tN|vUKN*)d1eh+??#<C9q9LEw|L-`zMe1Ejp&%f<m-W$wnF>ml<T(uV(
z@<zHQ6#KeX-Q5%Qht`K2IS|CjL(J}&@15K9RIeP#pCIpIjq+{3dxwqsZz^q_*3>HH
zOG{U#8oZ61%@aPr1Ll}>y-UU0$gR<(mIJBl#Mk(JjMu<Q)e2$|N(Wp?!Uu2J=Zz~-
zR&PSm0c+Q>4MrSL_ds@6TM2;fMDj#vgC>hoOAGLe*;GK!gH(s1<EnsVk7Z*^YvvF6
zue!9AP<-Z6xWMH7k=X(<Vf}#4YUAX&feqGpD#h~5U3+u!V6CGKWw*xUSqS@mW~&E2
z2-@+~J=mxzjK!)mU!i4uT0__edcTKu|K$Pn0Xd+0ay?Xb<XE4##mH%kDlTQW1Y6?A
z>)ipsPwkn`zYzYt$nDzPc`u&!k@j{y>0xN&2$*#O*GqPN_<?WZA;*&%a~hdm1dUKb
z!=F5@x|ZqtZ$Wl|ruoSR)sfn_5{|+fdOu6d4(RhDZ)2><gWW3;xU;JwUAWDyZmB`)
z{YcHNT1sGp^o;Lc5TAL^oWxCqfY<t4&2c<GebLAXML=QIV#am2clm!d0K5lg59fu?
z!%%N~^{LXb_mMQ_iAI&<6|Vr~f8v#RFxCIqrnna*seJbtFrYO{#qoO*n^u{`!HJHT
za+KQO$cALU#mH`UWMv$b#-qJ*T*jip!`31&ya#cgM&h-Ruz2s%@JLDf{&c~fiqB=B
z{U#NXp4PRHS)wu<D~iA_zkM?ggey$IAai?zYDQ}6`f34Hb1*Jj%e3}8owiGtJp^PH
zng?dP;iCdYCwah@R<s_Uhb(Gd>)~3lTV8$gU4OT5cMl*l_`sm*gum+JdqZUu-_9X-
z+Ja*45@uc#W9CF>66G5;*4R(bz$<Vv+S<01r45;BNyY#Al=rnQ$?TQ=Ju53J!95}q
z{Ro$E6J8NBIB@yARmCa}E48hW@eh8(+1BFsmsf!A4J$?yU(j!Ep5q`54#QtK*PBal
z8MorYn0h*}Sx4#w?%&Wxx@HDUR@|eOS>m<8DlM!4huz`*1FK6_vMd$+T4GSiuCqC1
z_;b49lg8VShuhsz{8;N`;oaubDfV%^nbUGMjRsjk==arwti1kcmZ`#GGusD;I8Noa
zS4_6)7>V#B6a_JJaTOl;$l#EaZTCMM4zC~5724+Qn!PO`TQU!=Gheuw8=I$;n;Vp*
zgH(M27yhNVL;l2xt%lZuG+$TdRjOvE18vb!lthujm54A4HM2q4uuqSTOJr3v;O3cI
zv5xd)eV9fo#t;Ca--Zz%JbN)MuZ))Pts*LWW0;Z0Mca9yP9g#urLf-%D(Dqk2R-Yf
zfSwH4P?4<~;rn>C310AIi2K0-v=N*r5hU2X$lRA3Uk*aLMeOECR=dr)&p(=T{Q}Ph
zL6FZC#z&ujj=r`(N^aRokWo%t_;p3NR5FzPF`9ZiVYoXGz7kghb3qx389A!68<AB<
zAGtUcU)pX3%8gBjZF<Sr2{Zs!s{}<97lek7&e=0C>ydd9$T3?O!%U?WIZ12}I|y~E
zfM1mwTln7%f<ERi7jA18ERA?2>d55Y_5!Y6nv256e80h0sq>XoROs0Ys1<)+bY$`F
zyZk`9srNico>kH^cuu_&Ss6+|DP(9gV+L`TU06@3@3z>_*&bRVCo_bx&5Z*9$%#O=
zHA`sNGT97eEz~t7mVR;2lHc8A(GayK-ona5V|zrw{ZEM2NIyo0-z|=UiGw88-af!6
z^jUXr?`(CA_Cg$4a@44kdv4eh{bZ3k9O_AjsgmW>-*Z%*R^uk9k=Mvr?HaN+8tC#p
z)CnGLoaBu<p$QGjX)=-oMLGB)EN2Cq-|w_GD|ik*$GS7bGTNAg*6Y%k{&=tzwNQ8$
z<20m+7hygkkZ<0f7<4u$v6}yhh1ddR4Ff=rT!1L4kF5;02;mjiB-8c?J3eW5Vb32v
zr@&CeF!-RwEeV#1DN%|QMfm4D<T2qJ6ZMc6-S%MO&{j#JGKMw2Ne@V_aLlh|Raj4Z
zn((1Zj#TGdcP2wLRf9^8*0T<?d*xKgu{`}?{#I0L`#@{bNS;+#coLv5u~4<yd@`7)
z4MjU)%xWJFfEcOTg>bGI*m3$^XmmUI0{r5);#V@Z=cY@{uNx=5w|ay_S6`A3@j*@G
zy-(8uzk?~>MtsoVIamNy5@j$>?{lep@ASJ#l%h*kgyJHVt9dUn#yO@PVVS(qeGD-{
z;H}c$M%|-&BpG`;#Pw)~NWVpYEi^+n>siuZcveDFx18?$SvzTtsY=CYzU9rZU_Gu(
zKiT9RuARr#i;e@LDIGPw!8zBZT^t4PVgFfO<2oCZ7XL2=S5wlVgQ{8YY|U`N&*o$k
z&K_8)1Hk8DK-cp$jj;pP&vKMOR7`*EskW(@_qyy-ks6|d{>f#A30UP!abxXtXX!IH
zVKHw@(-fb;51EVn-&V*nda^K8Ze)#i(3YDT8Csbjqh?8C5x6FJZF;h?%a`|SvC7xu
z9iyL_A_M+e;_WDT_R)ZK?sjgv$LpFytrE3x^_ueH)z9MJ<86G=lFbzGi5&M-eZH(C
zt>?gbegd8@(R%Y~GzEpfOy7-_UUl$R-g$>c0fy=YMkDL><5g~|!$J`ZDaA!#=v-DI
zvj}*830R{}D)($}lX}d^>QQJb<f-94HSr5N-EoMJKDm?UhDj}{5Le(WWtlSF@s*A`
zd}EfL<TF_+)O|d41ie=u=1Ijo&Z1__Rp6~7F)Cs#(y7SOx^gVj>u%lA+}hQeyKuk)
zYb{hveC3(qo@i5G(4o&BQ<Gd$DR#Yt@wWWM4$3c{i#f{<+uBdhwEwVUGdc()xavTr
zFqMh8fQo$N#zAGTAjWcPGNC4xsSEG8PL*dt8k;tCb#;cocf9k~zl)_g!9UJ4eqyqc
z&VFIN&|+1q`|l;m=jj9}T{Tg)Vq+*|sOJ%u%pI!!o@+<Rwv8~xT$;R19IjrtoSV?X
z#mU37wkwcw90CSRLIzD0E0T;p07+n_&sU4Eyg8(`m#5er6V{mFnOb9cY0_{<eQuXT
z=&;Z`DIoz)a9(#>;bZ6ra;8Qo4rKiV14C0{#!WFb`3OJcauh$28f%h71cFLL1jhy)
zusWZxtNp=_kJ{=IKvm(z`0x?j@$KS>y|&Ijz8<q&R9Cf2pZ}%c1ba2~r6>0`N~L|$
zfp7F*m05pDm&@qaXg;g^NK<sJ<?|ggz4iGrHLpi!C|2IDTDu+mGRna&EHB%=IWR@4
z=_ZRyZpv4T_S&iW`Fpxz`MHsE5bNlGudTi&2bb-t?dp>2s}Z$vX|&FKub%e!vFME5
zix12x)3OEJOB`MnMn6b5bv)1)<L1(Q4}Sg7Z-W?xzg1=;Mt{_ga_ys|Fc(6r48_i$
zDo?3;$&ffm3leXD5+`VCOt_vz&CLeeWzwXhXk+|=kXibmh-OpCA&*Q~JfB)1zuZxQ
zs|4HP@3_`MBZFN^2yooamc>_ERxSBkYVz3a_0(@%bho^@k@82;ZkEkdWr8Al2<K1)
zC%8IbJlV@zYfxB!c(^&;V-oE-54oSC9wpo~w{UL#P8umLn_iA?jGs&X>Q%5?BSEMZ
zVoquVygn{iY1}7%2KW1eUHy_s(s+4P8hfNdOA9{3uZHMGK7S6833*6FJlpX3kO`fM
zRP0-)n?5JZN#bg@@92t<`_)~VZV?(#?ii4lVGdKt{6z4#QDS8zA6eQVsEtBDgl{YM
z`>_m`yem!LRS!XKl-T5FlMs78Y<lUkM_LS(g}P(k3I?z2Yc=jTt{3V4tg>+jtpmlj
zQd447(i}(HbHHAPqYk!blS;4sXUdw}?qsU@TCUW{#U{|Gt5{EYW?$O&2-;LRgc7U`
zG6nai<CNNFl3l1r3Y0|jbwrfMj;%UD=)XBu%mkskb)f(`i|$f`uDKzLaskmsT)Jrx
zN69}We^V~pyxf~Lr_OO?xkSu6((Fnrx)`%L?8tltCGklO_R>U}W3oQ+VpA)TXr}>3
z*6F_~>`rrM?45DFKY0>oNi5=z+EUq7BO3XqX2NLtBU{LUFpKD>=i(`MWIp_H>kA!y
zsaUf$rY98LSN>b;X6$}AxG!&9apQ75BV*AcKM7A$_~d*f0teTD-Vrcnw~mg#2_lF!
z;6|>2i}s58ImHT7?76r&K3Dvz$=gj@7!!M*S?zJYepoc)uvn|4KWDmQpt^qC95QG0
zR$oHxIP}P>f{kj*$t$zxsSbY0<A>VuYxm@HwU#@>Gq91q7M%d*F9q$I!d$-yZpm)d
z5qF6aIZtCNpPgdpm+3jMY0%iY!k^N3Hy#g(3hlUG4BkJKNDRBd>Z4r$G+l16lcFR-
z>>Jj9Z>+ZxC)86wYSqBMKfP;1T6fx!%(<K?n;E!lhsmb#Am%LbI^Rqs^G7ky|HR)B
z5ZGiz2<uHoX^{^F<b4;Qi>BJ*e(>sF3aY91<Tq`&P#*g(D>>3UsLHTXBdz+NE^Of7
z(yGZwCxZH7W(GVXk&-9syvj#J6Ue3TyAuVQScMy$;2Di>&39*T@N9h$ee4L~dlR$z
zWIPgTnlqw)MK3QiJe$HcZ^i4A62!7lQlK|d<tCt1UXt!3YhbXyqOXxFp8#zs{`j_h
zteT3<2trYb`kL-!Bp252Ciz%-H?16}A-C!Ak515jAlXR}))48QUXqf~fptng=1FIa
z*5P~KbuZ12->(f~yD4f(VN~TfnMP#4A~*uW6LLbZX-G8%(kqA!{U^0I0&RDAAiR*n
zt;T!8V;`=E3V%~pa=B_udrt>TyQiDX-T6ILy&jhuIQLz-I)Xmd$;}yVZ;kpkH*iMo
zKj`i4uQmsi?d*TgGXfwsI~G(`#k}`V>z69G=ls%Xo4x*NsRs6>RsTz&$}LHhz=Jj4
zM?HvC#z#~b(iH`6oh0<!!+@@KDh+YKWuiKAQuBF7du!N3vG=qS5I=DvUTtYz%1mz2
zZi*Rn)40-W@#+;-I~%vwmJgk6db|!vT>Ay<xNrTE6GQ$+@8rm<-+UcKa4ze=N&QGy
z1G;~MgJ7wz!Kf=}2u!BnXTVWv<b&aTLd3J0HkAJ%$x*4M@Te&`(WJ6twQ~J}!;jv|
zXhUox*xR<Un;_<JwT}1{1QMYgN_ij?)8NcE5ZO?Y-v8iU;x9M)W-{YGRGEWRgdFE|
z9NQi=t@j4`K9v{(^0!Rvb9~|z$=%TNl!0h7>ZDU<Dr!G^RWQ?oY{xTEj;=*M8J~K>
z=ED$+Q0}-%2)E?MdmUPiMCyyEp-1w#t_jVd-zi^ih15XNDiT8C&(|`mepTpKh8<se
zZ(JTjfOnK&EVD7ji>>13AxAZZhmQNpP*#P6YbzQEMqc5UcPm|<418OYrO>p$pD`-W
zze1ZkG?P86EX6aZBHJ{glm;<KkaWEfHKh6gG&M!RcjQ7)w>x@C63WS^k(10}i_zO@
zxvE2b<9FZtHf%@+j-9#mf{Fa*@heOPZ<lUJbD%W6r{sRz+<He&iFhN?MDNQ0gk|w&
zRF8>?*iHWokYhfh2}pd=F%KBD7`O|ivC;Awvl2-0zs2PL6n3|r(~{!i$rP1ww#H;>
z%GfO99ezqwAeVHg(8*h(3fCLQG!Kl<$TYEIXW|2QUQoWz8^jG}8Y+I=<z98jrDF77
z5YMbbgX4>A(Q|QD%LE>Xz{_^Tqxt}K@A=8!0a8(=w%YP6&HU-!su5E&)*FkRJq79g
z<AvA{Ji+-Zrk!&U-ocrzgv2OX%=VJsf`D0T7Nl-94D^0yW$1L0Wn_9lH{HwY=CA7y
zPQ|7lIC~YT>%stJf)`!vdqXEhGv8|c`K)1OWlifVn=?Kxn-P(9ZT^<!aLNa!FJGE!
zKcM*k{aYZwi0AwGzcp?{J<M}NZQ#zDPI(|(hM)g8R$f0Hbw}Q)Q!b?+{S=GlI@gHx
zc=P1aTcymNxxf=r(}7Uq-<CxU-G#^9y3f0EM-JAtA{+D(nU8L|TKL|$Wl!Vfuf{M1
z%<p{mhlzq7My2)(yIFVE$CnN~T#p#U0nmAN_TOl3uy~phez^0+KTAFv*%6{q;_YJG
zL$)R-{iwIu4;X2XPSl-G_SE~Cmc^%w^IRJCH}F+b^Ws>n)s-$OU#Z?Y@p{!R=3UXU
z7*Y9l(=F!v!^p+&87qt4!QCf+eyT2EJKGALcrq01#FQz!-l8*BiKgc-{PzAwjTKH&
zHOG2qi=pq=-(y+1R9zE$FRnji%{`}H!WEScqf1O0T48m{APs-Ef4G^EIMRlf!(I>S
zYneuY#`H<k!52*L-TPZf(h3i$9&rxtQY?(i4r)tyo-M9H@<87gh<?Al&I~5k%hok_
z^#S9P>zkfvKmO1gTFQRX+1nOoJK5;1>wy^~+d51E`a+x+y_8+M+BDxdD75(BEc&xj
z)pE)~t0P44+^B^|`hMRS+GJzj@kQ&*Os{U`|2kE9C+bd~BBHc!Z<)^f5)*VstMBhs
zKQ&aVPx&x+kzjInC30@r&)DhlIbq|9^2`8{d!R_Zk1!gnsQQ8Jd@e(jRBsEuEcPi=
z>gT_;zZ4#P#)4w4X&HSUKou}-PGco6s~1eM$|w^vu{2Od7}~Pdf!^+V$4+dyq?<{8
z*ppuvs}}a;Mm{RpIbxy7iAF6r`)cZg%qBYI<{riM+sSX?U`N%3FOzlN-*?P)@|s01
z&z#6$+pWs6`&KDCtime>quuh|M_I6<3qJCm4!*7VihF4esT<wpgry#cV!_fUye3cn
z8a+K30?_urkXKf$ei9xnUG*J3iKd_spAGG^%G<xJ48!KmTV^W5tco#CDC@+gOuYAY
z?}~MwwI;Qz!os$)hEQl2@BCI%x=^BoiDApn^Pcq7)am7C6rYDVE7r6H1<WtkHtV79
zJt4px5<{d=`gTZI>6a!uvr_~gbGojJkF0xuZFb5~dc=Gsfen8{<_0DN$@0YbbcLz0
z?k41dez{MG|Llyy`R=I_BCbmY_4=R%oV~3CrA{7J<aiNq@U{*+gj`!&U}hRkN?Q=o
z9<3ac$w<u=vqAbk!U}z8c&(rvT|B7NB}l7#FblUFvdp|&|G^c@67^a<Q?$X<c+4y@
zOXnCNi&rPtZ^(E5!4y^GaRyeZFKa=1*ng#Z@+3J@q2VAa1RDm3Tb}@yRY(=E4TCs@
zWjLEm1#JiQHlexyQXC!nVNfICh>yKqh!wd309``WWB|D$8w_RWk|~{pmCjeo*>yD>
zDtunEv+ZnHV#-|7trtu>=gB(@B(ba_ccYv>^xl5*W2Z~T2hQ2|FNN;GyRe&oQoqg-
zI72zybuqB5A7+7n@CM7>sZXNa-CDv<W?{-m6Y9pU#%r0|0z)>D8kQ`B66G-iE|{f!
z4jxJqNSse7{BbFzXTe1)Fwfk+_EV(MSbg>yhy`;NzMNbt{#M4O%hE>)CK3p<%C9q!
z7%>CAMuEg@qM}HXnzwq`BSo+})mYtaDso)q8om{NKKd4ijzIO&uE{z&iYO|EoTJNC
z5MW8lwov|8JRg6I9nFFqH*s0`AdDUA0Pi-!1|Ff0C*8vrA?^5^=g#zqe#m`ipr3Lr
zUtQrgtyX?_%G#X0jd9{kr-^#=Shmn6{jy9H+>!2d$p}-sm5|e&c$>)T%X|9g^qBGK
zgcElJmA5(thvj<$H(nxYZ=g5E?eh|Oa!eG#p2q(fG}`AItAV<e$;FImNuaYpel$Y}
zWm;vF1DK?n9C@3=#$-ctGf52xh71#5Gc7JM3?ZYolg4~l*_t34k_n$}oKnTxQW{SI
zQ<#p7sRfVWL4HsF2=<rv_q?7CXu8{0!R8PsaBv)(h5H8+UyAIdGX|`XjgH$U@y*X8
zVHpDJDPP&p>m3JXtBrl0U8jt~o}Wjqaha2neMr1lx$@uyX70N|+#h>scQA2e$Sjf#
z0w>)!p=ay}0F;(!dnpoDjwA&L`a_d}9l-%dfNmGEW#<lUF^LJ>f0Lp;GL&od{Y_=|
zYc0suuj2ZAubgigAhD#;DAv1FL@}xNqf>fL*KPBoRcKZV4FgB}IIJSo2OZfklj0z?
z>)SNiFGjfF?4RIsu*9LoB43;70zf9a1#ii`_b>oqS2q=!FjR&6&KTO}k7n88uRsbT
zWmuBc+2r$*ORet3KNOh<35kqvbhP{+CTUV3-lLoS?nbIzRYeMUY*m}-o3R5;K6VIv
zY;Ml}BGS?7;JIvuM1j(&m1>HeOBdbrUcR#<$o>X5W*rfVoQCN~{NgWbKQ%*if1X|2
zzIyQ7ig8xg8@TIGQhP7wSFY`@srZ~8{O&i2cZIzT3Gufyw^xbxxTR5~d#Z9@Hg6oE
z^4~0OvXmy_Ofjbw7rpcvRLrAmqnOJfMny(x8Y(JpR%O0NTh@a516<7RthtlYERiIe
zipay;^-N6REVqA#<omz%F);mB8sXsc&ziaZ((2=F@clo@Gz~=iwxE|~Nb%=oKdW_G
zL@j22K?F;rXEKfL1m~JJT0ne%3~>o~2MiDny~m6a8jxBs?AxS`;{Q?CQvb#SCBe)7
z4qz8rOlBdsbnDu+Bjd#)O2YVJ{MmN(pTl>zdbo+~cu+Yx#1th=n&xh5B^MYueAw(e
zB9@o*x7QWW$9BdL+bXm#EX%YbkyFH%V+x1+V{m@gqxG|nfNk+rAa_G+Jp2aoq@O4M
zUy6zM?)0o%;NnZl{ms~6V`#&9!q+mcYj{a!K7X$3^*`*vbdNac`J$!$b)OmD@85X1
z-3UfkEQuck?R|<@s9`nIz2U@aH1KlRazJW*sv_N}^?0<}_4xSr8<Rwv$WDS}W@P*W
zD=r%wD_mx25-dKmHUakOEt592gM=Mmxl%0h3pRFWv(X8jMuGni!Zs~RFjB3qN#!2|
zIT1BC!Y2O{T{@gEqwiAtBx;(nxxWxNu75PnlRG_rUltw!+$u0ZzQ~0ofJn>-WDs=h
zNz}vDvHF@sl2qE!srN^%)By{9;svjTb|8pff&#o=RcJ%&)SN_+_NKTONsBRgl+ufR
zV&_J|^-cRQM&-?y)cC^QMlMLv8?x%4{f88}1x(u`GqRPPRDNWq^mpGOUu&?34J#-K
zQIzT51KXDByX;s~JKET~N{_<MB6S-~aZP?W_dM$cZ~bDZ&=k?&2j)yVTl9juNF}w4
z$H8K#LMi@RrjO%n*6{(T%Ap{0E*vTrc^{j0)QmCd%LT_q%3=Nb8tiP-&qD%$xLez#
zOTV-849d)wUu6sf)Z+RdsH!7fP_^Xx7UknjG7kanbPeonLP^x<z`n4Co6ez$=0UCy
z#gNk+f%ZAghLdXN0@uu)!Uc)vO~E5ZG0H6`nzg-{Nfqa*O-dpQC)uj_fU_5sucJx7
zKn4lWEc>KLB5p@MygL-8)kQ^zJWb`OpnwM-M@N>>HP7ViaB+Apd(w*x?JPI>=Y%KB
zM^!2zE4D89ShT0BjT!R&*vlPyA_$|cfgHVZSUw53Yv5g$wajgq-jl-3RjYWRT+=+<
z=X`sBiA_mHqQ01r$AvdR5q|>*#%phD<5S4<3W;R;b{EK-b|T!jD5QF20wQ}rt%!@S
zlpoY)8s04rmz4auVJg~pet%4;U}I?|0NlJ69mPb3x7;TxV{bemv+lX@o}APJ0H=fj
zuup8L=iFI$pcUb%Ua=1!*yrh&%yBVo5toz_Qa9{q^R+bl0Q6Sh9#16o?XCR3B0s1&
z-(42^SYG9WjOCDNA5^KXS@&Unaop34z3KcHJwheeR)Imp%ZG+x2F3#uZ7mJ3!xnL(
zWAX>vuJf5bZ3)JfLY4??5k(MV%csAyh%O^of%v}^hdCU7ZqGv4@?m$=ON~GLlTm7%
zCHlb)#Ax`_=Y)tS>RlB`^hk~tX`y;olLjtHUyv8YStc`n&1p@m&!;7a`e<YgDA>iK
zEe*<C+OFPX7~un4Z1^IABvBc&n5L$V>O|bco1;Vz&U@G(w&-f~88xkfp|a#N9m*b@
z=SN>nx$-3wzn?M$CGRpVCu*V)$Gu=Y*Rp>oMGPO+aSVNrMrL_w<XxzCyJEO@!r;2#
zR#6&S#VKxO;J41;ZW^Nbv_yE#*KF1Jmez=vFY~CH`qrASko*r!&QYT%{_aJj59*B{
z1IuhJoo<wmf$`dCb%+6?DD9pn*P}PS^z@l~+4-r;LE^sL<e);`DNG}r$;EmdpmXXC
z3-XF6eaD?|i|01NG-t*TRrQD>5o9P7VCw6_t5e%NG{CF<XHjo!*qx4spRnL`oNPbD
zlmnBQ{wQU`E^4}?C6yAItig^iJ>GuV;KRkx;&gA{`q`_AnJ_=5^?zi3JquwQ>mE_A
z8P(vxS21#1PLuEWpg4?b=vkXuB9z3``|*zInL0;|N_FOpYP>>5PAA<)lc#)L+d=w}
zxQ=M5pzoimeU+X$<U)z(+}9QZ0|OJob#-;M9(n1v<w#ik;KHD}k$JKYLBt#Yc)Z5D
zon_6;D)4I=RVawx!7`6PGJbE;67QGe4eUw@s-c}D)4H!a+|3xPgItPq`PL7ZeR8D5
ztC<>pSWF;gMWKUf2{^}V(>jH%tpG?7I3lPL*s<`>wvnOJVl%V#d=PN=W^IB0*cbQ%
zcWt0IZFiMZXPhA+m#DOOubizgo4NR?F<(Jef0eLyBh54!cL?E5h~g)oM}hlKV#1f!
zIOqvizr#`a_ieZM-uKVr{*-?lcD1)>0(`x&R2rKyEj1F;(hNqo>!Tx7*-)a}Zys;3
zWr`}jmY*+WvDhs)GxRbm>D~|6Tu<CdvvWjalc*I(+2kH-iV9z3XQX@+9_7a#rVVsE
z4Mg1s%I3yh)~*=r-Zp>`q)C6gVs=cB(_BXOnBEU1vmuCbLr_F0_qo|K>R~pWaI`)v
zhS0uo8wINlabtZ%mk%w+U53<5Sh=8!$$2Vi;D(>R=JAEVVs8=r+3j*g6-YqOr-)Hd
zO;#r<cVmkp{O!n_1xTXUr0UcEnx^)@sl@%?v;KSf;s34m|JM5d{T-nHclrMS=aq#A

literal 91973
zcmce-c{E%7`!1}bqNti_X{)N{nui)5S`?Mk7;_#~LlU8;3W84N=_y4~@~9z#m}9D;
z=Az~ZqJ~6KQzb>DL>%Aqd)Il_djI;p=d5-1UZ20R*JtOt_ult#-Pe6GbF##8#mv~$
znB~k_7M3%oC(Fqk%LA4(|A)taHu*o?;>?+oFDyKl&gh&eJ9p+5%UPZ?=XlPX^stDZ
z{?7~lwKvQEbDTMQ?)-&|te4o>IZiLYU12$U=G?in=g(cZaQ^)1)e)z^vz+I-aP_8=
z!9`w6H`ZJJe9Euh6<m@qtm)*p8mHV=c^dGVja@)cNLWPjj?`Ug8C5lP4NWcW2M>*m
zO&*z=S=-p!f$SX|-Jf}QdU->jfkDA9LJ*;0Z{9}7#Ky%Zq@};l$jthXo%5-%sJH}O
ziYcqDtH(7oHZ`|&b@%l4^?w~0oS4K<5vFHmi6rv!kCoN6pX(dc-@AMJv;+E|!~ftq
z!*cF_ne4xS{eN)roZ>or{`|S~tpCAv=4{C6I>&SV!cC=%R}Cy#-TZlPDZjeJXZWt5
zrjt!V#frlJG+>-v;I=ABlKLNL{}b7N57_JfEoA=-*#C=*$a4AInbU`Nj)z5`g~`18
zDS_qx`l>oZkEU8hD4eiZjqlz600)^SDPYRBV?d29-g@Km^^m}84FfcDi2O>vSBl4?
z;(MKj#%%EJt0-UnxSXo^R&XIbEIe`hT$gt8aCCn{$&}A_(6fey7%vyF?NlM%Km1=u
zNEWB>rXLpyyOA&P8J4J8Lz(|wUx%*Ae5O_DCsH>=p<qR>*vbqB{~WVSDl>fVvk71i
zc)upp$K&gJU<tDx`WE={vrJH7N|lT<)^f5~XdLTk^&T=<F=ykZA=LFzQW{{FfXf9w
zpuI?-J9RByX}`63crmeTL+=(<Au+TJ;uu*NT=c#B--tT1=2l!xX#Jn>Kb6F_M?l_^
z-=3h9)#ooqZA=&WT}6Cj8D37kdRaklHAc_pB|=2QnNfJXroT$3wjxMMCID?=#{2$u
zhPSD-v2!gbdD3)05rVabS(gcI$v-kIk}>TnlF-!mQbP>NnBpXbWzlt}<<Ru8BS8tg
z<-5(vDjd?%pS*L;IIUh!ZQ9i(c}4DoWmcLeo%Qc`pC*(sAAMyiUi?0%W^ls7hDrvQ
zFzzsK_1}KB?jTXZ74+@ZKj8sDO}-PB+8Wdl@Py@}qN1Y40qgYLko*A#H@5Y_agiyu
z=w}JeUgV8bMXY@x8fQldrdFQbqh75kC_cD~AKIYp6%(ZSV-lzPV4FC#=lHjh)4T=R
zsL-B7z6x!rL<!J#&nq+L!;gFzCiNQXVKGfQTID8HP)FAfIR^<3MSzKL>)!Uel!doQ
zMNCI*(2UrcJ($x4h*AI4aIT9+3+t=GI5|V??6}Lq=nCAUN_)0QH4)yTwXZ*@s!PjW
zUQ)u20BOt}auGT0J>Ko^0G+-dJy3gi!UF0AVcA;~AST>)ka_8VU84Yu!+fA7rsD;d
zwN=7#SJBrI-8wqxckBtvg)1j4uUDO!Un8X`UN0lB(qoP3L*%@GgFZ)K5<0b?)+HVj
zwixXjG_QAEsz*d1_7hZaTH`Q!e;dyUyHilqs=S`{B<*+XZ>=5rof8&@zz#WN+lwmR
zgJRXwCN3g%>DgQz$5|w}MrQzOD>qkO7cP$*P@8QvD9fcQ`UKyf<9C89a14lykYTY6
zS7zqFSLOV6M*5G+VF0Qsie4h+=i+GfO1x<8Cs;OPeu$A{5Ssn{pN|n0lH4An(tU~(
z4*6X6cUNsT!ja7*PY^_|JRcoN_LL<23ZMwpY^Q>@>{GTWW(x;<30d?XE{tlfl?2Y6
zuuL1=2>#_ypI(vbI$<H6u#iIfs(3c@dFW0@#<TR@o&}LcSe~B|WjdbR)?Qy1bEvBf
zqrCg8JlO35gW}{2p2^MCENW`pm9lMmg(3!zUfWm@tBEkNrzciGUhw!hRH?~FigI`l
z{Szlf{?UC^<$jsM!G(`6mHnNTHNA9(sNy#LEBh49M)qI<K|$ko@hc=dnV_{Tm}NA;
z@gL+^mV8mga**5G(ceCi;+u$T{hY~N(g1GWXsiiOtTkG}u{yXEpQolB(CQ^9+vR9_
zCt_ti)inydX>3yEn!nH3IbrEE>{u$zT&!M;Ze=Z<Utkzg`{S5WbQF`P>cYCVczjT@
zifP*KnV%towJ_!_d~voa%nc3u$Hk#F%=1&D$<ra4d8pkVJ+`T+rKQi}XX&V3COaKl
zh=fwmNjjo>v5-JgGOryaE8)(R9}brg95ZAW;oiM@W)iD#GuNuNW3u9x{DKAcmToIy
zd(HOCRDr7ybiX=C7T-P9+m+#Ch?aKy+3uL3OTXRxtU1)lD*d@-Qd^PYB9Iq=6MlNP
zs||Xk3dkw*zI5<YGPF#Ar``#!cE7n-(@0v&Gys@&B=B`aS!I18b+QT!Wk#K_cq-DR
zr(@c68IWnc^RB4m_Vd)W*!t_TJ=$gTO>0VY<(um%HPFTuw+1SAv`#1)uDxC5mNRw3
z-s4ZDpZvBG?Ug^DIA$6wuy?}3UOJ&x6&I$S9SqGpB2Vvci^)IYG&XJTUTa4y&#Sl$
z@KI;8?X!_tj}kA%xhClWlY1?@$@iFjZI@jX;j!hhrPM3sz`V(TH^pps-lqd?rdzfl
zz3pMMB^=z2?P6`FPq5MDBAN-oq%BFaq5_ecqzsT?2*7!809^*4rhy$mH<wXj2q393
zR)OKN4ELP-i!%SV;h%+#gV*3%C-bOa{^W$m<0dzOxJ75D*{*MAaXpmYya|OU)pi}`
z<f6C^cNvtZ@%m<Unv;1s?6bUyB_%eVVG0Q?xRZ!pgbENKq|jR$3$iIxoV7qqmcTC2
zyMeNK*!n_DEM?OLJX)0m#(}qasP~r+y~X)*bcN{YWUl1m6PCZ%4=)g+`4{3LXoN{`
zLmE`Qg}kA$9aXY<aIaUaun<~Hk38f(-x9HkJBOPO3yo#-Y>s>Yii6pGF<}MdY4wTQ
zzo+sBe|IyIQ9_4=4j8}4SVs@**_T&|vh~ios@zX8GEUL6Z`7{I0G2h83b%MOV1)M*
zb_oH|%SUsP!0gZB9sZGH;%pu)sn_TZreAKh0!gifS00(nl~;dfxxFpN#l>~e;vIF7
zWN<?<1*ve9at6$c@JU+M9Hli0&+WQbF8G5-PguHL0+$79s_4JE$$Tx?j#mr~^;GUI
zJl=C+r8Yu)Z98k>26H5ZW8R7>B)^l4`)CF28c4cxF%^(F=mB<_P)k=z8|(9!4Upi}
z0rHcsI<ft$Tpz&UevSTzXE_bL5Nf*mVJRa@%b_(lVZ}1wSIfMt?m<WcW-cfqyioGn
zq?KizuVQ%7-uOX7+l%I-RMKMH!WF9X#N1Djg}k!iD@g-lxlwLqs^+p6Oi)J(zvxbV
zJ)~z%N;hwiQn>EF$`4HS341XdDH}P|u1s(H7XhP1Pq#*qx%mfJW0C$#iyRD@^e5@Y
zp;)F!s>tlmhAe?B5hN(!yG1E+(b%i0!~QlR|E5@m+pSSK=D6Z^I62W~Ou=KqCpeKa
zY;;>g8R6FlB4(nO!jI;|JBeJWq#dz!%b#UL*HS-*jp{HQyVevTYU_0OSB1o+N86N7
zdtGcmMStA-bS8VAls3ORz-Gh7rg*1w@LHwokMHx^WlBlSxd{mX>(^Pad0wHB4`j^m
zVKfcvB{gk|0k(y|G-a}$04$%->c1CF%h`PV_})#+WS><6WjPbfz(kGQpZ=<Mjvh~5
z<fEHEqF$`<9Ix8hUfk9WPQitgJI(?5QsF`WEIQAur;lC(`2+cQhrG_$8C(O&^MC$E
zqsY~QZ>6c7un1g!&86c;PI;AhmThWa#D6zpN$<&vX<O$kQM00TGyBM}zzi)W%_7jy
zxwgI#05w}Dn$8yGv<=@~{oshlfMRj9V9X>2u!ny}vQqjOS}1M&Bt0qXv*foNsHtvy
zThUtnhwbA)`gBj-rUnh$AE#s6L^AA1Y&A1IAN~D&PCIv{$v5Li1Df(DEN}CF5s2n_
zCcWBQJU7Lj{iavB;u@1ho-}N1t5>_*5vg4heh+jy?%6Edaz0H{{OvyHUk_<BOBgEe
zsF@9&T}0cWX))L9-@`r=hpkhpEUpGC?1X!xT<Z0{uj$s%*U&2`EQI2!K_JnKmfAuW
zrgZn@-)lTIT?+wK<O<EP2^)=TH4%sp$azMCmnY_~5cZB>p{m<=R@dxdFf8z~%8Wf!
z5Th}(hXsTyrZF!>bs96Ys7_>1cgLmmsCvKCxXCw6-aKIugk1d@DM;Pj5R()kWT-eJ
zo{}%scf>EqQ`Tsn7|$v+G_xfVP426kULD&Kp#GqqZy<6P1EW=>mzI+=kPXQ)X;mWk
zs*-}rrw?(8aNDs$8Rsd9XX{;N<9Sivdz(wL^7JIWbPLLf6nr3*Um_Jd+T8QSiikT_
zlujgv)nEnyjz<o?M`Hy?>yj22{hxXXyNj{;QV~&ra3_pMuGOSlLwIws5l~xnz)xV}
z@xQjpJP>6wb?FQIDdy>}(ct@5Tp!l}cB^kcN_qt&KHt};d(BJCzkR<fTu!vK0*%j>
zmq+tiK6zqk#K-dATxb5kj~+omFAhz%IXLTDc{zZBPIDvI`m91*1>v`^_TSR<9vspn
z{xPhGuD&RA!jgk}iIWcMxQY~Succ;UxQa=s@i~BO@+QK!ey#^))iy0jRUU>0g|7#%
z?`;l?8@;ywM0I@!yU@D@npPJCy%0Sc^+{@bd%4Z)i`a!@^!~9*_ivc;%p5fF>89#g
ze!Lp+B5}6s_iVXIXb6AuA`OyBT+{${TRwsp#Tn@kPFU6=mcsS9IAKfPW36ZWi#M3^
z)L(gJ^kqA|+UM{g&Tz}gVAu)E<<7uQKlMU#Nk{VBCIsTd-O8sLpvJ^Ig{lYMw7$hc
zfg07)=lf<?dkk#)EdW7MTt;R|yy=zrWh-{&_o2>i+qy-VrlZyg^9wq<X4z9R;{_U*
zCDjY;c-I2UCK3t}+JV0JGIs7X^V<(CtXQ3}80pU@E~DS<SDi)jQ23^k6%+P>F$?En
zLa#1&j~gDYjCNnw=vTH+7SnanF)L`*>tk&ELw}C&)iRyDSgm%?r+jm6uJj*`ohyGc
zdNjY>__*@wOZV9#-Z{ul>JWI=i3CcHW!%*l2bSO((oig|(j*YUIAbY8<W8<X<;}y|
zRM3Rl2gx^m61@+4Vc{hUM5wlJp@_FXq|ltOH?O&o<1(E<?_Wm0YQ0aE7w8(<0J0&7
zdvvbJ$Mnzwx~T__YTFo#gt_@gxsm0$z(S6*>&)8(g}ovDD^NmM@xrSrI?Qxp-^s##
zG-*>K2lb1;3B;D|?s2V<SGz9dY6jBB+tB{!L?59%fkr7^FAFFT@h=d(KlxEwcCZM4
zHJt(G=>4$O$cmg}V}FhqoIzeLAJG&9oij|~p1~KDX(#fWep-^;ksmir?{+DGERX+5
z`y=_+_}5x4c1<n20j;GFR+*?c7XE4*JLL3z2|1V48`l#?0)DW(xZ(clUE9|=q3<KM
z4|qu8XD?=dLP||m$=}3PkAGW`rQV!?OQZ?u=&8wv*b{ITS4=}BO#Kz!Md%*mdhxre
z%HMlcoW3^bd)iX5Dzr_yAeNrF*)_hg=@IVc7aU%myU5E>N<WeS)U{UEwcx9^gHBlD
zK*Udu4(1U)bw;p~`33!t=j}#s`^1u|LPqAoaa~sBfb!zFJod<mpz3{?naXoBJ{jA!
z3=_%0^@(7(#*nZX)o<H-Rfn#lC)1{3GUv7q!VHMuFqYPDp{66P(!Y&!5?8IuFbjeK
zmi5^Em1A1(3ce26#PZBNKla}*n`8g@k0tDi3)1Jhnb&ZFVmGFPlG)iLTGOO)$%d1_
z1lt;1CX-UsnAVd5_bJHv6@1yuv0LYtPH9oli#Js6FDEQl;QOLg=jnweR5=lgZvr_V
zTjaMuiC%$fE#FNpbOQGSRDHe_BFBfX(Q5gc8k<rSqobDo4YR8wbH}s`PcrlaKlMtY
zQi6s(H{js@gA*3+wFF%;j%2_@1pDvNZZY}SM?LSLcC-NRZp#S;dDYDx3k&!!1^I1q
z<yN6=riyl#hvuK@AzL4lI;`|0Ex1(LDwuCx=J%)cG)oBJ$!gN4$;fSbU=l&|aTb5}
z3blJxMkoqqYF%1pRk>_w&`lhR_8MXfM1L)Y7@OJEHU2&=i!ZR@_d@j~=q;r5#|f*O
zWbW;HIlu1@_~-jtnHtn)N@2Ie!{5W21k~dMd|l6tQ2EiExFQhzgysD6$>8hyv@aC3
z{?y=2U2d}at4ex`F0AvQ`V!8<9n_IVn6|8&OinAwTAOitz`5&aAkjm+_uZU@4Z4+&
zI=!?0arz!AhAA?6!r~pr@GnP{bUV`%%Qg>VyTMoIAT_3>^3+7oL8L4mE`hIrUo1w#
zgJUu|(D?04=S#UzjgQGo`V>>F81ab7ev>i@z~f%G^v5!6_2YM>+98GM_HaAm;$JP}
zOXf3^R<XAASv@F-_s)YM$x2l4?GlaXs}_h@(da%zeVrM9p*4qV{@E+<*KJ~Mfo;2<
z6zkdJEur@?!V{QZO@Qac+SVDeS^%ThJxdIQOb6GjJGb7~On!8C{P?qfQ?q3<c@3ED
z`s6*dQ@xm9tIywh)$-W<wCcV^FMLGl*ak1dy<GAUs`PdaL;^k{bMU~rC4a|~y3^fu
z-=d~&GH3`k3}BuzO86bPoR5zWR;szBr77j^Cr_mKhG-v(3wvrIdxmu73}R$s^h?W~
zW;C?h^i4OhB$2F0H)Y%;i#7%4h6bCLw@KMeXr*j+AGT+O7IDnWI*e0S4L30}qkl|~
z^iB&#9euA;3T4fjj#~!DM%C+1_n`Q|_TGAzV!H&iqh9K`M3D-yNIQzlR7zes!dIMk
zy&sIP+HVtmL?IiLE+E3r9%ww4_f;Tr*fY22!AC&v(-+}{#Vbk-5ld!`W*8LxTx8RU
zph_6DPf1dGT3k~xbx30>IK#soUSLkP(C<FT;Y*+SIlUk*l1G0{!De9hrv|P}Z!Kt0
z0oEvgzNY0^f1#g8m(|VFw4MeW(!<_=uO+5otTF}pqivT@nJc9p>)MsiuPxt0&8gr^
zno-JMl@S#EE2L_xVlYpxS7x{SPqOsD<hQ%VeC1D{&s4eHZJLZWbt_X0UAOw3gz2ZI
zGC2&6BoHBF#WxHs5_e3_Amjn5Dsg2Rr>j2s0I$ZW*xlHY^;(Y)p<*!6YEb&uq_fM0
zNPb44Bh-*_rx1hf!xkEpb&G7~z~>Lh0=QEH^w4*g#Lv3UBl>OXC?_n5IC)zSN|Io{
z1VyqVS}m2!yG4EhLzXwi1(KujoW~hy#rtj1CCR#jGxiHEgC!c=th84p_DHVd%K9ii
zq^<VF@({O5NQ-Z(<kUhjIYR2l<k5JmDgSo9s?(6m)dMpGuIhsQ_lPvui$}N3OJ4n*
zYd3x2V1<<-FaCCsXHQ?)5wS^HZC*yPAUGbUOdC=n(N$2Bo|d4-tM<;qsGf#~cN>CP
zSM{<4X{xzyIpOzi)q|3KuP}A3bgt*v49a@Gr|$cIAO;o0_YC4{>`z!AnLu&ihLSbf
zI2bZsXjO<P=0eKf4aD0nhjmn2miNpCU+xnQeti9!fJkxJ2S>i@b<%TazB}-Oe&s+{
zusgsOW?hmgV71aSl^(5OY-;^yh{?u5VeJKTM#?cB(%&3CK*YhgD<SPy#(xm@66L-6
z1sxye1FDLCj%_y7ti!Rhh%~tCTBi~{#4JL<3AMGJ<zPM(ZdV(gy0O`VI^U{WiI@h_
zlNIVpdlf2l1S1sUs%Picm7#i<si4;kOY{b40p41909d#*u{V@ka9O)>o!4c?#nq+L
zi$qt|?_7MVk6YY=Ex`l3iC~7zFsz%1tBm(o%YWrg2J%L^{cIGc<a$TS#+nEm#Fu!t
z2v4c?Pw1GTAiv>NJ-aR@&&Im3Ly-N^z8$*sEqXfb3B8T#wB+|{zwLz|2VHmHoYM<L
zIdY|kKbV$G1qx^@#s@7n{tTPP^)>3Q5aJ76A?e`3oR$1fwR45*sqP_zyB||It~IiC
zWz_koUrm;&20MLPlX}4G#F}7*W*7339&Xu_F|`8V+bc>taoQPDM~X_l_-{(imL@X2
zPho@t)oR?eTjg%0PbsZ9N${2Te-{GUG{f!EN~vZQTg!kfyq?B!_8vF!zRjDSd==`#
zXw7EJXo8RGXsk$d5ka8+CSFen+QGJW95(IRQ4{`~_#zc~NXYZPp&kHxp<d@a5LJ?!
zrw-24_x77TVKJf0E>*?mi;dw#hpIRsuIi}XtL9|cqfkEyxJ0*rKJhnpuKW5zp(-Iq
zZGXQw9yU~N(;UT3j}(PpoqjaF)vk2vD@7uw7X{jt8Rm4%5;#8pjD<+wbhn-`z9Lvx
zqRVlmm{wkv2Lsi9p2BVBt(i8~PQv|s<bK_W>FQIu)^L9Nw`W?^q&{8Rua{etp-bV8
z=6<6P1n0J%^4ovW7<FZlp;_J7)H1P;;#hB3uwm-e;rHHqPU6~3Y~RkgKn|$gBDnF?
z!4_O9vj2XM`#Rw(K}D(eM<TZqTTExae2+Ee5}}LmR_ejI%ep>~SBy(;1)|kNG9>v{
zqz!-n7-CKPn<6l>z^mBhWsNoGN$fjy*j8A!kxZFr)2>SO;GdRBvetzF{u?U*p7+h}
z!Z@+03|v&wK~8ESlg$NrXKDw>&4K6!Wdh@w;?$~ci>S^M7D_Th3w#;z#;Sq-inJq)
zcnxP?_yKjjQ9rpyh0t^j3G&Ju!*(1+aq5ds^npNfo>b?8WGh`5M!G|fBZOUclyB%D
z1GyVAbKZ*3V|$3$t^C{6*nbp8qqlV2gGv=t=d{#xS>}45)jiPh`qts0_=XtUKN_9m
zT1VdD@y3>UcL?--CU4(BsC)@&0mbVmdKJ+>8#GeddQVtlRp<3h@IijOKM(gDw?H(F
zoSqk+c9Tnrev(^($EN-y@GD{)4FxG0Cbdb}0<R;qonYG<U1<Y>As7>KvhuO&?1F`e
z=5`_V+y-aKokAKmQJ_61!TEgigTOz~r41zgu1+7Sq4N86;iZ}&nAJzmiMJGbj%vA?
zb%M3!laFbTL0R+TJw$B2P(n?osb!(ipqfNtmrY^Z8#91^xgplf(#)dEDj>=4y69BJ
z;%j~0Uv6~M5YnhPln`)A{^o#R2S4(IZ!L}2C;Qs#-TZlQHi~<`V%;5MDD*(!U0{*<
zb7GmJ+CKWj<prQD^&E|!GerA59w|VN>Y)%3o-Pl76nBO$Of|;u3cXAo);kGybwMPo
zb!xwc5QtT=t+LqqD@NG$fH^QkB($mhx1!_1+OMcHNNGydTVDcPyjxq~!>_+Xi)+X0
z=cIDXt!4lEL7aQY_r)uFd;Dy1NA`_q>+o}ZQ1R-<t*J_S!$H4e>}#A9)ri>^LWU(<
zDPBh$5=d&{o4H4yvnz6@d&VkreRiQ?ub3l~ggJmwOTHS;{)dNO)mL}x+h30DVrjvS
zIFCd`PIe|&gF;eae2m!pNUT}3k7}u1@nvm)tTe!8%?gkuiTm??lk*spXuDza?e6&N
zP90sH&w@Z!JKipQl@*Z3u~=rKO{A{J5rHtw)BXo7L<r`c+=9$o2h?;5i-uK_@Ml@h
zi7R~-%m4SIXnD~?cZubjFSlO`7Tk6}pOh9ca4?xSK8g6MDaCckS4(Sj_)XFphUMB`
zl?pYZXQ+7N*+nA(kaMXnGG6IT(wmQe@6(1M{G)gKXsc<U?GV_;35&+A_OE3&HJGu2
z#ZS~{KH|7jp$jvdVM2B4Tf7$RCx);#qI+q?Zs|x<xz=10zvR%+p-VK%T3n^%gzB@#
z$$k6P4n2v<s{Xj3syP1#YQ2@|7y2;j+5C9odx4g`_aZ1ErWjp=R!R3NW9YO}M{0_k
zAYw{y7hw9_!ADA%^~l?lfqafUsVCmOD|P7E9inN_QIYuO-ZtRgp!~C_5Q=yz!-#}>
z)4?Vmw0PyT`b#vU-=z52HPqwl^Ng3DoHmnu*40}|#b+HKQgb7o3a=)FH2yO$i8sG(
zJQMmG71QAjyh!h73KF8r=;|=kC5NhhV`^%W*Vr`qu|~Vj(F@E{6sJX@;|wC?Nfv2p
znh3u$iR$4+nv7LU5W39GQ@LTZgH<L>t|=1BrS~lm!29j4$ILZ#P}XwkD31yIc50Ap
zxX8PHQ;;nb(30>v=*RKL)e@3Oz`OpBc0CkVZbh=sb)RlgC*}UXVGp>S_^Mu|+<Gr#
zu$10?r0riQy{o3l{C(wlK(H1sWBk-{e?@vyUZ9TzyrV87CCK7e719egB1I-RSF!Rv
zf?^Vsk5Sx=;NqXewyC|^x!!W84M8!n@c1A2v<U}aw-_4i(ap~dnZT|n`t7KgAkJ{w
z&*Ma-eu;`f#d^M4BDrlb&I7-Hv?^koiNba(#sK0KXBkRv7i;`UN6lC@`Kz0j_{`<)
z2lmPGpXy&S3!^$s^v)p-DCn*zG4O`#1zgQ%s$buAMSEQSqCqSmd&lHe`#lu|l*3%K
zSrzUCIL+6HKB54^Ub4ctn!o=Ybh!&udwaE54E1N=G_~8Dj?`X1VG-AV+QEu&I`tL=
z<n<#HM3``^B^naoeaI}JtR5b2w}MDJ0?^5I<^E98oUW|XbY+FwC11n!27RJAyyVe=
zie{zeAf-8q=Q&MWsvInsX&uAUY}sSTu7qk#`o36ii7`$NRr~s*l3b<@l^N=IqoU)h
ze`BOZ7%OA%+=YE?wSqCW*fo0ce8qLR$rfWQxN3=PT^P+CT8LUVqC_spLKp_u?!GIW
z{TXuM3CrX3c|`P&cc}~R5+3nS17;=COlgOIMrlFRbM&fi0X?a--k@2e(Gu#+W}Urc
zx2uV}LKUPOdeuR4*~uZd7zcZEsYyK(t6ero81v&%9MAZTpaU}R3j?5&=r{~p(WIFr
zvewLOy=bz|0^RaLFZP@je>K9feo<A1v~Ke@2hudc^WMqI%(Q+Ap9c9k5q5#k(mD43
zAG<b9HR(Q#ibI-Hoy_qC=85KuJh>3d<&?*v?ZT8l4idYz%ccb{O#gn7+=_W8$r^^K
z>Q=mbTH)xPuy};f%PSx)tf~7EpgvcgslV~TJDd=vG$pc7FHX3BW_b#Ens8j&A8yF@
zjWiOFvS_R^=ILoT643155lr@w>hIulBif)7;f85v7H(6bqHkY_bbr<S^-sfZw!R7B
z4oTKzeYcKRi^5UfRdMT7QKPZQTXeexd6VU5-2Rmtex$ERi>h_*poTDbWp2Q9-3C*(
zeO$kOYtK|IH&5T82{-vo+lzR+HhnX|S^TOe9|eJYBc17Y$?om0kag!&AEE0>Idj;s
zjr~a{xg#8O9n2P;@UgVZx86;75M7t}hcU|EO&5&s@yaez#tbGEyv%$2?4C`H8m51f
z|K}7&$5rqksM^L~GjpjNz@DD|7P32{58rUT0erp4b|dvceY$-uMKNY?&Kr)qe*{;C
zC99anOb~vBCnn!FPwSHX8nl<c0<Q>alKbWBZvH59kgfHnejF+eMX@~n5axc4ZR8l2
zQ%0?*AjX~cdz1U4v5op%YN9Y*sfRD2Et1$jr(9!$Jp5M`E?N1JTdT`mr`rNqK(8z2
zFLEZtx7I+^)9gV9M%gr_#=hBy0k0r{y)FEejsI@Y3WnR!#T%K4fnEXcfY&rG)fsL$
z3X>8LA5~TQua$k(ADJWHpgfycVEk1*t)rosP(qKcoZAGm8^>47K@MHB(9p&jgOEEV
zEgu^2@ZgZf1oKT<Z#a>s^sh1JSY;zWhmyeDXZ4r|+{yhOTG5Yx75Oi8sY!!+0IF!g
z2g2gd<}Z=TWqzke_L*T_9R`R>5@*s^9Iz(Z^v7aeFH@|68!~lh$7mt#_e5;8FT@U!
zqYpAg+vyFas$N|Sh+6F5>Zj&U+a5=^3nCq;3RzJw^k)9WXobC0cJBk`&0O<0wgg|s
zee`-xWOm7ni_0*2U1<pB?d#F-!4X0c9R@tOrV+yWC-68mQU|Gb%5~KgApCln*Qvq3
z63HC`h&lr*AF(P)j$u&Zy3Quo(mPzFt=91p9?XHCs%%wp^FYtda7x+aNG~VICI(8>
zFpHv=P{c;s3CorW<&6!6`Ofd(xsB5>mbfj|O^YtUO%UKf*R;{c^&yCbNAd}Yh}nkL
zM3MV)ejg+6M2_lnGH-f=>od@aLHg0Ou*kaOVlu}GOUw=isi-X{z*J?9jc@B{c#vU3
zmzMFWx?;?}2v=!E_I0~B!gwO~=_L`{W?IerGP{u)U-p*r<3j5hJ9JvVQj9=(kFDz*
zZ*uU>eRe2-H&~$I?FL5Q%e@nAm2s``!uEBU_r;l(N$Wt>%!`N*GJIG-438n$8FLq7
zV3qY*O4AB<kaXNew<PaGA9^M2qhe9q?P9>C)hRV`zTDVUrz4AxnN0TfTtJFbgdQxL
zG(mzWh`4=%?D)b#wz#%>93JaQPz<WlIxb^?Lr50)y9r4x9wXTmuqVSITm|9S8L(&`
z>yrr_oPF9DWk_jE^p$FEBgo5Fc-5qvy6c1#Sp6Q(QTHp?IakUEZu>{EH<`Dy;Sy0N
zz-&P%2BCxXCjJbxI6I(`5PZ;rbJz*SYHLLfc}_MYwZschp)Uyc?)QobOzf{%MxkdG
zb3^l;g4*g||D3asQ*kua(L?&)e24W_kk7XvIxd73$UV)NYI|&_!TsQVaYDJ7X6Zz+
z&~%2*V9DP#Y9zKv+vTJxHh>P+>Um-kp8sysXVYtRIj%dErgFO4bzR!K=>;Oq9&)Tx
z-h)A9Ey`VPC54i=H~IptlF%|~R#W1gquYg$VyHH{zeC8W>tH%kf{N~sFmsA-ZBLW!
zE@6%>u)q1sn?V1P%%7ZJeA{j;*9qdv_CmL1@N44Ysk@a?Jr0YSi=qWiA-&MRPl%Bn
zvy?T*37l*)0PcAAmkx*w+-eqa2|HnVGUes4=Usn4Hzf1WK(aowH=ycj<ImCUs?#W2
zeEcucpoHN^4T%jNWuv1WQh|vK7?ys&izz&Y1cs6~??&Ea*i#mJWDBu>WllQkh*(s`
zM%6KfmDGzGW#uZX1vAAJPjeA?WGA>jBwF8BF<M_x?<U=veBMzZT`&70CZY<GFW>6H
zqk!@Y35meM2*0R~f8ESP6y|Mj-+cH8i~2iZ{+LTMLvF4|OlY*Wd9u&r!?kiwbKa!l
z?PnN(G6pI8ei@)-AEqW<wqa>%mM00EPiz#tWL=*5T!ZIX_It1BZ~mb%cZx5|gFV|S
zoS!pr%OU}o;r)a$jEp=mXR>^oH^9W?6l|?gRI>gxiRSUx_zAz4?MnHZ1}$P5O)ju4
z)D`A6mt1%8mrt9i5yPZ3arN;a@BF2O3VAJaV7*yK(>UGt7x&wo6P7PkLbE@gAV6gB
zYorO)&zUk(P>T3GOos{Nil^)^f0}igp@-XLF?o*lEys04NgY>Vpy^ZDP(03j_$jB6
zY8!OzNj*V9$BE`}9NT&-pgRAXzFmcUCZ;{Er=AQmISszU5}gY?)p%8`mkG)xzrUvi
zevstLzL{8v{jSYf5)X&NAtCZ3ZDe`jD<&la{^5Q{y8?Nn;b(K3(;|SZhzQ+;Zoks`
zb)w7Ek1+Ur!|l4pj(hdn?%F^tZ%5}x3Q|@j!s^poVp`NJF8@2>W|e2NXw#g_wcksg
z^h{PIf7x9Xj$}uGE<~4=+MxHNpx-wK(+>Mp-Pz3eto4N`QLpP5xw2K)T&172n!NlL
zco)bC;(Xh$mgP>h@n`qr2iRiphuxo+MR>|34KNmcyk+CRQ@6q?y9SfYvveoxiTcmi
z&zVzw-;^vm(!nN~%$<jnl_D#sg;;L!A~aJwVxHmZ@ngawjG#`_XylY9e2}Wn=O|B&
z*{hn_?aYzy*ybh8;zW<+dAkp}<ARfwe+@W}I(txlfRwxS6Vx0kd@rJOk8U@*ibrkz
zF`ck;0UByJBGS&#K=G}?R8ZFwgsamBq$TN?_b=di?|g;NlR-P@^kd}q^8_}n@yuKF
zHx9V^aO?vn&j||;M9`5x=GFB#-ln2ZkmLN=WZ(OD-x(g2QJtW6UXw~!2O{z>daz!M
znyEZFyY)dy-LTuKByMFfrYNav@aOGxBbdCS*21d!o!7EMvqVwP=-bTjks2*8E_`uf
zj~j&0h3|2aEq;^XZ1a0Cs6a<o1{$<(lX1dQ=Vi?*Y})7h@q5wE?UkcUkcnu%+sfPG
zIILM4`-^W-vUK>R)nHjO{!KhB0K=F5?Iuw0Zh5Dz8OOsvdd`%cPT*UMQsiBHJ?h*#
zFBsANi0ZMBT{`dhwdyoUzG`17$rUW?*;+q!Lp!KJ1ramiVt5_i$|GuoUbj0eNy8jw
z9I-NF>0TZbm{SKON!xirj2b$zCySLZult<X&C~Jr*;K(l>$H}U<WJCXz%F#x1Y;0f
zY=SN#jB$$XSk}yzj#5jqPCE^Dbi??6jZSS6+kM}AVcAIVmadaovJF&Bep(f7_wX%*
zT9VgjQhiz+mb~kdX>P{5*9qF$Ssim8sYG@D#pGkyQK9rZ;&B~Z9rZi%^`l$YMf!V0
z!WK5d@)po#kZAz{OSR(q#y}HDu_IJ~nysK%`Ges8nk2W9BI>rPCrP>nH$ynb#@1we
zs$)$6DH6vGWi*{BFBxSTzVH%rRY=?N{WTl+x8@nUCbKkBE!XYN=BFyHhcRAn(Eyb^
zHaAMW7VPemx3ba`d5b$M$>o~EHgNJ{YqQ7bp~aG4tgA4^VtBqUzStfz98kWhme=|u
z`-%#$=q0jC4W|2s*W518O68c-eR68&=y{}V;%RT<ZQ8;g-@Qw?^Au)rk?T;&;?KYh
zD@fXCRLQVN>vM1q(E>H|D+wt7j#I5MJ#b}Ie4wL2s^3MHgq!ZZE_Tp!z!YkxdNd|W
zOyVw0_D0Qk?rt4gPUc$2b~05co*4P<)<9gzN69G#IWO~hbM<OhQ};j^O|WaIJCIUG
zIvyTg`Bk8TQ29$`!|{FHXz7M>Z?RLS{I3GJNtf@ya0FE}5#!m?oW1&P!StD@LWE54
z0{=vxn~Ij)U{-COqv~;mzmTJ5aUwdlTn5`Tn14sp=b;3Dq<3GDXBsd^#!zS@qgtr7
zQc)fw+?NL}%XqA=P$|5$F<mSoqhZ|*<TniX*e?7VpzurHNbxlsi<E?s<ON>TG)xBF
zhYJGUNxYWu^K*B*o}BXmextD=SwN^TsTkYVdiRVIqQLgAj&J>2{-;he>$o&hICA_D
z+`}z`v`e=f3;G<D01`O#EoM#G-ddS1p|q?=UO{b#TpjiER88fB3FIuKhY^$>4U_EJ
zaU7vy*_W6Zda8(pO%m!gxVJ(6laaqzBPmbLw90{=`lQxldVh{nMD}4l1)Eub)m<$J
z4)JsMB+%;mVZr{_e-NhQ{b-^c!>567k@BQN1aYu@r;t+D*TVg>Rr^q(nUyxujD{(w
zmg{q27vC1(J<{gvKG)(a+6Q$^6|=BVB?H!3pNG?77MP45&R%c((3xJ)io)SM>rT=S
ztQO&$j1|Vk@VS4$4_eUL@Lg5%+WGBK(F~>Rz|a^I&35pXSA36=<CTJ!(T+h{1!|Iz
zvUC6sY~e}i)Sugtv8N=genJqChyJEFU#4BmFK)~B_SjadQ57N<FkX_{t0z4L|9A2!
zUcRDY%%o`3PM}evK?IPe`@P{*=$9{zm6P+-8##=Qu7Jqx_QUwni!1zIL=Lo*(CXt4
zJG`&#q=nWtbQ&BzdIpP9dS>kRLEjrpyg2#=%*rq&FUCYl(L>4Hq6S>aAtbDdB^4NJ
z5mW4;AEzn`f4ViG(Co(3fE&X}|8j3Juj32hwZEPv?)`cp>YWbjkqHEh<E*Uu7x{P!
z8w5W8)9!b&37Aq5$>AZU5OZMZ?G`g?PDS@7JN6q8n1YDRQCqy9nyz*)QbGZRf!(8*
zeb42X6ZaGjMh^P-EGud1NCZb>_a!y^Rf0;pIL$dSO)HFVv8&kptp8p%nDNMH&<5?N
zPy&k?ER+*tk5S|wda!9Odbcs-$gwUBCYWucEfkhg6j5wLE(EAShD-a3fRjTVSJxre
zc#R^wLj0ajR9HKHmm4#$1tq;rlaTWr*RHq9aF4hAUGuT89Zm)JgE{x~Ilp@|RjCc{
zma-Y{pI{C7V$GkYZq!XFpc9Dq?_+`<dHqHnn*f`pR0}*VTj6>~3PT|fKG&e?ijDyk
zgHMB&ecYnQ&iMPZ7>@D;U!~9LU0?JLYj1>wljb?PBK0U$@j9kuh{aw(=B>7|{Y36_
zkOtRhEj`l%7zmAUZ`SdBgSov<c69IPp46uWx=O!zt;rU3If@7)p%RdO<aujSUv{zU
zkXXtMDm(>87LVP;A~u*Ss%>E7#<2_A=vY4|yM$kB27Y^9<4dnY*KqaitDU6hi5i75
zSaa<R?g{`~zdXYE!SlCe)=<qpjIsZFMaK+RkWk-?Hr!_avcI`RzD&mBocx<4lI79k
z?oCY_w06*jl$>PQph^<4&@ONC<8pW~U8NID0Y#XTI$knG=@<LEXklv%*(yPMqz)B;
ztw7$N%Gb62(k?>PCFGIJH?d|gkCfe>%y#~izEx8lwGhk<M1&IR>&r5Ab)kC?)Tz&>
z?=?yk@1~qa5UB+DR>`tWwh{!|mO?9E7Sd5v>yP#IIAx%ck#hMr#)>0kX!3UiP=Ddw
z8(QmXT4R30@)Vfi<qpM-Eq`P?JE{f0=!?+{`}8;`cNjpfV#;QZsYa^8{^CVgjyx*K
zPi(VCoxoAz?8tZku5&cHlkFh`Ue6S9hrS>Nok6#~!`+n&SB%XG>EvdE=v|?#qLz+1
zEP*^5;un#+<<LwqS-g&7B?4@ONAi<2TUq4ggM|0*Z#%R~hG2d!2qbJ=2P}{|uudjT
zO-;D*w~b-G*R;B)C|V=1gmR!#7odba7;Vj|qoxCF=v}j|(e!e#30fWk-$jJ&;lb3l
zkM7Xc@l?IQya(4aR`B;u+t7%XAZksq2;u`7>ed#+Ez?b^(HpUGvqSEw`1u+7LKL5t
znSqKS`q&O{{Z}YXrUt@NN0-WB1dn?7dJjr_(p$0V_!#U1*ZbXdza-ZXAM{7jP2DkX
z;<ojGeDiM4*Vi@)Mt`Ph5y!C|UceZp?iezd6czK%9#PnNP*sKqw9f5~)NB_J$#rmD
z-wwRqP)rs*a!K_lb?LmV+!=f>H~tRdGDcLvYrF2qc_DIm&6u(l%ed)YZp0c>fBe+m
zcb_9!v$t5UT;YwoN0DJ>VDTPx7$%;5b}-$@`*xFkamvCAKqHBD8&qOJIp}68P}Sc+
z#EL8EUKZ46nMCn;hOTz9iVgL04xinN7cG^=#hYQ3<xk<hzi_e^DyFRu|FK^u>;f?x
z>MsITvdFMye>LTbx@+ZRh{5pE&G;lGK5v_{<<Yxl{?VF%!un~wTKM*z#k!OfUN%GF
z6pv^dZ(CH|;Sb91JdqDMHicS-yh)PUY03I;Oc1?J9=tTsrNc63`fF9A6xB(FHqR9v
z5yiZ!mvNf5wk#KHEpcW){(h<3)hfC)r`18dcjJOcRLs|}XX<FEtE{Zz>MWNoZe9L0
zhstSNZRZw^s(k7fegq2NiL^(#y*XhCE@-3>=A4Qfk6L{AER6#4ZW{4DIrHCKtmMY+
zH7pa~er+;RYD2$PKUzm)8659L?udn}UDxQTwZBkJDeB;C)mJZwDstR#9EnCRY*cSN
zFiHNq6)(ggTfY7Ymq(5>V(cLwP3YL=-#IQ(gCJ#(H0hO_4wTVYwFux}RKY}~26wWK
z3H2g3FG69rUu36$PIO0jUAyD8D)<~MkY2KSsvyq!v2dOuOeImo-W9Gd+-k&)ZU0~v
z>8UeL#|FA~gc!!tIu5j^pk!;ZUu?aWUj?>(iYxC_`gtm#G(E;t)F7f$Qr+NQY9m-o
zGeULlQVw(fQ*F$uca#Dnio#3dr{?wdF2*0^3r(pFThkIK)|)84`Z*Vq-l4M8%Rj?<
zOA1Oi9G?mBmb@b+9{I(I@r;3-J3ix=CY)?1ql-YE*Ue-ttPf$G3-Sfs&8m=P#ES~b
z{>G$DpbuIGo7BI0s))t?Znb?Z<_12pJ|ph-vU{oAwo}{cO`*)GD4YF50^*y-Zhyje
zC6NAbp*3rdDunDk@xFXTtI`X|@%qbY8Bx1?Sxv_iY~(RB5bhI<bdk~QwNgp;0K9G6
z2$FI07e6J6h#lKjE&XrmH@P|K7e{GYsic$~!n7k-K?zjbIBPkb^jS;CsE8pqWn2?Q
z&U5c1pst8I)J`e{n@sHq?e(@dP?&9@g+%YGri@6$t~n*?Fr}O-FlSBqe9AC%^%8ul
z+WCue5?s2`_E3;FF}a8Af6C1|8Nr4St_1sOo7YZv5Z~U-MIqJ2l<6ELbk?p#4kjnG
zW`GoRnf_wVkWw6tL&r%q#6F(DDi{?PZi=-1n-XCRyRLU&n;?5^upeO!e7)urBbs|h
z!-Bzc`fNvIcFP%$8>e)x=}l23942<!h2~%fvAybqOp$yHe_wH^FKD=N5@(K8wUE7C
zJ?yLI#0xvqc;*wMu=g?1A>RwgFV~Q7B)qDGHsPv0{NU`Wmv;EAAm!VX>C<bwmmhl!
zr}h|svV|GTF8BvzZRm-5R1ei=#G<o-+Rwl2PW9*@l@O0PO-(M9{T(oCZDaFXGgQI(
zIxD~mZDutgV<vliHfkyVurj@p*%NiiZ!b|uN2wSp&b<%A-nU5cN}GFtYwaLZ%5M=!
zZv)IP=BMA5mXJ{?(sQ$sI`=zwX(w7OlirsF62ICi>&8{Z8o!sju6pd%O93uj@(bp^
z-0!zMuW#2jE?+3Pz@Nii-<tC_@>)$j+~%*tVO(2J8gNIv4z$gw@v6fEJZm`Dm1C5d
zy3}#aTck(u&|=U9dZ2BWsGqvm#=g)sf^ZiUd7DYgznwqzSb#R{ckhi;N6w=0<o+X%
zKcX~1?9wSG!PFwI=V+u<{`#f3t>bW7r4{8&r{FHh?eCm}<)p^kpthp|xe7_5a0#Dm
zbA;!_(%6n8T*W#aNZ=iAX!*SL?fIhRx9XYi&XgzUq;E?6)hP{-<gTZn>b}8`Q`h9#
zePh&HK86-N;8FBae4$(~^Z55qvY5sNIROz(48HU4=XfQ(A;m88z2CGMnPBOb4+(X)
z)$g4>cBcN#c%%?|dj%kP+&~X3ob}F^q13<VsPFCXvHz6VLp30oqxgQdY~{;oxQbE2
z+WrJqY=}e;FT|*7=@{^7+gnIjyy+pns+*LPuXJ=kO3*To8-ZUs;yIQINXL3qk2li(
zfpYIGu6-Kq7PR8%mS0J3F;b?NjKkB|6nw#3(^t*?uHrs_pQar2MzJvT@QjcOI*24t
zy1++ws6gzROzd-VTTvAnFO1Z|{74<#M)L0i5iUC7=*~*wsnld*X-cq{n9}&~j41{x
zl9K25?>y|VhTP#Tp47qWM1BS@Me@>vmvz0slR7+457*+=T+F&12{);pv3^lSkOMmk
zLzggBVKw0XTBQ`+FZ{?Llf%DOX|k86{B@pO_w^)n7Rl?<M2dz==Zdc~#tuzzH!Bh6
zj_<ZghD`KYq14RMD~hGK!#=tXgq~l2>OHFXWg=6SpFO355*jI`mWP=vsjkJCwM%fv
zmCO8RS_Xh8iKr*!u6!(7+dAyujvyr~54qM*rCuU~e380^-WtSJOyRnS#agu5O|q<a
z<bYr-j$@S9(b>i1dhd|@_MGFe7epYh6uUL{h~R188c3b&5x<~g66NOsCpp!(igBbq
zuE+B_Hcb2YAPq_ZEsb#snLPfS3#lG%?h)J{ed;%_D_Vx1Z=d>AS>-;SOVH7$E|YfN
zwu{Y{)5VUu9sQzpbcM41qU<dQWSLDQ7gq!fd|LP11yT0#e~GJe${qnt#+IjVHw2GO
z96zfMN2wf_Y)5LDk~#dBL>GlLUR4EkTy}uz35~U0D265aLn@#l%V6qxy<54Do7-_y
zs@_k>eYW><BLJdZElI>8?T54%yc<`x6S|)`ytq>oF!d^G=1+1Mf;fY=(;VEp*95J`
zzAg|^vr*zgt2x?x+aycNJ@huKziEL-SoVSJ6I2P_)XgJn#bOZ01J*6{+hQl)IJ7pR
z<u}H3l<VINnWk6^eEW5RjfZw?;-5wO=c6D<7OGx92^m_(kj4A%!&&=9Jj*g)bO@<+
zTwZU9K^H;;V1!0qh=^kJT7)4he&LXG`}1i$l9#XC#?~Jjc5#^7KV{~f&JgLxGkM#N
z<B|N-goS>Gi6BnjA!jN8{b?R5kbetb@36Hmns+)(2z+DRFy5-3gKbrYT&SP*-M+9h
z^9<L}*3#4z{X>7iuMa#ENNb;BDj*+HRZn|%YTMRFUM?tSCwftBiW99VhF6w@!_MKx
z=S=f%xy&@8Q-z)p(M0TNZ<OKU8Q*=ySq&yz{Aq&S1?JJwErW<K4nQx&RBBR$|LvGG
zZZ2Qk2!QfPZoh3f%&}iLMH_@)hNz=L{jRSRfuLU<#p4F)S#i5&r+j);?&?fME+;@4
z3ltu~xKZejq@??DV<p+FK9vP@<&0N8>NCCFo~1-$iVs%rQ~wBnGRH=gu0m|Oj1}6#
z=v8%E(ynEgxaX^ZVGTcs@WoHZb^G&9-8tYS9n&R?)7jt442K5Fbh4VooxXk(?SKIc
z)K#3KPynTD<g8S^#C_g&oik`|!t?K63U*j-eYEeCI41;ujOx0O@+wLPhL!v6Of=Ot
z2=qMQ>Ep3nQha{%tcLABBUf6SzgDi_NV*YwO2B({)Jvr<(@~T%PREg7_sgAJ^t%u5
z<W<lU0hG6mIm2xyEInXudI|A|#d1H8%VF;8!Y%cjkXT;xrgXCjEcU|wevjy5@xGE=
zj0@`WFj^PS<J8tI15bFg`bPQV;Hcm8e+F(n`bPb?!IL;}4Rq7RU0gcfUD8SGTN$ZF
z+@YI*d6_R#^u1Vk3HEoXIfv$*^i)0Ji5v@K&_v|^<e^T&>*7o|H`mnaD(;GIeluyK
zZeep?E1{f#c~_wfM}_YL&}D@EXT5CrWy_lA%j3iTqIJTOF)Q%z#%Ehb&Knzk;}?6}
zLlK&fIZ)egWbh82_BCl^bk1ORKSY)(*})G>p4_@Qb;|P+U3Kdl2%r|`o686H%-O#?
zWfHc;*xZ~-rH%}ZtEj6fy$>6bCfpRB;hdV`%S{Q8>s}e3(yn^?OZ@Vav3>pzvex2;
z(xtf#zZr$4jgAKWPVbww(TVizCGVoi`s8P3i%(mhIsv97t0#ON_{~E>S(ZJ|z)H`_
zcVQz*Ws2S(fBgCTM@g>59h59?E_I+;VZ2t?w2xC>HS;4@;bR$SV&wQp4}EajD!5EU
z)u+DJ;US-nx1~D2>0z?9eNGuebUbV!Z23wOkoT9GSDKqArKrxd>01Ln`Q}RQWeO;<
z;?Qu}FKU-==P`-n3^&RgX(6?Up^s<YM5qthQ8JTZ@NoBX1j=9n=PfU<+Bl^*6<+)u
zdU17xr>Of*NuN(&OOPMJL;dR{C>kk5U3|q9LGss9xqE<DhzNaiJZ_uyL47+OE811<
zy3ul45~=36qTud@--ppI8yW#$8VD2X2Jy4H70)zVA?-f&DKt{OgPuW6bfPL0l82>w
z?eZnY<xm#m65~&E9Vt@_Z<a<cHDHS7T^YI^?fJCHuAIii%VCjO6`KdzNFuzUnJ+A2
zpJ?BI2xcc$rw={1uNe1yPoaNn&(OAS6#zS3*D-Q#20TGa8}j<*U0R0inyN2@cmT@G
z+YW!wJj*arjoSK3sysHKds#|*#`(pmFclDeIqJ5TmD2lZ`TxP#c||p~N8R3YtbmC0
z4l2Ei5<u!vr1##5f(S_rh=4>0a1PR|Ql*QO2qA<PKnNg&q9DCQf|LXS0f9tXgb?rk
z?%N&XK70@RH6vs1WdGNiYtG*?JGkk<!=0SEL9VgVIJ7q=3LUmqAtAK&RK3fHsUD}U
z8+3QScP?9Ubv>cAJ-#*8%6ViZvtGbHAYp?uPr$d(l;7tGh5WtvSB0DFXehgv=;L1m
zOU4-eHEruqm~Kf+SvmTTDY@BojvASswIZrVVvYt1Ba(ESS1!^L2)nE!HBh@Bt!|(3
z#m)bt^&h9@?6j4_r&68xo~QW+1}h#NEgn$C2l)U)V8KT2p%~AsdRnvv)hdm~wWhG8
ze{l)Hf(gMU95TftAUI7$;6qXxQ3U-<rsxeD$Wv>MczB4e;m_ql=ltD2XKqCMtI(y3
zfQ<Xm_CrcwB2#v%OW}tY`z%w!@*Vxv54|fibyRdEB60^e#=B|0`VHYIox3BqyR8;G
zv)^IqN1%<pAC%62L1BwjGe<|vtqJoUNF@)KsBpxS=ay-^7wszETXg}hM{<xr4Uec9
zbBs3$%9UnjTj^@3wjySU^vK|SiA~H=4DY3=-Z>t4kSkv-;LR(dgqZ4oSRV?D(2@sg
z2tg|#ujQ1Lg%`;_U8)C_CU!T12LZ)E-;Jix3tM38kLJXSFPEN&GL@;(2}py7?+9e@
z)lIGGDBhgM(+6)rl~eoL9V0@M!j~BKhyR7Km2z(>L`LZ5R-%4qFu14e=`gaT#EN?L
z3P!>P-`Lnh#e6GaonrV<*FBPtFN(2Dz(F36*Beg17Nsz!V=u94BgRhZt+V&QmoYh0
zUPjwLqFMBp^ELDv)_YYlywvC*N`?sXF7O}G2FD$e#N$If0YF5r5PeE*De+jk`Wl{(
z1-;qA|G5h6sb2m-?G331v+kZq96}^aFHtT3oH@hrrAMs%IV0*128wbtq`>g#Ka6DS
z3`m7*6KFdV9L5hK^f@rN)VvZ-DxRC&TLD(=WC>5}nZ5tiz(;9r;^1-PYR~dsk@0lX
zPxy<+`;BxJjJHhwDgx=LZB81^;Z5ls)Im1%+ox2=R0|lPOPjJug`k1ip_@3>I~T6R
zJ}bzNrPPP`<oawql-Iaq7w0z2l9+3eUBU;q>jxyt@+$~KvrA0xKWCQF;k+41U0Mw7
zE-H|F<RE+A0$&8X4ZgJs(Z93+$-9LZ>$~Nl%gkEN&?eZBaJ%!$@H(}VG$XlyzynYL
z-D6PFCh8})uT-3_atJ+5>Js)yyEvdFR!#-qYj>m`tYIoPZyTT(dU=K)x~6oDuhja@
zh78ZMs9dLUklb`{yG@1$LzG{4nLJMVbEegg!P(TSj|&`70%~2qewC|qw=qJANFWDb
z1N!V2N*T^BSa<54QGT4~Jgake-QbDkG+(Y;D5kQrt{4LKi4|`)*_uZ6ah#`1+@o`!
z=rUBt_oGw7iT^RKS0lBj4>I@w_t%vj9oK58o+uTt(w=WkXg;wP`;o^-0#P<TM`H}D
zy*!s71rE6dZyRPwvut;6mx#6aCe~3k8Op{<{ZqBnuU`VWyiv{<9Vge;LxY7vR@|Di
zea)^E7Ml!JJoxZ#dI=8QZ~S?It3>;J^2iS|%1E<Fne943)_dc`WnhA^EN|r?i;|rw
zcwcr=;0{hu*?t7cPCKFKC;!~Vn}z~9ATttrX!&f<z74P|R#$CV5xs7A&+KnY7}6u7
ztG>~pY-#uQZ16<AL11QaX`wY08{Gm*)7p0>se#8dev(fdk&#5;!Iq0(M(Qka9&8&B
z!lIk!T_DWM(Y%}XbYEwWw&$-z-6%sRE}06|75_q8oo_C9L9ZH0b(M=w=G%5RF43Jz
z|2|N<6D5LZ_mm+2In%FQcpBK3;X_USjpU~IHw$y{gMkvn%e}`h8sq8W-@YBk%u-1V
z8R%+no?e{}sNJ!c-PTcMY9MuhX@)7|JXK@+`tlelSwCY~v3ey<gK{B3DK|!H5}Q4!
z`;FA@`mL*}a*h=Jcn(So6DmH;ukjCetjs>%seC$X^X<3SeZLY4?bi_Xn}NMBm_^Zg
z_U80$3+I-;-l~VG7()Y&xHMB)+mFtK<ubQQ+0Rp{N+W#XJl8WH)T@YtCCXo-l2P%8
zj$03&PQ;7Ze0)&t7^>i1X(=}|Fo8|2w&L{_n9kmY1Rh>w@UoFTcT;w|cs&s%!#&51
zJ>(0xJy0MwLTlKjo;XmhMs$9jyLdgCrK{2x)X@x+!gMxkSLKM2SZ>@6-p}}1MnzFX
z#LwtRL8wjrU4nE=NMIE(m3i=CLI+$~hl5izcNqq^A>p=p7Wjnz<KT_w>}Uguf|4_V
z!`r*DzC){GFT;vHb)x*0IXOr^%FyAbv5qd8Pw1#dkRi^_)a)a!O>d%IM+`(N!)ON2
z({6ZJ7|lLYxth7*Em=akf1;y=*LN(B>RS|^))V`|WTWk-1Rj`%L`qnUGndG^90aB)
zH-sdO39a2Q%iQ9Nk|$!6z1zF-?(2;-c3fSJ#1z=3xxn+*+#oj75&Q3m-@%_VfiDRL
z9QRUdD8Uw9L8i{-ZsllG>VR~d4lm18H*Eo8hJIFQ$C<k6K0JDJV$gS@<boQlEuW&`
zlzNlyp=^7{25ppC>7-*Eht+|*SeZtx+N3_@73_VMqXl7RF@zJ{H^rozT_$BQ`(tdi
z=6vV8uj?nS+;=?l<dV(5WpCiD7w_=yI#R@0sKA3zxdyxm=)TFVw(VPeZ3{6DMKLUw
zzrBochF}A+vB06yMG0r_MRxUthwN`O9MKg{o#OVRMm)U^!w<H$rUAatcdeLY*|&fH
zFE5U<Xi<MRqgL8&%0Wv*r8{&snws;2+F6H&@t$Vs4iY#n&3{%@Zw(p=IM?EqHWSyE
zB5;ck6cl*f|4TA5d6&%J+aXgB0Z!1n*pg}3X6l>J+b*dj=`1@ODy-&YHo`u6JLS!r
zH*3lxH~1to9?^4Zhu<Rd4*w;NG~ffTY`)%{nEO2fIc%Ql;-m}Pp6HVteQ!4Jq+R;J
zsnsi>k-IH;k>=O8M0JEe9=1C1MxLG8d6#wV5>vs<B=ov35JT_n@}3vb;ulwV(4K3@
zLgXBD)n|G5RN%?H7CIN-<DAQvt=F>RXj?5XbM&;nns;dP9&=(ae`rG+Qmo897{va>
zO5%L>#9*yNnb3@MeX_#>)MI*v#+8bdohtNbom4(L3OvZ@!(Kp0+-ucJ&mdc~Lo}R(
zLP(yKYlUSSxf<#P5yO&ey^9pmq#(IzuTI$$?(_NqyUyUSv=N9Iy2OW6t?a4Z)aQIs
z$B=FJ!UBh;00g^iF3xKiNtx&PsRV^-FBpRx)gSJ=i$34H^LVnNz;mx+C)ai)@bOOf
z4_$I#(viMs)FnEY5;vBRM^K@hh(3Nk?ra|kS38^nZ95yd*xNJ5CgUcD)TW+&Aw{+f
z6y4YO?G4o9y1S`*7d`;Pb8d!7{Zz<_H49)!=hpEfzgMGSI!DoB=(k><Kq-YkBwN}2
z;1OZ^^NO}>nZD^htb!7;qo=<YA2f+H$q!5o)MN)CYC+K3wUtg)(rF%wo0DmG96k2S
zWQR#=-ySWgsEIBq-*IBw)WiqyF3-qk-<;W)iBooS_~D3hE7r;^f}G^Ygp~1RnM!A8
zwrcDSChEgESQ+}Kul}6znU9Y5V)4}O&t(FEzu4OZrX;PUA>u7vp{K>`TI4fW${5}J
zNu6ZFw9i!9L2+p!$y~kAq(LY({2e3+d^fO~ah57^*gd5qPFYIQSiDL%Ue;vFB9*Bc
z89JfM`uuL2T4RZ7FpS^F@C)S_>FR1%5B2;=v}tf~<yR=x)BFW{XP;B1LG_QLpvCgJ
zZ>Minn0$29p~Ptco}0|UHb)Qc4=d4YY0|qsqc}OqqH@3%8IFh>Z7nBlwx>5+2$kfv
z=6>dBguEpcc0`y|O-3!ztbgvJOqao_f6nkC<tWneo<0Ns=M?Q9$;a4eszR})aKuHa
zo_LH8C%$XPnMh<CizEpYnR4r~He#pOU1zltcnlQMUQB)*R>US&#`H~;0nLFU#9P6f
z*9u>))x0r{ah$DW4TW0*b^vGdwP#55dGPfYsT=m_)bxi5<@Wpu#r`%$5GR7IOL#WV
zj8-PfD6`DY9%yA*(9cMJ&OAf1183GdCQ*pLzw|5u?J>*Hjt0&^?k;pSozN4m42%ku
z^oABfd|<4u5T|y>eLYs=3HXzTQ;GqYz$d=&qa!Vk-7uNbV?a4M&rRc<?WEb0t&`R*
zSr0c?$ix_=VGY;~o2Z0yS2!8FNEbT|P{ODcIyB5d#L8<(Um;Yblh5Lber@UIoK*|%
zUVqN0fv<oGB=L+WA;#Tl96FE>(%v2!vrEPm_c<j!F1V2Nu0P`arZq1?^u}J_W8pM0
zj>e6v%|R~xVWNz2NhiqZM+Df43eG@^QuDm<r}>~U&dpZfp6|=zGWcOpH)t9O``Vo{
zM)i{nxw4d#B{q7J-WUq%tR?;KL2@7m)PBkRF1e*U#eC|Z0kiQ9uMs<fn3C)3?b0Su
zZsw;t&jvlqmNDauzm+#LV@ChR>u0HHRIE9L1q=t4RyV&_%P6%Ka^^m*dl+AQS*Ec(
zxySMp%yLoFv3mPvXfedT?B#%+J@Qx4s*VnTd>U}%M)9<OO8Gqz&rkYh%~yuE_3zhH
z2VRHPBJAC>`d%Y~dk>#SU)H%B0T^V5-wxKm^c3oEZVW5+l3XApymL6{Tf4_bkQO5E
zpHtNjw6Pd~M6laaa-CM18nVT%;xNI`h4@m~oel+!K12q+O}lqzr43hKpMFUBH95Iu
z{{pVoAz+CQUQjA7x-?;!L3KB4Ai|rs;O6AkShW#0LJ1f3gno+xWW0|&nzhhd?M@Be
zAWZnW^X-0~aLFf48>Eu5z!xZ}ll2u;HDnAD9kF+j!4o{#b%xsdvP+n*(pREPO^B(Q
zM*0S#-Nz^k&%kW{)E~26Vl=%Z-GQw4#?ciUy8wP*#jY99EGssh8#azK!k?&)ogZn-
zTmXW_!imE{!Jiu~27X6gu8Na)&GixbYG^rC{<6~0;pip}W%Vp%quQ)?vw5w0)KT7W
zwwn5eRWKf$FnYW8@=69Kf416Q<>N3%YVaX0C{$hx;?OsZwi9W3KMlE;nfbE%(o`kr
zUg>mh9`h1SxubTY-3W~WZwV<)ACkICVx<n6=0|7kKaE?wHrFliGzR5&{cGt>d}{5l
ze3@#IR7?vd^S|s;rE@Y^DAgb~xU$l{-sArLtu1pwciToic%gwr?JpkJvyv^V*WFWZ
z-Z1Ia{4MdZyBSMpTCo<Sf6#&PF2#gi!VMRil+Wt;QrJ$68-(P|XmqjL(I~{@*#S>&
z_dKs@wJjJK3nis$)O&2ygZi_(vkQm}-mpWXX@-w->3e!gKhf@omuh1|PdGm60_~n&
zhF(5pR~#1ZoZ{1(;`!2g2B&?I*5p3F;Wkoq4BFSa@0Pmux$Z(Sglx>7Y0m4GGIo=W
z)bXEc!q}y`jyg)%#mnbR{}?>tCCh`niE202`HD?6yUP&YMiC|st{@M`7c&Lf{!<t;
zP85f)JG-q6>l6;k?Fcb7&wb|by$CX58HGg#o~F-={|yUVb{$0rNu{N~Cq4hbTfF*(
zG@C(5<L={}lRDUUo@J}_{JL><<9V(<BH)*~lPOjOr_dnj1ZO;R13bE#`cOf2H*2yd
zzeSt-kCjZKEe#x}RCnz|R-ZFdFiH99*6SCBp-Sp&w@Tb@mBj}Mu@%CXzAYtpKT(O%
z<0mTWfNEiR(twS;*NLgtf>Spah8F041CE+_B_$Q<Mpz;F_H|X>UxJrhR$mCl>bX-Q
zmgZvgSvJK*L(|SuZb5{w8CQzi2?lAQ9NSy)+b%QZow!!~Biz(JqHDfp5wtx}9>`nO
z5FAvs8T}aF(lLdJ(!#R)+|J&7Bw*qlq}sRq6jvkXSZ$?R9Rs!{ytiME6`?k7m?hh0
z?0A#H#ePvluGm6flqfxXKa_r(pVd*~l9gGyoUw2sK3htYz-ecLRff1VPfnB$#C0>c
zGY;RinXDvOP}@)6dES!EXZVr@+`kY(y4LrbG@}7BXk8g<!BC<}VZJQh>ADE#!TQg$
zfY)o{w7fZx6iBvCJrEV{IWA3LsA4zVh)Ls!!X6>|WV59a`@P%I@BK5EpliP$sPCX3
zkdVJTygr}r5dP<JXFW3kWDUp|Em_N!frBLi<Dp7mOKMBeF){B&-RE-M_%y(#<T|z7
ztwi4D?$;P!bg^iUb#ltfed^xi>9wf4@Bdn|TLF0iIB2j@1BcyQ4DB+6F@dQ$h3gi9
z>hVzxo8whDJY5N5Wnq;YS{8Qw9LZ-3VHa-7b;OLWQ8XWY;51e#@D|sPA8O#KnW#?d
ze}rYx%5e<09eD4QE$dh;G_kstX7(Io6|$>rKE%s=$4d$8T?G@OVyxMXZ>IV87RFiE
zSUHg8$K#;Lrq$v*t!7UPQ(utmV^Mq+*kcH7^3NGdIzROUIQR%D83O+38U(5@k2Lz~
z*XHqhuO%xPud%GT@6N96FpZb1Ga&|VFs1P0cn`Jt2)KgPtj~mRL%f2L(PFRpAixsP
zk2{D?jFO@80EfPg!SY6E#!Eg+^7cjBLW>NG**DNd&E}bRlVFDrc^1tySNv3&r68s*
z%aJ+i^1UH{O+f!n)KZiZ-I*r6LU=WgNS*`j#@WJzT5x1*u8r_wG>qhh3-o!G*X|qZ
zmirpBWLjxXuHGq+A!&|$8}FBeD01Wn0ks`_w_kJ|Q-30)J6Q;vi1&e@VUuH_wQLI<
zrpc2po+upzvd_D_LA+GQan)*Dmn4izOheph5Q<D|eP?H>?Uc}{(5Zw>WkR3tOub8T
zGd2GL*jTyjzd>7q;}^*$tv79JZ)*9ZjGFH_)N6XQJIL>unQ3OcFcTu|eVOqt%eU=&
zAffm?C>@=KN$Vl@O?~X~eS^F;e3Op9og<%arTNY20ebRjsz*HlQVO#_9_(FY1Io4N
zi@-m1Vj5mC{y@kup&u*^B{BiFkiUf66kZqhezWBEtXdMTYW&f3?Ka$td?43+n0smE
zd19GL>8g8QG}V4AO-$~zbAO4%(R*B)TGu7KA*PZ+@Die10s=3;)?*B{4CSf3YXOv(
z&+jY_M03%ztT`xxbwaZg_h=qdZ<@CIM(*pu6WtR#<~W!Gf0nZQFSs5z{aj3jnwP30
zQL}`EHW34a)=ro_euUD$VWe0s9ykj8V@f7PCoq_7Y^g^Xh>(d3sa^p@PrsRWY}?%p
z9NVHNatuehekjd{?EJAK@TF4$@4->rPqnkuliv0#os?qtdsAXNy8PtTwWQ0c^b@C&
zfpaY>mXiT8Gb_`cYA5JNxh7JjM<r)m0?vI39+ewK>JQM;#1wiRKQ8;(a~hnF`M7##
zRz^H7UAh8lJK&wGq1CsndIcmqZWYhZCWPk7Rb&*VmAR+vAxq;M(=~dY=2!{#*$?<U
z1Y)#aD*Oej0v=bS#;Z1FdLNc>%MezcZcJf3YrYm)RG)edvtc(cCInzYJyk4c70K=K
zM92EZX-ql3xvjCoJYoy6Q|69VctdG#{=oSuMHlnMb}UfV-#1M%Z5m0S2`wE~N2*Z5
z7&qXk3k8J!t>tO+=qn~$$b!XJNUkTO6W87!!3bLrTQskz)ew7>ZupiXe$pG?(nLKi
z9_#yarrw#sb7Xs31+W~%Q@a1^lA_-uk}(Ya_PTPayFusFZgVNm=XdmHu*A@AR>bU*
zZAa1Y3Jk8S9eDM#XmMw(sfgJ1Rz9XxX~6D*b>E2l;n(I#<_)(EFOl(`pCv1U&*)CO
zMlIAL+Auj0)mYj~iYkw;Mhu%y?_<19Ofp<rrVkvbYn2z`_;Z3_ffNjMb7+9Lml}3q
z9WUNzEi?A?gETl5fo!@}Zmrp8*Y{B2LBmA)joA9HZ{%$I2Gn!Kd9?y_oGP6%b0~9%
z`<etP3O-q|&fHyhkeq`YR>nF@6K2Yi%2RtlM(zFN?=v2^idVp_H45#H4{a+$kQygE
zbSz~pt_Ep6%kYiHZW6oL>AFDc_%l+!?^q9o@%$0~AFVWYo-pgiENDFz$vfhlzZ;~e
z^(6eT_{C}5UvUAo3sQ(bXMls?Ng%1o^t7}an!!3!F;Aa&rST>tO3?1B7epuKkukGL
zb#o*)0|@(4yb^^LBb|Xogl`Vb1!nbOf-$a@-}!&MVoWlBMh$BKjjQ*po|-v8QjOA`
z0N_Amaegq}*uJ5Kx_y)pg1LUsG4BpH+Z-h1PHY`TT~8kxwvI4ixPzEDc?GGLn1ne+
z3eyJA?P@ffHKK8P`FDuUeHNshuIl&D+*UWgKK@tiH%xEPKt;zbsQ2z}6`8!_m$UA>
zM0S=bR(f_{9egZ+Kd;loVZE6HnXN7&W;cA*;d___v{|@4)4@4!)wXcl#$+r;pf@X4
zHxtFTI+TB0<@hgQ1-i23c)W0D0+nl*Fr(`7g-^_eIW$Bbaf;`|$vZ+pwUxGJQ8Ux9
zynGZ;G^7CEu+b?>j^2u*_wFt82wC^R(zH#eX=91oz(}g~K16K}#1=shng6PW9xhgo
zR2N=>A@arn-8C>*^TsWfbGH9<PjkfR7@yo)j2bIpqvzFZv|HhTbLKCE3YqcTtt5xW
z)<*)zh3wOQYDLE{8MMtZoZllfEF#5v4$M1m1NSI4M*Qa<$^&XL`}q_T3JYTb&(bdu
zdezh8hVUmm<edR;KS^=)x~tMBS7oUeDpE;2Ml$LCz2{Wpyd7UfKjT8)ZKPs<S}vnQ
zf%M|PAWP?g0*;R=Y#UjKzX8Gpm>sWO8}046w8*yYq>a(Anws34H|%bj4Mf#X>~9HA
zK!R&F)ej%<+N8IEc{8wmACOcRP4C;6JxwQS>#f;xR#cm3IAA*Zhp}?^Fq$*5cRbeZ
za|=91)C$6BM#3s(1o~2)v%^gn#Jvislz0hM!b4yAnjEcPJ!bZC&Q`&8Ha7VAMo6c=
z8DO3Mb0(wol1}t{Fj9){%klLmgQNT#cw=@Dp#3JVXO0s3nl{>F1J(0@p(6Bo?qO@5
z5WF9~71m%-;|i^>d)1oz+&P{Do4wo{FQeykwf`PATm7^2Zv&HVW#=K`a~YjetFo?H
zza*F}!GKdo?HSUdV;Z!3nU4OafItZ2D;UA{8PXH5?m&pTva9UMD`oG=kcNtlamXPW
zahP|NMM%`(e(Z~|+3?QdjIHX(cSf0pY5Yp~Y&HRp+}CsQ6aQuQe|;DG`Rp3+;qL;h
z$fH>m#p*1|H@PwH|Ih_?qw@AxJJyPI#YmnqC&w2nc4oh_rDO!v_QAKaPUIfEqt2!2
z5ZQ#XP;mqH!+zP5)%S`{i{uFB9rq^FWW@dWrX9#^6|>k$CZCZ65$V|aT-<_+kIj2=
zC2ES|pIp=Nn&+;M9oNm*yAVmXHB$-k0PGdIOB;<NS%Yi$G=c1ROMRkyxQpiU&GFuQ
zZ;vLpp+yVNdDe?<#E(AFi!||ry*i*$)Y#KoVJ#p`batKFKZsE2K7MG(<E%Ok7$ML6
zZ!aW>cKa^)Dk5R!aqMG0A28lhst(_9Jt<TrUW}tb<8R%GBnz>C<+K}ovfSY@0#O=U
z-Bh!-x{xN6A+2g>;RcsU5`T<O{-Uw8-&bWF@KxtrqsO+AiOJx<UZ0siS;Er0dnNj#
zl%|yN+z+GQLxehui%%I@?t{{mK{D}3-5RMcZ|9nB6CPI2xvJzVV!zKRv-VXBJ#*I6
zq&g_}g5yYvuVcQdga-V&dPZJIV`8Xo1%Go-MAqS2*RO`(b67UOa=~psyk7ihOtr*Q
zXrkBQcvOZ%Ai}L7#~I4&UmdLV)ay7;!E4KO;c)f$8a#81Tck<V#V{qr*Gp`W!*OH^
zHEgwm(<*AQ&-vgHl8d&~*U=MVus6_kseS;JlGSf^m1c*qBf2D<JTpH(x%lVIiM8hp
zXuz+*eZk--)A+F5?Y;YlqthbGPL1C_zjNssz;n4tRjvl!6a^LHe4rEU$Y76-nNq7(
z>WL{dYtvaN2(kHVOU&Q2t^_jlq7l??(xA{dD1hCT-l7B&u%NOwx&}F^Rl+RgutTsS
zGG6M<n^o%O`*e+5kfJ1V$8+fRVD475c-P<lS_`>ZXa+ak6OQ&;fE+r_w&pF0d)iS>
z+_Xv$MQiy`y|*l-MjJzl&2+W6wv@K}i~BJJ9^Z^OncaW!8nYNH_kL&2bHr8}smTs;
z_6?<pD1prQa!jnSlGpu*?6TIHJ&olgi7!*Kq0ZH*{g1_laN$`wZm;X8G_(_b#?<R(
z5oFISYM(1@<@wvpEd4iNQaO_)hw8n1_=0|y3bvXdQ}s|NL@IQTK5FUg*3d+}Ht9!W
znZk2dZ4``Rv94nj^IUq|dk=cl4EMJ4b|s8xwgsA*5>L^8q)(SoA#kuUtR@0*Z=xh&
zDJzy|2Y>+?(hhm|EfiMu;}rtC9I+`>Rm|5>ZYo-Yt#PBj10IeZ)4?gveDY_gf@|%g
z+4JqufiR$qTUhSQumCtjrB{npI5$hbMhSyC-8U2`l5$1ewv4D^C|JdZe=(m@Y%}LZ
znj+DGbDy$lO^hhICl_Y4_(YANfp0|+jDtm&5`0|w4F3HrDfZWgd#S9i79X-_{aRVm
z`$cgRz(VYKGwlY~%;LhW#kKY;6H(i|Cibglsox&n<F<)Y_%)zLwo<-|w-$W5jnt_o
zT+E;D@!iC*ru@Yk>;MHA_IDP&NE*d2rn1-V^GfWh<;F^$zh)HB-I<qqsOxu$c+dl;
z{tV7t{4(^veT=p(b-$JGrqsf8G(1R<7FV?O<kN`aM9N{?eOIyZ!rV0XV+7q3wZXhX
z2eR2``!x>ZP_Y1%a_O@Bm?CQ_EQN6FTatI4@Xs%c*Uj(xrGJqiNR;NDN8R24<I(B6
zC{9?ekYDU7{UNoSte>m`B<xp=XYBi;M4O2L6Lnr+T{mVY=+V7Ld3Mk+#oQa5O8d7>
z2Gm+%4Q%}x5Ly`dh%ld`<U<i0$LaE0Hv?Ek9ToHv$-OmE3I6bnFyhH$F3a~niwN>0
zLwJzrG;I*3cB}vPJ^J!WVu|>i%}1*&tm6#IC`UG!;&-WSz^2H%FnK*&5hHL%edg!r
zH{+QyTOv9owwM)~W(M%`jAG?AN6l=5A!b&bS=o6yAM85o@@8klvxDy^1Ydu2E}k>@
z97_IY`sX&kz#&gWZ)OGe@41tRs84Qr+xGk~-NyRWNlJNfVw;ENkMWVpo9hnhT9}-;
zA*c*tQ6fzV!|jaccZwejC4F*~PFhJeJRt(VMO@xb8Wl}YSy4$WWe3zVnck<HLQZ+=
zxQMEaMz_1~Vf;y`jn`Ii9p!DVu`op&mhX=7(vef9m!TfiB_aL5z&ZEj_5Th4lFZ9q
z{fjsyHWMlnOPSA`tYciS8w22|^_IHZYo)&LAf(FGJ)V{}^FVp_rs4Bnf<6tfJpZj(
zG^z$zU8QrhtOc#Vnx$Dh7Rxcq-ZWDhkhiltDsn<cxN7HImVCTHL^%Z?cbd$mnLOOG
zx|%Jq(=zP=mJdf&;v&S8_4okq+(U9=m(&jpp<RM;3sG&bwQ**BDzrEXc9PrD)e<kf
zebLRfqQVVSx#G5=QO_At8*}(eVYr+p7XWQOi|)A|rDsZU&liET-im%=HUX%@0g5)B
zQ8YJ&#CItK!)q~iYwG5)(%j;l?Z!Nf(I#$T3=u)#EqO3|5TVO$bXpWD8tgp1oMAIn
z+l-9~pDhaw^}T)0d^LTE{H^ZB-dV*a^_kQ<Nnc%0G@vo{L{qJ?Y_Qoy0UE$~cu%(n
zcf8IeSkHE`!oqz==Hnksx)MUE%!wUuDS_YAES9rRv+G!XzVHnHdS{)R{KeCvW8QiF
zi;q*q%`06p-1gjFxBKnBzuk1ex>bBHwu<Oh5P3E7>{u}NnPKU2dEqd}-Kn8fr<5-x
z{Ok#p@s)N0@|lP{qZ}azN>#NMRMoO`^tt|5_d$Jb+*o{<Hn9#bNG^t1P#wfXr}sPD
z^XsMz@o7qzg=U%yuEf3F&>)UL1D>eVI$Jk2N!ghM_$m|6?sMCnW><96^?j-B99I$Y
zliEt&>vk=OE>Txh!m??X2pDmJ#rbZQ%ZJ=8CtPQT7)YzCvf67T6w^1$eSY$b9DFmn
zv32|Ni9T~CihWAw1(iU)kc6T;+m`knzS<<Mzf4G|h5Jz>Tr)V`!Qjmj;i={kJ(y$X
zJ*7JAyAN5uqn|`E%62+SDdJRH@j2p0A#iGdjttp4Zs{sWKcPhFWse@HDF#-oZ7~i?
zK}QTXR7S&pbe*B4b(L5Dqxf~f)wSpQKrL43i`_8n{O4SnWMit)jS{zd0YPFPSrxQ_
zf6i(f=OM-=;32v0%&pa!(bW5XGPTC>Sx~E5QHAfDM=no#;{?}uRloKda3uHIS06lq
z<~8<HN+h^1*%R(v%|a)yRm=9~WMhYU;d(;AcpxSOYJ-%czozb}@FM&y0bL;2a{_*V
z04P01@O$f?8Mg694xP<!zPis_Dq+4qfBlaTlcecT`+Drgi(kxJ2!7@zbKq2vNmmn3
zDLCr4J_jw3A;7&jM4;hH8S(2HZs{px$c<SLyYlRcP5Rn`bbG^;C9b+VerLunG;>YP
zXAygP0}0qfV~QEPG;I7f-WHAIrRJpP*H}{K;Zh8dZOUOjk~I%b5yZVY$oLB(1ZSOz
zB0MEI{4$7yMYDHq_YwK7x~gS8KkRPB{>-46JK^cBpw@UD&K1G!bPNg-r8;ik)1Hn(
zK}gx0ptU5u1{9D#t`N$0P1e<#J-{AV-q>6TDAg_Z7~uGci~VRn8uWoz?t3V7xKK6y
z7RPzn*?x*Vg;$6UO)kvdn&}7U<=4E<cB=PJT>A>8lRj8+YrSuJW9RhInnS;CD&*!H
zsDrOvx^!VpnKj2{-47UkE89GhCDQ@vN<Vus4d~|Ctv}9&g+J2Z{=t6?8cPkt>thY8
z=s*+D*L9VKJhVXsXe$g(Vs~~!MmTIs9VT%~FpC0BwT7T_Nc>`?(XZkC!k$f}6!|Ms
zS9dW-VSWk5AJqT$$BNNp?c3=C_xY1Z^`Rlb^lSBi(UOl67J(*kwzUN-W@IG)IRovU
z2OsL3z5x~gJ@1^=+wN5b5(W2miI#rs5|}(d4+~@EKnf$O%6PqWlA6%JGXXminG|=J
zc~Upd$<@j4QQI$-_-^V`>`%YtP8Az!pWazoSVlm|>Ai@QPGcr7Ux#w}lV9hTAdx{*
z<rQm-|7^o0%sRYt>~x2CGs==i8k1dw5FW|d4`cdt)NkPgoh#+v)Oso^DPAN-q7Tzq
z5l@s@p*g4hR>T~XR=)3?(?ff1MXx}|*#WyWq?FLBN~f!Y<xOwDGz7@}2<q{s$TGZS
zDt9lqyZysMYf3k8cd3@$^X?RxZO96k#6c*%+Qk9ZL$5@nMfdVA%Ft9&nl}`YpeJ?&
z!lK~xej-x*J&6EEA)aZ&S$8HEnGxn_|25w>zqV)XU4RK8=6-a~y(mcpjI1Ar!-^u$
zBoMkU;N_V-RIxl1eT8zN6ozsi!$Q3zx@Nw|bNuyLkj7W}9{SIw+erKTf|sFBRZ{c|
z|3-};M={;Yl%=nzf$*h6-V8#=migDfCrW-Topj$9zMvvfPESkAUfTEEVXogF6^|^q
zW+ymG!xZ^GD^4&6pwZ14|1uPS^4yM|zrt}D5lrynoZ9a+c5ms<>nVsMY#xiIzZ6fb
z!*yRF%?||N4J+ziQ4X-phyb`3{~0qgZRbsdb;X}EB9B6Dwc8M$#>uV<SV*5$L8lDY
zN0H*>1)y#6s;R|hK`F;AGMuK*dgT-iA7wf|DqX*mFtPXYHk5vhYY?#>EAUpJ(6Xs>
z@d|U!)roz!{nO7fn%<KR_x-1jDo!`mioaF&WBW7awwNqSCti0~y5rpjx9?&Yg0xN|
z!4hmd!w{yee`M;@N{Rs-*UcYRSuT(;A%Mn3JQ1gK$N9PBnRHWk`{KGfGR!;i3Fb8R
z>}zhrC+HP+ar;?@1ZA85{xsNpHWYhhtNnRSb@P!b`)!A=Nx%ArE?3Owl0|KW)|lPU
zx7-rtBUks{2tEIgvdfONq5?}K!rnr{4NHpa{0qX8o7oMlC*}<RFo%wLm2m`|eY-i+
zG?+(&kNBK;`|GH2UgSA0lXoy*h1T_Jf%y_Sx5)4E){+hP9Nw%N5bkf9Y1PXQxw>CR
zuh8?-_eRzGAM9Do#)IS0u_-PVVxIRjkzJ`!2bZLF0sqkuS$mB0QC3-k19hjO#_7;&
zw)4fzv6t|2ZC>onH~3ZsY(}5`pqai~zt7e%XFB?``PW`h&=sD|*&HEwFE83GbecyF
z5DnyQDrsF<YS_w!PRc`yT$IurUEI8L3K`@RNw&PT;zg622tb;i$FyYCy1<TvQ1Q#N
z*yg<o|6lHe8ah;9|Dk&4h2o&6q?wt|%&_R?cVMcqcv7?oQw<`fO&#moWgR=8R=GM_
zP0{CD++3o*fram&4ncFFrzvHk(({IsD~)IGx3rolW6D3kVEMZiY@r&5e+6T|_BDRK
z_!22BKlqnIKmmJofvc^^yFrO>clp1}^Jy;FT=?{2TyMXxi~cVu-1IwLzvs(|(SVRi
znnB!ZG1p_|j;;sEKmHlo_1Po#J?2$dYpYdO5zQV)1CFDIPsih;(UT~%;A)K#)+<?P
zTdgdw#inW}v!ROhVd2Pl_kYWBCa}gA^S!+rLd%o-tSTaLZaI!x4t14@j*jvHYRjiN
zz=Ts!ntW*i#Spy<)JSsl)x!mK1Q1KOt#ocSPeY*wjA&WopDuf&1OG0a0DE(e1$HSd
zzhXh8CqSnvRc1eLMP)97B9jQ{GfU@@3c!uRCXn>X%IIOeVtj2=A?9fjWK_b>ZM;4i
zV{AMP(pAL-GNQFNom<2B_~S>-6*T9bIG8?XITO`DLi$d>&Uf$a;<PQf%*Wl+9CGKv
zn&%+uT9uKJLcr3Bde!|xq;}a|T#FG!kkurO%S7rf?_7}3r)@UHcY<vF*BySj$vs-l
z<tjp11%39PIz%pR>pYicH8WF%1{5Pk7cjD))fe`)3$x2L@uRiVA3!DI92$HD$O-$m
zD`EH#@AfA)BA5}(e(+_a>4`pFp|6V*FpV*8Q%pmnxxujGfNJ=PLMbQoFP!%9e9DMs
zA<!Qpf)v$;IhC4o`P4U}oDR1fvPaI{?l~6?zl;6x>)J1zrIz!Z-jppnfd^M_cisEz
z&hHj=)mNC*D@#m%tJ?IA5DdHVojwgDR+!htbD4L?tlsC-rJ!O3>(ub(LC93dyDvuP
zAR(o4lCr<+JTfl{*BhTxWxZ6FIL3eJ{p3gca!ZJSF}GH-{P4C@j$7T%@zAr`4Yk@_
zTf(^M5TYPQq@*!N;O?+5bs|nv!M)-}a|a#=1ST%6n->T6Wf@BbVBXOog5Jf_cW-#o
zlfJ9A$9?;+QdTrm{Xt=>$)$x|-nEj8G{C!&ta1<$F{}VH0fzrtE?$41tie8GXN?~C
zzPgm{cH^yrNF3v5Oo_X=IkvR#1Ku!9^Vi789YgJk-`AQW9W%pr=C*8X9U$+`3*_~F
zw&TLO{U#T<?i%tqNtgY<(OJ88(&lL$kf*gj^DbHT|971QIE<OyoO;TiM$P+IEJZ&4
zBbWvzI}>t3em7oOTe>D0gipOJ!nkwt55t!h_EH(79eCOF+--M+io?vl+6QV_BEz0P
z32(}y)v_%H>tsFt93s1qfU6DvUfh^F5C}C`RSViUdb0G8eqs;!4^wDyRgv!(l_#Vm
z_t^k>22K9t{o#Shc^0Xsw*;-Pt^Ynl2bzTQl|;2Ap(Tbv#$h<UESP%YNetZI{cDqy
z(f9H#U8YZh5Ip=An(0qMP}$hN>NhK`MH*}i74N_HLMQNnX<HmK-!)UaS*(hYy>%CO
zenao&i1?bBZ-Ksl%h7V!+zW2&y%j3;lZ0aX)#eydg}=NQufnq+BBkR~m~+Pg9UJGW
z#p82HMk}joWvFOX%p}5OZ|K`ZG02JI2;8eLq9?Vb&kf(_;G_rW3jgzBXFsJ_Ysr%K
zHy9wg@U?$y?YhpKYa6ei?x4uR=xue<py4zecdBhuj1v|N*tcv4P;{l7`#-Qznh0yp
z^ey)Uqls(uNbzJ0Jaj%noMRETc#W1yiY5qm`Vou?ZvWA4yTD$7cM2j6#wHdc<xi|j
zjbN^UTfh5(ZCrH)1J%`tXi8Y3z8^MGjGsEtNy%Uv@uhSsP&7LxWtynsiEw3H=Z(>U
z=)Xy%t#HTH)qgYWCY6;}VCDy%ZIdAOTSqos1<^o&mV@zhJW3v6Oy*B4qv~ZuyhplF
z<;}@hUeY%g61}unfudk(x5#d8IE{C$qK8?w$#EG*sd<X`kJE=kMkf%DHy6Zyp2oBB
z=B=o5^?yg7wJUncTd%pP$vVAq8E~#u1NdpVnG9S|oZ@|-JEqfVZdbE&OlzK&4*T4s
z*MiQ+jYy@WS#Jwz{^a$5%MDdY^K4F~Y1zigc0a1L3z3qC$`_*Co>~>XSm*d5zC7ta
z&QPMNX-OUu`RWmY7BM>rF%1Cz&E`)bN_K~=;vUcP?Qb%l@=Mrj-21_nag*aSnDl=o
zC>?FuFh#oXLdUxw$5B`c3^autPOJ@aALFcxdv})-p{ssqm|~V?pVc=B)h7ud`IVxB
z>$)1`S~DL$oB8F}$3ZgaTjZl%$yiS55KmkJ4CG|hf=IDxV3_JtwQ+2mbYLzjv~FK8
z42)4(Rz@sw7e7ok&(8@Sr0G%mm*al!$k?jcj8GE>u}Q=hJ;`zSyzO{1T2vSy-j5~h
zcitPAJyaOGx-m;SUCe`*|7efTNBcKf$V@$X*=|^|Sr06OdbgpqT1Zcu?Xs68;|;!4
z+x1yZ``*KEOcO>NL(2q4<;_A?oY;e>pr&`!rn7;CYI^9Kqdz7;&h$Mbf?OQStU?+%
zLprn9<?Vxt<jr#KpB7EMgvwPFSTRsv#f7585kz1T$kQc6M-#$#K8VGUja%Ag)xfPl
zB@^d!7tL09`pms!E0A+jg(4f$9AR$mso&E$7WQ}&a>!Jo7C<$K&mPg4Q(i>;L-H6e
zUBehKbaqiOsfTW8M0uZ>_*BW_Brr7hoO-gOwk_UY!qt(x?viKI)P&2kZ3XsRKIp_x
zE5B_OGM&I%l1n+G)DZ<lfO9()GGgvA^&p05IivGWyJxmraaAk%B<)4>Fh&XBVHv8)
z?sBbS-j$fM3GecJbKA7(K`HuP&k5&9jMAFk1~8_P`aMT_*Cx5mnoi&(gpU<$IHL3l
zMA>cE02n%}l=iZ`$J7<`#sTAqGH3xFQ$08LV-k{Su5{Wxzby9P&zXkmYMZsnnEok(
z25a_*n;X;Bj^3X9EDqTy+4g6#mHuXCwURp-*@HTr(QwO}Z@3_YR$F$ZS$Xaac|hg4
zj5exxP%eP8yOo?-<h?PSo))Q1J0Y(VI7s@3kuz%giQ!!zF7}>U5eZRx_-VW*hOauP
z%D-ujUTCd)H|Swl@ajUv)1+;~f`vxydph~gjMv2(JRH5^=W!WxXDRN;+YOlt8S&!h
zk%17&UmJ_EQ#;DrI8*#xKZx$>Z0q$D8-Ts&)4M3!7^l{e(R4rXz~H@M5c^KS)^Q+h
zg>sRA{V%$yq+vy0++Qnao#2kZgO<0gEvT{2bMp$KGAK&-#t1=UsQbSFUPDV3?-x5v
ztqONagb#1~C#Hw-ULcc|m!cB;iuw7^8LsB;IAZweLS9DK1;mzf%WNPZVk^L%EnFFJ
z^jDMkHRpW48HPbEy=ptZR_zD;LGA*0IPGmq3te#%d7bq&b284cG$K@_&hg=h84p$r
z>_07Z_>Gv+{<d&6LW+MMVc2Jn;i%EF`<%mjTK?&KjWuV;_l-)G<zH<YQGWiPU0Vtm
z7N^BXeZViqh4{x6Z)`^d*8jN?LuKJ_afLP=olWunlh#efTrbp}ws~vKc*A~M2i=VL
zup^Z>*>#QXY)LO%7Ux6+f=wz527x5o(&f#gs|KN=WGv@~Q!sd=0Qd4+dE%jm+aT}$
z*{e%m@rQZxG?ROb|4#Iy#=S(SV{y%ae<R(d2l6AUAnKNHVbCW9+NV-0Y;fM0n#J7~
z#6SL+;>6q?S>#L$>wJPQ&F`?1s<n~D(4~9U6ub8=s-;_V6h~UfT}bnb7SDOV;NGip
zHR(p<i!kAiLcs-h--;(5i-2Vdn=g~p#ftr_o>l@OOpx0}1Vvi;30b*9ny93BkN3pk
z$~<kS+*?%&1v5NSS~*n>W)+pnVN7+JN?eKhENx5Bn&UN1q^-SM*j(ddkf)YFMz#Ih
zJrJ0^$bR&W9!BJf_=V-u1l;KYYvB2xcOGn%j<+(dN)QUh()Ax%b8Ko6Qy5O|5E{0h
z&C>awRwBq9%mLejJ=@4Vau%ve@p}RB)oHjFcl|owMblL0ryhfWk8-<xqvpU(z{}El
zZjc<9$S_pSqjZbV^(oQ)pBQl3?T?N0^feY-()aODVd1T4)=$cCsY&l?A#?7?%CDQx
zA&A*r@AF)>DH_8--~CU-Cp`bjbvl&b)Hzuf@`C}RMNyc{LFdLc{C~(hVO5O_#&45=
z*bh83a<8(oKhtB7+a3F+O1&+23fM=m{I<JUoY0*f&BB0@eW&qYGMIxQO<&X#10#Bc
zOE2_<*3n0aJtfk!0OKw`2TS+qZy^2P8iQ5!@G?=A8{FnPua;h(6G9G$F*U93Tu`~$
zXZtZi{zb7FXNInbo*u@3Kr_@%HE8(#bf1-3k%t?h*HNW>bL{YO`G_nTGR9S7eNkv+
z+EL*F#4daBy3wY~aW<8fQnMSrm!^jE<Xr1+;!kC;1yaWbT7cphFIRySr|SMf6zmeZ
z&i&7NQBqaK%Kb?!P8*H!Uh4O{L~jZ?Y&WWeS8qC}u+O~IW&vH->pUms*h&Pm>HCSt
zFM?<c@#g5X!Iz8(ns9GRYZM!`q`YE-bQ@uAGHC>wc+YWpjvh#8H-I^l(z~OpNyG2w
zU^OImW~M$46#F`qEh9<)0Wj+{nkVl9GNT3%4NSrM!C%x^?3waaM=nQS6^`bTqprU+
z?y<gz&^j^#M(TAVyMc8F2BD`}n5rC=gj(O1HnSMO6a)r#!r+_<`Y}sa8G<M3^f7W&
z2esRSM*MGA@7fQ2YAU3?uCt5)s~V~KVdGB}io%C@h8d_I8^^+*sJY*PznfBg(9%rZ
zPV3CUrI+OCN4&9C>_J4vR_4F|Y*eX*t09)Vab;z1IpFJm=Sja{xtFKtdyuLI-qSF1
z@KuQ)-dN+MPYK$e`{vw;Hp|fhJ(QIaLWBpKb)6+WnvuA3V%krpap8X3IXe0e{$2xw
znPa*Wu?KiPIKC*elw_lTh3Ksg?a4NIxv!UmMY(49l$19D)Rv@4!o$Cn@WZZ>|6w0H
zWE=2SsQ)=L9AAmv6q@!`4pi0~W4SQ&IUs-?R}>LbYpd{SXz<~gPvnZoj_*0E-Xo{~
zME8U+faZ}+qF?Mx<2bg;f!f-)3ycW`AbE1nKL`6hP&(j?`AKq_8<rZ#0~VR&grTLr
zL12M8Nl8`l^S`??dW0<dXUky0b#wGEyXO42ZOt97JI%W|zH^3t)sW}Jv8NK((0xyC
za2A!dX`5ij&|~MF1VDMRr(T+7P)-!fJ$ap9-_t4uI=Rgq7D=6g$6j6yJY?{ev!j=E
zMdcVsPGeXsFy2yO#2l_g8d)0G_lxF)HX@EpaHY0wD!$R=_}1+D-1VQF^w#?^yQU}i
z(Td|P3xo)1JANas_eo|wy3@hY75uRvaBPVxfL_JUoecb9*wUn8#n?Zz&nSj0ankL!
z947Gkq0816j4|_cSfAS(5Ibi917L*;gmXVBNW*PpF^f!RPE@->!df-FCr1PK-qPg&
zOh^NLKuOyI*oWN~x^&4j7^76354s~kto5s>j^@GErOU3*1UxW}`{I;$!5s}(pZWy2
zQDLVyLUQQW$<Z-dWBnO?Ur{M+2<TLQt~#&<Ig0{<<pBn3q!Pva#jd*rP5N~uox3lE
zKfW2R{<{_)+tKX)S6DSv>JcvG32ziXAtJP2P2T(FRLJ%CG%YKvvI;2zgC^w5du$F>
zJo=rdkoF-@EX+7jm6OmVj4?`AzEv&Xhz9X0YTQ^$1uOpcs5y}t`7HUaFbHORv<rAf
z5Mdw1*}KGn0aXz6HNw4Dj}_p~Ff^_-twldEC<Ar|m6TQ**RWi}y@J}#&Cg>tKf?ot
zpGvWxvrtzt1}%GJ_85u2`F^G&|I+6%t6O0{y4Hf&0_Mf2@p|OL_|Xv^MWl{>Z%e^9
zZk1Fe9k6JhYD@8x)zEY4Z1bO_;bz>BNaO`<(4qV1gKZ6?h~n!9(Se=q4xhX)UHez_
z&c!?DB3{N=Ay(e5Y{-)<<3cvtqei*Q&2R#HM&O?ZZ&8Me%BC8Y{mrDzFgw$#jEgME
zsMOd^`%+wv7Vf=MK`Qx)AxnGc3`(HGsP<8od9M3_rP|0`=wC;?6CTQ^sLY{CgW?b8
z|5bcjFDbn$BN+!5XQwLy&19i<+qBG7bBDRh4vwXn#xehG<feIqIYjwkiGbbuqixAG
z7B7KqeA|j?fE{J&i!#o?+_R_W!JScuGiIv>BCl?~%~_GUV2CIMc9hIZ5K0@xUxx0c
zmRtvjX?NezVFpAjC{4oB|9t;pR@nxBi41^RgQX-oY15mxFC1?US!NBkFS^^EUFa8K
zX!g63(Gh$zhGLJVnpQ3E%yqc_S|l;X{8%^Ir#s87{VQfDD9P-A7RV4un{*P8Q5JQF
zA=gSbFZ;?cphjV9_0s$(9PIv4^3>6Wa1uU@uSA7*C7%q_^)c?o|2bpT&^ZN4d)&Lj
zoP~9ysYeP1&W?`G9twjsMh^6^4*EjWCWd*Qyvj9tZP9?v(e^S~c`bDR%3WVqZ{>1U
zT2>CDSe*J)|L4MqC%uV`{dlTD?(XkCb9ZG-6mhS&A8Gk+V}Ro-9j9~GFO;mLwPj;z
zH`BZzJ?M#RAXfhRxf6gB44Ho<=2_wVT&pCI!E^g?A$l%_9J<q5;fevMJVpJXfqoHH
z02DN9BkD;zGKH^NbTsdwC}oo<<Pdh#I3nl;1m!XO{5YZ_*E;~238L|ARy*3EtVxd9
z>v9eua<-M*uu;^FYLGy$vIo8q=2Tu|_v6c|Imc&>i(@jZW~!?xXgiF_WSN!7WUQ2(
zeV%-Pty`s>|5$5i25IGE!I@0YXT-jO$8Y>-qIIPdmS*(h@q=oH0$*(?xZZPq)0yKD
zCbG;EqJ<3K1a>`X6|cR9`%4QA6oSU;k-~H$u+-~0DZY%{THr3MWCm9=4^}R`jyH^9
zOAK6&9|XE%HieUjH{Wq74(9BJW!gK6*PK(kX-X;#p1qZUhUIPd!6P8H`PXI_D^08;
zdim6w-Ds=7pqU00I;|?NU2@^LxQKKp_;bc+3TG3lYZfst%3(3F6ROdMcO9tPl8A}}
z#-iH5f^M+5-Zh3ZJ*;9A%%;aHL*Nicx=rW_ZVBbZ_z^KWj+MY(*eR7dHQ4znr0dG5
z>%5Ur)ax)<1<BPN(j_)N=N*4O{#wiK7XIjEkXm_s4@Fh2N$5@DL&!|u&{qxjQu?jr
z*v$c)35k`t-rW4nzc)Y)pXiHsPN<~`v?IdjLi~sDKOQc3wF(6&9M!;ki>mE157QNv
zLUzT%XKoZ*Z{J@2_JN4J|3T(?%G++Ncp&kD)vdoS-Vt06y9+jO{seB^P3b0USc1Wx
zx7JO$AzKgN0Rc|}GmR#7?$$xZLVc<szefD3UB(n|6-Lav3X#Y*pII^`cqUIHz@qtf
z)ds2q6KFBFZ1hkOQOy@(bkokv_E}1k6W%=q`r}xK-7S=gfbLhItT0k`T(;Q`<<cZ%
zlbP98MP}qAtL(eB^tb;ba#eiN9n{;e`0q1zEQ3^f*e-S<_kWr!g~Eso{u`ZLofJuj
zwifDV-|Ii0IKDIts*`=-`<gHhiTxdr<rSDt+*9GhdoE|3N9YR=6ouy3UhzzbBAkEu
zuH60hXp>;CU0Kemrm?1u)2+tTid|V-!bF;dl{`*FS3buFBXk=JVufz+EKZm|U+mE3
zsEksI8t-P;yYi2H-|_f|+5bb<S%x*)|6$*_u_%!qr63?J-Eb??j_wqZ7&s6C9WdCf
z2uR<wv`CB^xzQnvxM|o3X*RkyBqp){bG>?w=Qy4h*W10>72n_YJkQU$Bp_HFDHoUk
z9DSQ^3xW(?__bYbCN}$*j(F4kqnL_ons?51Qori#5cEzlhOU6QbV=@cwqF!K>d9Y0
zQ{RZkOH7(V-pMlNbj!`>i|2NFW?WC~Ziy^JR4gre*%hBm7neC3ov~-kG(K2ZavXUy
zoV?&LIwp>5UeD8Y7cP@GS!1}~cTGuHfb+jgb-%<a?@Kju%IPP{3{g^%{maTiUl<3e
zB8Tv$>)n-J$D<yTR+F+!Kkl+h2k8e1b;wllhA&ck%Z+}gb!VRI$0Cn6+AGhS;fhBI
z(<iN(CSlhpjH`+L?SgF|$;_*|Jv_ACA3s{(hu9&a<UMdwfmo=3b|9?cO%0?06!4K&
z5d8vj#_TXecfmIOq%b|Kb5&|@6&Oi*LBJSJ%3hV~^{yCUz(IA+uybRv7}c`FN|Y<4
z%Gt1^K7EM&-=28>S!3waw(Es4p6j#Roo3Y0xi>AkKmT_vV%ooV4Gb)0ed0epw*SDQ
z5>eB6eI`!NYEAC@KTEC(hu^aHfEtdmXMnM0>^`iz=cCCyq{S-NU-ofT`B~#FVSA{`
zESE;$)bY9mifCe}|L`#lo$k3mHeWZ9QIv8weYI&<nV9J(srl($n_-W}WA{r)51NuF
zIzkSTSHrVs;`*&d($v_vM61o5hOTX283jCf;wti5)Cgse=TIvjR<laOU}@SXS9s@0
zuJ}!5I%@80=>k&lN9#i6^4(Q&n=kpMHURBdEvT4x_>+-U)FFXKVJaL|b?bl4%-|hF
z?Ytkf6zbBniIjB<x8~i+viTA(6ZW4Dk87O4&e6WfLCk-NLK^NC;_ECq{}wNluGBL%
zQ30fNm)h}AY<_fy@(dfd?JP`o??Fq6Ys{+6jNE*MXE-->ks&F-;zpRw*lpJHgF6BO
zmsFk*>)U%*aBwDtok5hCCr<1T>GQbM&B6UNj+V{omoNA<DC3|tNJ76ab=|cJ5U~Q(
zxv3r_nRbI5G&+Izjx2+v<MXFqSRQd5^$M*EejJ`knW#$N!Mt@ybjk%9Q2=4sI9@}6
z!oG@#%oCizUl@0TdP^EhU@2I9ZbKt(c47N>zc~AK+sZ)8hSqO$4iDe>(f0e(jsH_|
z3}i<Vzb>&;iV2RIy;SB-`*ww^5Bjt&lE?GEro!+gJ8XnZ)S*OXs$SHSor$r(lIKTQ
zs;|VbOH%JVm|)R;VXWhQV>JET%;KzX!wkRau!y<aTDfGrk`-47Ofk$e<jd&eIJbeD
zBfThUFS-3#TntKhQ9eQAIS_n>H@+-Hexd{)*QzeJb<VTTV(MJ_4XB0w8)&cjzZYMo
zCU?nw%I{Ua(Rb9x6J5%Dty-iC0<nfhUo`AB_QTA;<6GuU|GSpi-?K5(NqA__s7QQB
z(Q>V#;55HvI0@HI3X<B+gUIq1yZznarV03$A;4K{|M6rt7?EP~0H}?Nn6x6Q{O_6}
z;NxAtoj{f7yW;Cnd7^5t#z?W^z5d*YUAaq`CN>nGTWo>I^zF^AD1|$h!R)3HY+%yv
zGqP|jg5bQkJG~D@4wWqIp3Q(#ATmp~c75XtO>@b{>gXc1=42Ru(=up1t71JUWW5_*
zi~4Q(p-1a1@PF49e`K{lspk`C)>7@f-iGj&Wrx0yU$JfC))Imj(ILk?6|J`NzKf{C
zP@byhNylfJ1W>-ChBWYa25J<9zD=>8bx??B`18^G0R?WbUxb-=xY5|@nkwU%3GQ)+
zr&F=O>tu+a`6cWI{Kk~^-(<zF81J!2lU_o!%XA6e1rQ#vp{CS_Sig{4#VClKoLzjJ
z6AQk2UCKS<BVMp1DMT(fbhv_#yi&jHFh_A8>S?4tjUu2yX^TaQr|ETo(JQZRX(Xr|
z@me}YOvGKWZbV|eP4O*x0lhDXu8)dw-d!g2cN=r>^3~1kovmtq%34GbDO^9#zvS^X
zPRcbM$ot-(&3(NDeYpLRJ^xj>PV=<fmGbevmwkTy;})Mnbu?K#gjiilI<lDb=a@lh
z(Hm4rrYV}G3svzl_(ZyI^)p!|2R;I&rD;NobN*bN42|&Rt?Gf>SW3t9gfMFI`lS{H
z#!P0?HgUC9Y4-vhTtuFSmu@>EeO?qwMLG{6_A|-aYWf#O)ERcr*;nc#Eg~#TlF~3n
z$W6~E4~@l6pMF@9nd0w^b*`~7I}nP}*PHI&vlsRzYtFA_#>&HJ&U%N&zN%=(02YJY
zJgGz?7?uA;F8?}~fY{4tq=<rr4I(#Y91%=5kd`;^0StjRZ~jM`W3%UtGq|0ZmfXpd
zSimxJI9CrIH(x#6x7LhtCo`mw!C@M(K?LnqwKpeeaVc6cR=%)O0U0p89Yk}fz3+ir
zdXUb39|ds!@;!9OhJ5spB_2|KEc6oUU+u}qB97ss1rv+`D~F6O(kqyu%md+HzU;-k
zU>Ch7CE-HtZpGaj{C8>I(NTF(O^<KQ&t^ElkK=#WPIIOif^wz23d|bn<F=dZ2Jr=9
zz7WL_MQ59$KVf;1T(?z}G#6e84t+{4*}NC5V+tR-zyvrXIkT3DDOT(RF2^@IGX>-`
z?Q}8)GBVjy@H)T-PmV8=1bYh6;36$zAvp2i_T^YqWdJ7c!n75i1L!55a|VqcTiW|B
z2GVC;6I4xrqXek)(}|<5HF?r%uIdNdS$F06mrhcW*W6SIim(>SJHTg#KH6KWBMbHw
zmnr1C!J#RJQTtXCy<!X6-HErs-(ewr)vF`s)+EjNfLzV);KuMafl|-8o{t(&8>aJ^
z{AEYa5lJQU&j{PllUA;w-3l1yjxDq@{dgf-f*FhtK$09X?5dK=heB2|5tsn`S|04&
zGoqu{ZdW<U>mi3LQ1?U6Y||Jsx5L!~UXQsdG5py0epuE+1?5_=D;(c_p(~1UC$R1@
zTdbNEZ5!&^d1skyR1zl(J^%f=-c}RawZ1K`?(3eWqHh2-8ugL>m<28OtBcF1H?vAx
zJ_D9|e|3>sFWs+Ffo42=Vpwz$tn=qbX>XPF#b%sjz?eWUm4WQ><)BS4NV2+cY4*h%
zu!5csN+P{)>6Cb;*E)Gv4TvR45@C^7t$|?1?kwkj;MYrG&e$*kihn6Zv;Qe9N{^g?
z)TooIzU!%=B0A!_G9u99%nGLmP<-ui$s@P23$m}Q)}iqod2-vCb{8AV6v0!VVik+1
zzl{}vOB6bL+tF`Eu8{?oVmde{>5iPL;;4d?0IlfD=MXtu-l26(%|x37;Y!@A#qzgT
z#}hR9_AG{8h&Hw19JtMjDEh0Kv0)q(C?d3I(aY&^9cd=Ia7IlGxec;7*Ye5}h{DcA
zpuQ|U>YUk|@6PA|O`|Kg;+cD`(p!FoTjNmjt+|p%T&(!2&Y+>A;SSpa({COoL!zb?
zUt&({*YgCesAFYT@xg;mgYQtFg*J?v<uj|bRAgmQC-bm0r7?M<iMzmE8u-pGNyiCu
z%NCrR%k4}QJh?Ck6fsDY-|EXj?&a$BWuNi??^?d^JbnfFlkaob(?~2~b8j9A1Gx3~
zwp5C6lwdCJ3NZb_rES?ZdsavDRkKT_gLAI#KurzqRsD3pmOHFkLdXzOwK7S#T%eq-
z9$vqct))PJI8g_d=rCmWV%Jp(kDkN!HdQri5F+lxQ3$U`#kRIjNmh=gA+gB$0lB*W
zW~?8)O(32chQtDjKu{+@4WbpIV2JUIJsNz|@IV)W4#oZlEDwtKIp^D>+NZ!y6(K7$
zyK2UikgBpvoou!y=DI@sisrmJ-!!1V>5XG~(zD-9JI5|#toLdGV&@$4pSEYDT>`Qv
zksGqaIo@XNvdVYgJ4<^hx7vP3pDbY3;6fa+@AcoF842|FLju+;_58r8_Mgm)hCxA(
zJEb#Sn;I;3T_9^GR<|;0&Z`uZt;FVLDmYavMXvmJ<sVtLQjciq!OA+azL{cIw;T;4
zSEGxqf^vnUv#U?y#D8<E7V4xDK&d4)RS}x*Y3&1TFXrNMtTGyblmSU^d47h#de*m0
z59gZFVDVhOi~2rsX%AO>LzQZ5zy(xfU}}I!-@SCJGj=J|h<EY!Hv8!}%x6~iJ9%~n
zTmXSBR^ti9@jGSn^ve{lF9#&-X-dyo#=rffGZTE(cd}%{^kGn;SJps!sIJMRq#YCA
zJTLL6@8E5}D>EmzF5~Z+3-+)f1X=+}?mIejB>8@A6Z^5fOyA~FIY1nmH`KqBa4qy~
z)Ut;JO0jOAHQEW~0$=AZ9zCW%{+t6?Nr>jGX>&Rmg+Eb!LGdkz0Cc;+GGJnZRoFIB
z)&oNb2u7i@s(CvvP<-Fl^f`%!G9qozY*y$!;>mF%?saqek|*?pN9NBryE~VMf^G}u
zDik%Sc%dS8bq6eNrFb_2_V$fuKl4A>LD`D0-IJ*<+zkzG(I3%{bRB+_M`l+xalVX#
z(O5O0Quh_HP+a3d)g$Zf!FuefA2)znYFAPg?@o7orfYiv?|wkpe0jnbm5;HG4!d`0
zJ4xlFgaF%_q(WyHUW-(M;cZ93K~O`zW_+d3F}dVfiC5m;>>d?pWQL50w`$*H_2Hop
zM%{@T66#?;>Faj&?Ft12kco+aA((Pj@=Lb_cG2CzfJbw5JlY=d^&p1IcC+&eVhk^o
z0yzs>(22$|>b@53X};p?XbhyJL*v;e$%mU5-+wyqo+Pp^QVLD*C$1kutM!Shl=uai
zxy9W&{VIv{@@>J&v-BB|7bU|grZ-?W+t3rY9Y3r{2ePWYa09fX4wlQ?**zfV2<E=I
zs`}Nj$UOQ9In_iaM7LyYH9+@2SI8w?Szq`_sM;E86?uCYPZs_@zNpX#EeP&0+slpT
zR|LI<#mW!9-%(C*%U<<=tHVX_WLv@~h&76bT!5tGMJpH$X-%Jr98L9$n3_f?8%Ud#
z8ELRcv&wK+$oIc~Y9roAo8huce1es#&VDUmmcwe090&=q`xXP=@6SrV+gF%okQAE|
zuRKIvCakB2lh1nd)Emg5)C_WnHC}`F@&#Gy%ds!>0!6iVZf!}ZE~>kAO)-lt$+c=s
z{#Ujkdh$4^+AYoYEupo6p$4OBeDw|8I0<(wq99i`zo4Vhj$#HWIyO}9-7vx0DW5lF
zqee(MW~u%MTy&}u03T!1)3X|q$^e=HX=~F2S1_Z-Q#Qg@!?y=z?m{#~eLl&~XR)D<
zXx<B(^_FZdt=L^gpG-|PWVM{2BC5WxuTr4UM;NfCZf%2hM^kg`-g#)sLU!gcO4OS{
zm*~9D3H%EZ4U>Gm%hxqMt{#cY`R)Tb&||=X2~_Fks({UwbudYw83KN;&<iwm(vj<)
z0)8u5Rq}6zxWd^->Cg_#?q6+xiLBeYD?TDJc$xzYex=xmuvVi=@0Nr}P@bb%I;)9a
zhS+-d^Y^F84&*xD_1d;)5xvbD$|a0y|K)fY=jE|KB<ii~-~tM0?3v7Y?h@S`!3x>E
z2KU#DMx4YlDe@N*6vbYMN8m?Nmzs20KIe9ePjSHzY2FzBBesj(E`Gltd1u*<^jzEL
z%+5>KAHkXt4F}V=fKQ{HjV{a~R-Ium{Anb`ja1#st4@IsuRI7E#VfHA3PYwdmp59d
zrErH+p|Ng#;%s32ja?i3@l82^QW&TZQM{Gqjtn8P<JNIb%%Oe(Nw71lbGX$qy8lz#
zb@F*=h#ASLjEwk6r6Yf6ChThYS3u4!*r^OPhG5yh+hQ(WwBeEX1EKUSuZfMFt+oa;
zoh&G|)}#EL1|XJv_Mp`FENL{7-Sf%9j;=+WpBa+m^6&e|d17P<?Dg)gWQGX#?!`dY
z42#ISC?6==`2Mf?A7iIqT-Dfg#x{PRXTA{|%oDgCKH{h3g&}>bjHy6om<`p+?ci-P
zu`(!KW?fcM`BGzgZCp%F*<_%AscxRw^dRX^njKTwmmXr>f_iX(w9?C?<UEZkjqvaQ
z0kxL2m+CLoyv?e)!IoC=q%y<V!R(C3iEWx56$r*T_{&brIGlz(;uXGwJ66om9{Ut7
zhNeLLfwnaL>f_}*x&&q8#1mTYP-Fc(u28Lh&9`yd9#W@ndr1p&GnO3>;X;)BGFWw=
zN=eFUv;-Rb-mnq(R`N1%wMl3qP^@=Y<54ZO3oI&TF>WRcDW(|d2hwsa?~CnbkG$vN
zQkQz(c!G!m<Pixq`fA}gYpc#|r*=|WepFzq`&8Srkb;Hbe_=r$E%mrVOyq?4<IiAv
zT;HbNcmQN0%A`5e(zp2NvhzB5m=B%G$8?fC#;~vp%Ku`vT`i|-*xDIo=aje^Z~h|V
zLX>(dWQ@rX7J7U~{z_@*&YU~CrTsKFUfF8e`9Xd*A<igBrRmS=Z@Oy6uN%GnbmWwh
zQZ2Da$v+<+q)t6~HeC>P`YtuqJlQ;Xqg6fbkS5Kf;By3bt4xoXKX$Zn(p3{G9{N)A
z;)7%xkFNRbOx2FjNK=^-axhuPBSGyt*}q@o(L~^gYi|RU?K7?$dc#q+i>gG<c?W5+
zooW*(Uw}mp+J{R0ooGdNM`r;T26@??=^Fd37Rd@oU<ueikPXRD_$LYQm)$1u#i|Kh
zNK?n{BAba9`S<MsI|{vgNT4Cg*lddP1WLOSl^EcCWyCV+5(5TtZ6(WP^>OW+iR~sy
zqQqtw7Z>amw-`FzF3k8CVG7;<yJn4v>T%-BIvwiC+KenA4Q}&3ZR@BZ>rKFQLvLYR
zef@#@8b(KZiViqL7auSm>S~!{J;RT$6aotk1_52wohv`sI=Lk@-JN5`h*C_j5PMRN
zCJo%V*kRxiCdw(h_rnq$Icpa*MZq1bLRIYJ4Gq$FSfXBf(~FLJ>wVrn9r2UJ?rq3R
zn-2N0IC&?j(B6&yQS-~zvBjinr`J5CP-xu}kF?82=eVzGF1??&bmgvVfk8G{#KbF9
zEjuv43fLwMiAm$YrIhh`CC5J*4L}aueP*E9>XTTXLbcI+y({KR@yVY}={3c!hJ?gc
z&)p<^IkNZeF!UTxA@V55@@9X174o6moi!c8QV`gE9awD`I+JY4MN8C?8BkYr{Aq5b
z4WuE%i>{Am%5ftwd3Md-76;Y^<2F);byEeK6BJD!e**R)&cCSk>RP9Z00-<Dv>LXv
zeh{X1DFXm!`5Qm0(;5Mr<neU8prhT^&;P8MMCwf+zn#zHW$i39rigWvaZ!g`)@1Z7
zjib>L#f7>y2X{LS^?5k|RTB#s52|R_>fzBH`Q)6l{@@*!_{VK<QT&a4s{yWSKwjdI
zEx)Z}YVojK^ZD?1q{`hcebHaG-cUkJ@sp-Q4|WeO2~dk>X8djJc}^Z%cHi$=W5vkA
zY3MO$pi)tzp=_mK$}%R_HXHBHtnWdG3t#^_-e2RucHMYe>hb{+J7)n%-R#{64oXxP
zGqB%cU*>?bu7uJ$#5&bu>PX9R@>_weC!mZ7yC8Y`;2HCYfOelLDIR{j9P#eI#zE>u
z(o|Q^cRR_RGL%p23E*4vW({~>A*%=!yJb^d&`*_*rzs2be;Q8D7+HpV*V{}-n3^EZ
zbgndkcd6;@FJM__dMQA5DkFsY+miOj`iyT-J_3g-Tp;Z2F(duu-)$=Kd$dG)rYhb|
zi@b~HwbSNCP1cbTDmrOJjV<2ahWR*Cr_1POZcK|wA)joRBx>+8Sp3LtDSo^uN0yM^
zTOT+WHSx+3&pM~;&JoNYT9m%t5qae%3^HFYQylUzlbkS!j34p$W_{9(-a{1f?M)SU
zYOp12VyU1B^wn+M+Hvs*V=r<0#QIvac1N>0H(Sk@7?x|Lmf9xeH_G>~NlnWio&D5V
zEca473J~*eyv--{9jgh8EBj!^sJuDJSn9nzEG+tM&tg+i*{C8FDYP!4-zU+m->^2{
z3T<s{UM0BPv+-it?v^9m^OF9;UvNi9qL`ykM35y}U(l^?t_z4=KLTRcVE+i$@oW0(
zFdqN?gpSE<eTBv3sg7ug`MuVTSjTIB6i*u|2g|oF8Crb8-<Pc-*adsjzgkpiq_~30
zcT{#CY3@p->+K(tepWaebGN=pm<y=JHkTv^y~+9zw3(%wXIuR5fH+RCcP-tPJ0n@2
zyS`OfeAw`TzWf0K9o3T=_5|)kwrXn>f(jV5rC>X_!52Tk?7CU@u#(u6h)K!#=@QuO
zzzxQG*9tCFD8AZcMBi9c*6ptXF`@j24!^5V9*@4ass!dP71N{+E{i8QIm~JORa+w_
z_g?PteM<G8sq>eV;@nW-jwBl+)<M}PW(2qt3jwaNVqjT5;D+vK&Ke)Ab<lEp3a`ua
zO+?t2*=kSOLdDs*oGYq)3%hX%><nwfg@w>!o%B}cw7@f~^trQ8TTS5Xa~Mxm#Gx=_
zjBt&q1Gx%}b$xq#h7nGnHTsYKeuh<RZ8~wWi!OsnXI!sSMO9=Zc%*R;Sp`=b_YD)g
zd><mg)$PQ6B+1pC<z9TNkjTfpJn$~b##4I1juXAFLa(z;{JgO*d9e9;a*Y3HHn<1T
z@FW@}?pa{UBKicVAmT8&cJ11C;JS8=m85&gBDnzzV}Y5?35(HeChThuhW|sPXS7d$
zxcZNu@UTqSQTU|wDIebzO&c#spgT{TtjnB03{xQ*-6OPQ<}u#Pef|DYk(NmLWRSph
zGrD(;!rj3!I2%aU-Odeu+0X%XN(*Kwj_fsLGAP!TRDqpO?R2LV+?mV}^8*iPAEfvU
zptCw9Gg@Z(q&=6pfD_YULe^qm3aM%2$My#i5C8=aQI~y*lN00S*dun#U|v8T7>lYW
zRc1`ccSX<PMwnhga66rK`TMqHjnfGY0ZLz=p_uhT^6rvY^VABOPGLYIAp>deV4t1B
zDWJJE!XID#t|HvojoOzb8Cwj$PKp>!uDL3-54AU+uHvWNSlC&fYfOJ18`(!ZZ8&Y1
z_Nxf}Rq*l}hsO?A^n)jY={gpAt3jNzpUcZd+}$7lbK@WVfmP1xNj151VS<_&um@`z
z>KkK&1NFfO&NrFXtQ)rU4Dvne3!J)lvs^qkzKNHlo9m>ml&+9Y%FHU%)Zr2w({a=?
zU3#OZI+lJuX|~TJKqe+BF)0yib7%IQYnYC#6HTT|W3sF{h2F0M&PEX^2mf^%oIeZq
zSZ%6=u94YeE{#E`%2O2!pGN&+V6y@+-e|o|C5|)n{Zy8ubMr!UyPX?$w-Kb2KL8s=
zW7ze=sf(Ds-g#8x3>(*}YDqAN`=dF#<gylIIUUwZ<-@_D<cr>=C({D4=ApO7?10Mc
z$Ady&ch2)#eSH~<e@EW3K~+_)HNIBtS1VItO=fkwihAgJyEshi7;&!Zj?mM%KTO$F
zCL1PD*u$TA%pNkrTz@X{ZOY3G1Aw2GDLmG+Q57nIdHm^*S{8OH;#FXmeHhW%bk|Ix
zA8dA%>$S8PqdeH`%f{+m%Ur!BGpMkyR9@1o0BIhJ;FRx-`8>3;-0x_#3&6XfPIF^G
z`{@)~8ixGYAuOYw7IB%v@tr!3AL;4qx32>VytQ+C>UuxY)rjV!sDFix0W9!N4<N~_
z;ggRbEVEsz&bTFv^(dTX6*aJHdYEZfp|jiz{xW@54(V-d`*4<F=<hzm_SrgVC7CZ5
z;mb(BwFIIJ74MvbwA>IxV|v@&tTu%%lU%E1^UhkZe%g&M=|@~jYJGj%!VSsp;zz1{
zzpkX0996pYpFL>Lt@w}8RNxucQ;n5m)qH<vtz!r&-Qn3Pdvp+AG`C?7=OG~S=sF1#
z78LJNa?{-@aS9<>?+&~T<twxV#x`T9<HgzQ%U0b_hHhtKIb*uVhy7+Pq;Xwl1x7hU
z@Anf((RVS$(Q!H3gDN7D&cO<pyjG+;?t|OJa-9GESSJhG)On|D?f;WrGCKLbrV#mh
zo0ehD6g{-%!bj*_7zbQK_<9ZUcGG`m#t+l`|Kz{}r=_Iep%pNzA=@d8@imxk4^^t3
zg77PYj6+B~3Y$IbjlroOG79w@^RC#f*r)Too13$T?L7(FpE(LKQCG6S4){KbOiTQx
zelo(s&7e&2U2$Sm5*F(ch<io4g&1x<{fF!}idu~~BotT205|rh4h~9VzY5}?10h@`
zdcxbg8iq8T!IaXhr)SbH{sCQ4%gX{w7e+b66tbXuYYDT`BQC;euiVRAyq>sb2a1mV
ziV?NgEh3Gd<xF;fMzr5+>zoLT444;6CMU=;^Lc*_&tnQZ$nn)FMn>V<j@Q@i@YX)y
z!HEnhbq%M!O*>Fn>~~m{6`3uQgxj@*KAV%!2sPKo`&2#7Q^tVhxI87|&gf6S@t~yC
z`U6r8S?Zn(81K%U>f~8alu2jWI1MQ~yKRN{keNK*pbn`eO4tVyTgH#J45>1TbQRCb
zvLbtL4auyze&g{pz=eGU!AK~-xsW1bKd$;RkA3%~-sm9n{Dz6?OjaGfMSH^t3R#Xz
zg>o6z8OcL5F%Ap)(rd38Gm^iBr#9M{8YFJtBxv>}h6CaJ+wi9oaQp9+)n1U=GQ$Zo
zA!J0j=Obw=neufJqCoQ+4`?qQq>aJ~+lB2JX3A$O@d{cPB)9bzhqvvhYduFW{H7DK
z|2$T{It7yR_}ZnF&lnXc@!JX&U8rLeZ>{Y=it-AZc)u;0W{;Am9om3x(nt5bmVvD-
z>{vu_J7l50<~<n9Rg<u*we&2He=fH@X>k^|CIMCe`2J|$z1bD#uQhX&j^%FWJ8D6z
zi4Q2{^v=C`isNw2LN7MiKUrt<Qfm#9&;op*9}~VPVPl6Y^!fA=@nGj*cNo#23jTx)
z`$-iiJE6GeX0X5(u7e-v(ul_!lQn8r5*c(Wyr3ohkWyWZ%7AajhYxJF=ZeRoF(dr;
zJi<<qjw+hhw=$AK8`KS8Rn*&LzDriu9u3xMU#LVFFU5Un0%^Mn0AfzTS`HocxVHd1
zz2p{9X&UftBT254@z*b%^cMK@7igU%&^j`+vj8k`8j+!Ym82$2{-}+hQH<}bZR0HW
z4yK>lS+L)3=n!k3GzTZxKP$6$>KCfG%9n3Q%}~5AF_~mE;t%=D+}SSF$F_%6%pJBM
zNxS1;Xx6TO@pd{w1qPQXGs{()sjxDT+cGbjL*CjqxcBkhhS!pYrVv(Ftc&Q^X;<tN
z$(!S0EQvA;tmPejP$nuzOf9$0bqli4Z>jgQ%8G$6=~n{ZImfw6l~#P%olCyy!%8)J
zA}s>62*VPpKb>SR8atvV&|=l}b_UyY(!Ks6RoiE$itHbl7iJ-+!I3}4b(zwqk61}#
zdx>tu(CfE~FP>a-;xT;px3h$50?Rts;gYq}`@-Pc){`e!Ql>cHK(SvgQ&pEbauTxG
z68Gj9b>{sUr-v;QCv54eh*HEGsX1YrtM6)-WZIX_4d|4=N&DzVJIlqigrpLOxrfuX
zdr*uv?h-;w1=I~Ry{oqOuOErVu|_R5=`MnM!IMmo#p?ZdB4DH9qwU}X&<mH6GFrsz
zrAzXQ!|BtFI`djMH4&mFv$w1^&xPUrrf}o&jXVJ!%+x^g!-nZb|8IMeS8?jLmi^;{
z>spayO3aCfMda%RKbTLD%C`uWUokR%Wui_qv-(ENCh>y$UA+UHqU~xbKdnc$U&Eqk
zqOiCMBU?B$qDQIAWlIT%or<wowVo}nO%-HUwhXjbm1pT7P#hsEzPBK3PWMRe(FHIM
z<C^$;o?(3WJ#>YVW3pTj+n7-T*PHjX{aiAS2K%`~V)$3HDBGldfU)tQh_nh5CT<`}
z|9ML9=Fc%fraJ^$snac!EA@#l+nRZK$cN!KJ0b+z8WpBNIPWaSh5By?=-<AlUjabU
z4S>k*Jnund$&;U`YC}|yFh&Lf-7;Qb0_42*$}v}O*WxbX2pjl0^G9_8em~%NBKe56
zRZ$N`z=ICf*E0rXg>hj#S5+E3u#nRa6#vu1m|*K@`7t2RMrm~OF7ZBFVj^8GGkzzb
zPODc&G`m5XaS|&vjpR2=!cco~GiapfJoSS@3w@FQomUC`VYD<oznWe@ZBDpJZ&s1#
zk>%#!V~xBw5dmifIn6Bem{k~6ROsH{{OfAR4=J*!BvM`2w{|Q>*j@iM_-`@IKSTZ;
zgstgZ&Pgn>eAL3hBLZbmEO_r%ASnGqc2+ppK%ZJl=_g2G`IvQ~9@Q|}ZcrQ0bL@@$
zHNU)dYF3q7Jnzu&hn%w)n!1qBMUB+8$9a~gA0*R;M(TgOTqjrjjc;Reby;<$M}9fj
zcXlGNWtYQbh(w<IyT*ik?j2rb{2B>3#@T(=Cf*5D*L9f2II^Nc&CSTgsJ3&fc!|h%
zKd9jHrb6w7&LtZue=pjNu$#yUQ?#c<6USzGM-RJ`y&u4wwI<shoSn0wZsn8k`qS>U
z_@b%!$VOMB_o}&~O1)6kk<+rX;4q0Ru?`5aO2q{0_Iz47yaDqjM&!q|y`yqa^vM}k
zlde<8^NjbsvV7{xZTnZ-Z=Ckc>*Fx=);hR7)WKR#k32o^rs>pv0r>A`&wi_Cy_{(;
zheYDxypLA=7&*-_+}goaX-b4@wU@#);J%pD0$#7lW)H>$S>zKP!&v2k8t<D4=k3AL
zy<IMVW8-<el6C6t`{!Q@G(C$gdo4Z`TQ*t5q&f)RRmy85?e?;RPNOutLz#b0XF<<m
zI=C+l8at)~6Pb+Nh-u^#w0;RC{jevD12bM(Esl2dCej}!yyfZx`TUSepM=YcLCQeh
z9ej-`ePQCT*ZnJ}Q3Op8tOKuym*b0C5>0VPlep9-qO9#ny?NDS&F+uqM)^PNwx`WX
zs(>O;f$_%^t3X1`9^wnt!1<y>o}l(RO%L9*)I?9QiwrF2E}BS3J<gF*ekGl!JnDa`
z9X6BS*tq{`b$Kpib+e0J3<%wzE@_G>^L-t>K%E1zlM%+5VuFX$5<6?3A?LkrV$axj
z%M_5lG^3F|jPq8so<1JU5NJs=0#(+hq*js5=ahfyZhA7TR<C5<^IDpte6*$ad3!K0
zZpf`_mJb%GZ#@wy)zG~=6;9qJ<%vl*++#(c{Vl^$+%17mObQ~4%0kU7o*3mS85OON
zO(P6Nng<#52Mkz>`F8Mx&i=%km%7tHA1ihycy8JA_YT`k&Ca>y(l=Dd4@Vn-?ONLy
z5^=-6lWr#~A}_6~TLDwN-($#>wWPP{qeZ><AbIFQ8D{1U>3N?&$9U=w6Ha;&P1g@J
zcheaW3f)9epLG`MX)FY1Ej!~AuK_kEaOYd-ZPV$K<tUIu{-?0s@8}MJ*q$YB(o|kS
zrD4JR?80tKy&dH<u8*?h%^#|;voWvZ-bB7t%$*_TUAFUeFCUkefAKfv>=c+?Kfj}n
zb|_O~e+)o~`FwCI(yiw59ls^p?o(?ZFxly~e2pUHD8nNy7oy&9rqF^(FZPuyk6dCk
z<m^PdKUn57{w$rNo<&~LlH~5Y2<C9u6bpPuiA)z_%GFaIxky4j&g&RaG&69Rhz0PS
z2MWksw;ZP2N?;ecCq}Hx>1L_rfK^wFda)rniWRLSty{8VzPxF6lbc#jhCiYp$p~U&
z&xinFIW|ld{%j^N<R+2vCTy(h3^bGIbIiyIGrH*FV>^-hs&ZQVV*xISp4dkaJYgBu
zq(x-6&NT2u|Fn||_d!!!YcPq%4NdMppc@ncQiE@-N*{7XD(0grk?uWQG`8!UH@?Dw
z5{gj`7!Pdvk78P4Pf^`-delmq4qug!k<ikaJXxeQiO=s<i6hT?o>99{-WpOA@P!Zj
z<%Dss=GXiO8Fn)gKx+w}U>$#HNq}k**?WCyx0Y{Qny&6M_Jg862N(nOi8#rQyPk@?
z52xS{k8A*~e^RjBd!u=Vz_0XrO<u2qfpQ4E9>?P5dfvgzd+idM$;@WsZOo*8LStM9
zD_jk?hZ#cLpm6C<s|ia`Kb0F^rBv;JJR;>|V;A51GTOm*b%7;Vv4g|*+(yRtdClWc
z7-9YEkaWQN|6J;ZKQQz6x$L?rd0LgxImt?liHVCL#d#QAqI#`T*LDZvnmq|yRtci%
zVtMgWn=Pzj-RUk7)tSaj-&SgEr`eed6?#<UkP+SPwmhuS@p`UeAzr_{Oux83XEjf=
zJ1H|}v}P!qDm%wq+?&(MubtWJ72yX;cOy7SQ$z1czp9Cpe1^R$FTeiy-|znaaR_W#
zQyNM2Mn^P<J<fmGU6o*sCci^2&42VYf<DwWj1(^YJpxy|2(?me)tCEI@SDFa2KMID
zqF`L(M%3QS#oyZsd_dzAW8~S=9ZDq04o*Y59aS>f#$U5Q$#ATjqB1S+d}I&1F|pb}
z#Z4dVSBbBVziFM&9`pnyR3N?WFn#&OvpbCnd=i)MDD}kr@MX5WHYrm7-{g$b5Aj6J
z8#_zvGZ;h!uK*bn6(JYzVM@ZBX1bz+mhZz=i?QrcJa5sS@*;9qT+X;-!|X%`!yv)5
zzS90bo6&XfR;e*qID5~x!9SMVMxoiE&jYsAz@j@ggHw<8MO`4PqGs<cA1(++0r2i(
z!Qnz9=hip2zzCPL#u3KXP55n)D)X||)nez$srargtxnFQ2vIl!Y3Z+Hm}_mCW@Ll>
zZ{19@8tAx{2;MzSpd^WTwQST9_#RMH!IJ?TGY(T2=UYIW=z*u^>*jG+sL!Ex!dX8X
zRjg^!r?(@v<PQ_<15l3O^>hIUDa69*FZ`Whg{Kv5S2=B#A%$8*TJL>xtn^mHhZcBn
z?peIVq1@JL4bBYT6I@b;cvT13u#UHp6Z_hyQIH=yif^;hrVAjD849x=B^wFLJBABP
z!Jp@8=6C1cmA8LPhOVh3cJJoX+bzJk8z|xakd;4bZ{#i{USD)EX+eWq>^v1`GEC(@
z@CxeRiVA^T4#PGtZuWMP>{`E7`y8t}0(TIk)!z6)R}gZSw5<ab682^LC0LAF{u<bm
zuxWys3g`ifiyi5Y2gHMOviu(p{Q)Y7v9HTE)H3OyoLGVG4UR2?bhi70>-M+ldadFF
zR9L0a+vepzwhfF@MJ=<_UMzHU(qlQwWxEE0di9oAe^=_<q!(0sx%o|$qxqGiuxTGk
zT*3g494!|dQ^J37y;aD!&EA)PKTN3~Qn)>bOlZ4X<fYOX@1s3}jBIlx5fMy@^z$&{
zC=Cf2k<#0c-U3)tW6hxE4isp)HiD&ge)&=(X|LKxe$nwD|M%``H5vF9Y%f4z6F69B
z@0@i^)$!qN%G`WdZaIw4ECFkgjpbt_B#Gm@a^|+`JoO2?-Y>}4z-}k4>M*?uI#0|&
zJ{rwO+a`7Kc>90X*r<0MU^6Bpp~Thpu({v*-s!Q1WIfU$V4vKz>nN!H<+wfJFz^N*
z7(}!^#<W8f7Ie$Ee~%zb>OBgJk?R|o04JO%wWoXGJaDU`a+eAsjbWn$I%#+9Dz+8F
z+#(Lb$>Fx1P^n6EJZR%Upmf(R;`dkuYP4qmJ>F2|=UWt1{StA1jiZXUETVxSA<!v8
z{AH<2UCs-U=VlufW^(>CcPG{YUZ)C(^yj4pRqqRk`i>1ARqoREu<RPx%>A(hO+DRd
z5RffY9?+cyT&^pV1?IUHDVwP-l6J}KhO-_1WW`hPB%(nR>N{I+8P%UBGqvwQ`Ar&x
zwFy_*ws*uAmd=Q~jOM;mdsf=BAtcCZl>PRlnZ`_9qQw8MeNUu_xeWqpff6PB@#APB
z4^4s0jd6*trW|{<at^i#56|JRjCY$}g@<2WQU}iCM;k97VIy;?noRQX{st+lomj|z
z8((PgqRreEsUNjXX5`-kq%ub|r)QcIheEGFoA{SB%}z~{RhdA_X#kn&>-S^{f9!$U
zN*|Nv{F2hml>^V=CDSC6l*Uh^G;m&PsRg3zk9KjLx}7CXRDe^WebBb+vG{9;<9VaY
zW4o}lRWbCBtPk_3<KLRu`!w>=ZHn@{>I72%X`J8U0DapL%!B&irmJ-KljiiPKxOfQ
z7MN-OJk1aN$fJo<Y925wJi$G>FuHuwF)f!5TBcZ1<uBFnZOVY<t_(wxOe0JBm+8A|
zMjv}*YM-q4M;6Q!PE_sJ3dSYtrS$r-ZZlB<^yRKy3RXrBzhg*9oh(!|od?ot&eR8g
z)f{=i#uZP4cV17GJpYi5_rl%s=OsHM`A7yHc-O144kmErv(=$$dSDtRoOFIUlw%iJ
zq4oV*9TIRFP5kA6YHJ)J{0jX2BO5$Z`!Xfk%Klc<8_H$bi2Jw4$PD12@$9l^%dauG
z3Rcsy(=zlwvUT<i;r(%RY2BOvdF4hu6tiq^jIG14?GIO%zX#w1y37CkjJMmX;egUu
zykaOrTwfu*dl|08v6@d9o5UO~|NIAQnHDYl;gjg5*r*g>ux@+GrIwR$Bl#oUzhXNE
z=iENu+H|kr&gU-}dBfX52*Q<fGLX7x20w4ZuL?&$CPj5ue{~Xw82$*d{u0<4t9-r7
zexo*vOFUS*CH+3~qQ|;;X0#KNtwJ5+W2So(sbZB=l+eoOjI(ma4obCN<;?t~RAj$?
z&qt@GGxqd-s&tU%4YH3%M2;kqPUrTcexm27gjX>rweSh1UO&s!z!IXpxARO>_i-i#
zWW-=E-k+0qnb$sWn39736oa3@gc@Vd8#1f5X3Tzh&1qjX6qYP$^)xhocwc#XRQj-N
zmS044XQF9PkCQWX<Hj>i?$v9X8co|X%6*9Q<1g>-9_UsvgybY`g{o{SRsVT`CDtmv
z1k?GjwZGMnrFY5`V~i;<3#et0mh%!tSKumcbK+4(m9A#2j|86>iJC%+#wzQ)M#Su<
zw|%Df!jKeTlI1I`O7vz=fYVnZpjr<E7Y`$S0{-kt<-Ag#{E(H_8#gUvWWU!DO00N5
z^Ybqn=U4<g6%;nrNnfqTzA`^_B}L@T4S^7)Xn`<fdM#u|<zyo-gUJzM=eVY*7#uiq
zGMyU;OaJisR5d%cIKqrSdr?#Tmh?R5<AiG$*yR$9LUP%Dm85tT^iUj`HGMD&^FdX)
zB>hNVBHsP0#+dG_R=>Czf7|;<baCH5-x)!;>26P~DuiIa9sETWU`ip6(Rj>iJMj{^
z6~sik-DXb(#Cs;r+a26#m4^zWPL-!YYE3!3vaAt(rm#Va9b(PYp@xrCsY%?FftST5
zr-%;DM+6z7)Ou0vo?-`e-C_LHiJplE*xIv!d~}Ojg$|@u=OKy1h!fi?xm+#1$-ZAc
zOMUzMRc~sO%|WrPVzJ7^Am(A4{mr1_lnLt7um!3JC7jT@e3zn&6<KMOaGKr2I2wR0
zcIJ9Va(moWvsHy+`i;Yl4ZkfGWVzXAM@D46N}m0N35$fOb~`hM$z3XwgyYqqE6(@4
z&qrGc;0NbafOR&0yc@gRIN-`YKP6?i;8^MWmievaH~Q@NGIy%#wJCxmL^nQO_XP#I
zGNN(1km=H%h&_jA{HsC;pI<bltN;1)AAj0{?Jcp3&WH|xkFMY1#QO>+7Os&3<JJtH
zT{3;%V9RaI0QQq)jFgR&llJ@RQY)GU_hDeX9lds5Mf>&L@uMIdwoRRL@HSnojkEWd
znpohfn5zE!=HB8^oX_q@_Kn#;_zPJ|V%KuLaU@Xb0XJ`M#j9zr{t_1;jeUVut~Haz
zJGg2>qK#1MpFDN4Ar(&GSY>(rw>TmfP2OU0f@vZU0a*DF_E*gG+Lp!*vfIf{1?`I|
zpMZE7oNm`IA3;p>lzWW&ugAK+Vod)&4dQzY*C55u?CW1>?^YAJF4Ay5hZqF2cXIC|
zc2k%yxb1VlF;4u=yBDHnp^Ao)+79#coWd_W{^mLvdI8jY`2P(E+;|O6iXcD6!ltB|
zw2^^;uV1@idqR8Roqds+a9!5H!SE6FRIKM*&V~B#rOQv71U`~#3``X(b(<okFbcDe
zf`xyD`Cq*zE=diGxOx%&6Zos2SC+55!}k!$DLs9u0=o2{bM1oM1QTpTf0d~L)X5)d
zFe4PCbkOumvn$P;Lf#Dh;AN|&{?&$@C6TM|VM2~@GfI*QgqH?aU5R02hb0g>_b*ky
zQxL|v;Krzc#(z~EotHk#U1=I)6zw7w*H;}4xiT`x=0Ima0P<&W;AHv|h@==TKd)q?
z1LUn5RJi>`d4A|UJUUTL6v?2`7*9W1y<TYU@bQvG*dbIBOX&PZ?i&G*whsr&iW}Jc
zicyuxHdirNLuY;(y|yNr=^sP9KR?ZK(+?ISq@OC?6ejOazSq6^eU%T_nbG!~9M$9d
z!}u$A5TQS6!O>7{RU9ufBzwr*_Hs<-C9k3)QG>sKeSAdZRox|ni@9`{+aDckErn!*
zN@>`FkxO*HWjcQXrwb`HczXgFi!>_Md*3BgW)_zf_d2&~t{#dh84&Y4({$CiL7h?Q
z?CXq8rkMHC|Dt$f6A7VKXGR$NS$TD{P^ZCNu%F=6h5fAdTI}tPd2gEJeYotH!j#xq
zL>LFPSA6yKD=DVW-uoA<*nRVJJ}F^`K0M(=G@Hia-_;9*aqDy2V^*?pJTM3P%M!yh
zM!h{|uXt6*>bBikOI_YIcI)0uS@m?;b|G0jrP#4N#q~`g4btw(5$<feA1r4i7T%LD
z1bL@R<~U-47fTN2p{;?y7pN1>@bLekTiyJ9`!pQ9%%mX#eZ_a-p>@wb&1{(g&Ybco
zvg;M?Kg&=5RuaAQziTpwbL>4c!HGQ*z68t8I8>YdN`7RRH2I|Svq!96Lrt<AnK2d!
zdF(zq++PWaH+JtV^D+^iksSdQz4*oPc0JzuN)Gr4vuFeL&DsN9q1Jzk>#xvI5CopK
zfS+6g%D07Yf4H^$`za9UGHP6A#w<t7eQ5l?tD=e3<b)mdW9^n=3+LyYylQvD#HZBs
zOM5GJKAhncFn(@jK)eFl{!@$2#J2Lo=zsTTG$6Odku*{j;}v`4!?P1ny9Q2!+z=Hx
zl$7^AXub4L=zm4+MHYX&0^E*F`-s*J6%22=&5G|h<$gd$K`nA;goQ|L`Ks+@g9{{*
zF$*l)$(P=9iJ@tl0Y$jFb!Oi(j@H(0v={r|HDKSRQG#3KQuU60owT=)yc?w6js2Z%
zvl>*)dc}JwMbRW6*e*d=84`#4B{M5CYEnqbN0YV`aJVV{Qk@0(0k{;Qh%6O#c&H|b
zvW0o~#QVaamGYbzF-I+v&%_Pf@<0Nolkp~3Z{Cv`fSbfR(I%|k)jSbkxbJ>ph}#!`
zEAC5k&~%!z9F+AHw$bug7yYF><7lDR9hgd85@f~616Qupo_xkj5n|`;;i(^465}gB
z-Mqqc<G`13jCH@~!)g6MrK4Plp~;Z<hY~}>4~Zku4FfE){dG34k~Iy(c^~BQ$=OEo
zW_J%(3T>OUO&QeMlsDNW$2p2A#>Rtwr&s0RKUNH`N~y*`Ui-1uZLRE%Dt*QKSqlB(
z7BPUSz`phlSc1i6Q3m%0j6`(L-~-j`^~9M7xT0{ZeCxiiey#ofjm;jAQ*6Z;@vC@s
zR^OQO<PS`f<5Pp$h2hb$uXe+2qf2Jbuj}7Ftp!?yH7K0q@Ka@q8^M<cZh}*j%UZ@(
zM@?tcJtO+wnsc_{ySZz(Pt8_)>TT-OPxsq_Qf04-_x}q!kYN-<gUK8kxwMA+kkX^7
zVY|KO)W!k_!HtMYN*>l=%DTsD4*pz|Vj!Q%wzmEIA^RhtWY6Ji=sNm|z88^-)%%I3
zx30c*@BsAT&943D|GQ>RHn)R)9_kL0nF@%QL|=r^?tjE4FZBLc2>rpsukJIb>K&3j
z@8^s3ntpBBk!;I(@B^JSvq-RUo2rFTHefkmQOhUYl5+3Rwa!3lNp90B*B}t6k9OrK
z>z0j;(C>ZjbGNyFgebLt$K_q;Y|~r$Abf=aKnb?KS1SM952<4L<YEUrlx!Xzx82pO
zBa>?3c7oWeCmF9u{TvB#zyk{I8#Ea_7WdG`zT2PD*%dtNJtDIVMmJ5qeT0`VckpgP
zq3=Me9(iBHatM5W-B9yi<?D0%RpIb9k#e{One{MM?#bmd<QB-N0>z~)Rdrlh1Oo44
zj(7~ZZK|LsA9O|QE{~4-A=Dq~=xDcuRWHK7m<(gM{EKAWy<5~W9tid~hoMelB_wBT
z0Ff^AH4b{x?hXyHPBcn<J|3Vi$Zn12Z|+FH*dy6>{l)uCe>h*qm??pOIO3;?bj_>8
z*3Wk?{qVwNBcZIG>rHf_piC{)iJfGwUXy8Yh5=Z=xjcZBx>e3Sj&^%eGP$rX(ko)v
zixm$OmO$ysA)^xb%ggRQo36+-kCNm6zNu!hqq0zcR(MybKj}F++((-F9x$8G^AY4b
zKWjXOtK-5zTR>)rl!(=gr6*`UfM^IVb9eCL(aU`Le;snO13lwZw~WXtpYJXC`%AnH
zh8OWlUIQWbAc~s3a$&NQ1&wSeURlG*MJeL%70QBN$8fSOvI(%~AAKEuUw5bb%W^W;
zy|OF7H`!$vrn=RlULB)xN1tHxFtI1>M!o^!0m9R1yKfY5A~4&uDb(6gv}~@6^X|-c
z>-tNy9X{02bE5skx9+>A2!w{d0S|$_B}uZCoB<w}JG@1yJL{kBoZ}VDyVE8sKtVji
z9~>8_01j_bWIJ6(OI0J(`;CO)<d=+K$9)W$-*ezkg3$1h3c8daGrRKCQs%Id=x6)B
zzq~2yTinZcNqG|8OZ#wx2qnwdwe@%LxR{m`CB*G-1UGx;gaj!rI(R98L|HCvk$YrF
zzrR*flT%r2$T((-PxiMe-8<Mr$jr%a6!--~0ula*AlFmptR<+qiR#k&p~lcdrUfxk
z(Y_?%LsR(Ah{&EM&(7e^m1Rw?E#3!L<zY`?Q9b9aK>1M(#aqpt=wIel@fRrLD_k83
z8ShJa_7S0$p%PhEVpr*Bk52UW<8^%r?`(1cPU4?A!@3llcxL(%%i#B7EmU;Mcw-qd
z%PAX&R@qkReVZ5j^cqVSJ^r%`UNQ@Mwe#~1&;00Sm>-*IJvLJ_`_NgRamk!=3ecTD
z!zlUIl>Ab--ZY#o?{R%2Ng};WGV=$&e%X?D7H_e8dJ-~Ho=0Y9-{<&i9*4XHFG)Rm
za<hrgwXw-l879g!Tp#S4jxI2gEjDM2dS4M;0iwKp!Se2S%e<%BYaJ100(m?i8{@e}
ztn`?CUp@lx6%A*nkj^aI_-<S-hywZjTG*_CZ^164yvU*IM^Vv1Si4lTnn+~}<lL&5
zW_^F81o=*USn<B&V>|FjL|*Y}w)Z#wtO*oyO77(7VD+<p@_~rNw2c-ZCIQPXUd@$n
z`6OdTE&yMY5qGIYmLle*tu99!5}o7O&o$y#c@zz6vyG-C<wHH3+VKU5s0`V^CD^dm
zO`%K}wizg)K4t%@0^R<F`2Vi4Yr1z{bJ&e1%@7kK+BAtu{hz6Puup2XMHFn0Db|m`
z!*oo~j{SF=Z7wQut)A>V`zmtYvc55A*<qy6p}%zd$F5=8-lbtb_0Cm}yyn*qkqO_*
zHmx9{qZ5L2dr7`Emij<dLKvF?x{61}pTvU?s|56pzX>6(*$)&NA{Ph#(h+$bEr_1v
zIncByOd^PkF&XlF8eRVf6&YC8U1j~;GPHy@CCy-}jJP!z2QdX&8sbVPPtzWW2yLrO
z5<4}6mPAo%a-?s=@vdb=0iF8dEUS2pmtdQ|T#)?Jv{frhuS&Ibr77gz_NeF}vMw7D
zo6ig|uTuEx8JfvA_@eUI$h!N|#MlcdMlg}~zqcBqkl<f<pW{Wu1<3I}Br6eXeBW;C
zV~m~ZR-n4o|E_7{y0Z}~2OK4sX3e75mHaz!N#F)^g3D4MD>m}KD%<GEV=Lg?+_6~s
zcHv&$$Lx7xl!+BaUdIKmtflxONY=|n_7qCq^wGhLVWg*oBY$m2vbxde!QjwdyXvZS
z_m#r=^u~VRuHmB9M&I<4`JZ7jV58rrlQ-#A4W;=QP<XG8!GY0JkLteNjf&d8RW+Dp
z!M_sF$x#g)BmZ|T9`RQpDJo%&{Ke@S`Br1mE_)rtYTk(y6@94$moKFtdaX3X^Mvs(
zGjg$a<Wa6&M+2p?4__l#Ab|bE-cEl13R&EZuCZnC$NnmZi^cuKb#MGJ5@U|XnxV`(
z_&HwcHugRtJl-Ny82H5mc;W+cax5Hm)=*u&#>{zcoKz5!d4-((f0#PYpr+P%>+3lx
zB279{Rho2>-W3D{43Q2A5S1D*bR<Y1N2J#yRjDE+^qSC%bOq^6LQUvBK}v+cx%<8|
z@67#>e9BDrWU`<AJnO&KZ}m9Y<nS=P@3F`?OyEbB-p&vA<m7}h8<-_s?Aesoo2BF%
zi%aF+r9Qfd?{Eh*QuRh#?N+Lo3`*vpl)wAlYTcIc>%dp_L54<p&@rm<n3x-pWa-~s
zIl?5=8LJW8oyfB%0V2uIDB82dY#$DqPU4}#4<H7=mwIx;7Ud}h1a#OXR~xCljsW6$
z)=qYsgrF9ACy(i%d>sE>c|lPrf|mQ*12NZD(6WZ~ik%(Q7~9@JP6<#=%cFm*dVG?+
z%oo(X$N|P4b-dTAvn)EG|L+Pn+G7XK3P550yP}GYU*g-Cz|R>@QS}Qe%S1|C)_+0a
zr*9WIrjCp8>%==1*g1dq?_V;4TwT7;bT|ReNp4?CB8Z$A)8Sq;b`<Xp9rN$>Jh!A;
zkl8ZQ!}m}!MU*&7vJq(uiU9XObo=5<+*r12pf(CA9C!^XNBUV`o^KKSUF6QM5Gjmg
zAG<H_TXC;&RYU9NT69*OrT^yh`ion@^#yt;jpk)K=Xy9*&0*dY!Ckm%xUybG;;M22
zYwX~H<PA;++TjX)UONxb{5ZdD%d{Ifh<^@U1gQ>VTsv4|Tvujdh@FDeWvy>39RoQZ
z&b8cMRVUEbk=_(O(oW-YRitF(tB6hgKMLzw*vij@U<sn}XJiN;>cP}7j<5$do2gV-
zx{5UF;g<!hH}Ys!jf&pP9f;q<rTJe*`EV`A4`$>W8BSsLg@w6M{0qBM!7YT`_)A)<
z7{H-`h1=7l_k4Ip@=u-V?x06{1atPNVxnIG^P#}}&AJ^`#HtI}eK2;9&S0v%QsIsr
z^ygs}$NW49A!*SMML{pJ+vQ=dknr`-B@2`^r`mBT8GwVO4hB%&fBZq(0<;S{4#aFl
z30WsknrIXhfMY}y7H>hq+)kU5us_e9e}u`bBwJ^+g0nY9M295Skgfd+y?R=}0^+(-
zV;%DgZV^`agOlI23E~syrdvD!5<EVZ<R+9S-;eN39UXc&8)6Z$j>K*mSJE*>6h?*L
z=~F*6U4sYJB!^Wg7uP2O@m+HA3TL9a0bzumq64Ks2@5KI2T^Is`Z6Dqd$}bYzGa|0
zGo2=|J*31$KNGlT{&tScOu76*b7^u>H`}|MREBL`#$3`tOb9<5FWLvYLp7dMzXLRG
za3Zx#$)52jgK~Q+ZPV}N7(V0Q;7O{xdl7)J|M_lcI+qx1yuEfbQ$4YOTWd-qNI52{
z5MxgSo>A0D8{Y!Fx7%-$)`}ua;lNfD`s|HIWnrXe%#41zS*Q`TB{n67LHnRvRd+n<
zdJVKp%qe=*ep~zCcO&>*A2w9H1MnAiH%RB&lWDG%QrL6Y4N8z%`%J4@Frh-tm>dvY
z>A%z<e|r{itR(huo{+XV-`yxFMnX39A^`jy_YiI-66Z0`AtUj#bcLVkdK#gct@;Qk
zRai?~u3_I9VYc_lG_}}>j?Gh`5!u%Mkf>k`LFk2q$X)&Hg!S_7BmSm0*2KN5J!yQf
zuDq+kE!$1_@+Hge0U^s>+sr`Rx3X~X#`=8TVd5U^au8FD{k17|6$CMt%ROVMH(Ti$
zIjsak(c_cp1n`H~2}U5(jc=;-Iea9>2BH9m4&mSqG8alob+6d*9t<u6CK=z_TgbsV
z3H533uA}%?WWv&5H_(p%UBS0J!v;HV7*S$L`a0y9NDqGm7&Mi!KKO#9)N{wQOJYF=
zC^0uK%o9FIb}z?2akdnbep3Y@l6C}KlTWOAUQmsjrcg=&1t^uVyY2$a?)cR8wo<C%
zI6xd+V%dIIz=3CM2x4on97kF%!mh!a{rh97IvB(B!|l`h`r8VHiywl%%%fP(-Jh%&
zfoCx%AGm@0<_*?C>supZT?wATWH`Eati`HBT7o3(4?ds5W=5}eOi)$+hQUXll-fVX
zzj<T>KYR0+2A#>2y6*4!C+SYeIDSDsNfG<sw*paH{mk@l+Hm6L;`$5``Cx`8CS85m
z>f+`leQfAZVriGc<a&E#<c`DUYZ3)k?vTca#QTftA)l65lt9v_W!c4FyBih>4;S52
z1z3bid*&BeYr1_bmo_1PZS%|Ip5#*m%PHXgx7_ppqM#&;gGiL1XxOoJ{<!DMNvYoV
z%^WA(L6p!3qM%wEkvzW1wR(tb>WBXGTp-58N5<wzUwoqadQEIW!iU3Gq?n#1{dWaC
zPBr;zz2wHx9L8|p*7Z_&V$ajBDX%3}s;XQHClx4VClr0G<5xR3cgY$uGD^t=XumjE
zXOPt2eT$5(6FARUe#RQodOZBA?dIvb=ciVHZQOLbfkb)T6%>nf@ktj^+j}y$;POnm
zehuvlM3?y4n}O29rj;Fz3BfUWq<`+;((eg#@o#qWpWCV0srI>s%<;9QC^jRGSGC=P
z=uGa_Cm5{%-uv40;n{dQ-Gj5b0dMN%;Er4QMND#0W>|3-JKLOL`HJ(T;Pu^c3nvxW
z?9zd+K!xNW-R=~)bRh8{!_3=4&|)CNK-l<^$NXXDNs>p_%dFtSj;r!ULvJW<#QBS6
zty_v!*N2YF(eA)A$d&Tm@6QLrzl7e#mIQyqn7cT)q)p1=Z)+}1R8fQ#^ImGfmp+_X
zwgi!BQPP?UDD_E{m;+%<0;QHr^gJn@?G%lRxL#QQMP1FiT(@A*H5V`Ulc?5Y+3Udq
z`w3#Qm|7imo-n_OdUO_Nb(-PSl(HpipU?%>!rlolFcAKZOIufV{M@=ETqGXF{}^qE
zUQTVe<c&PRQgpt$Wu!-87c^n9xePchMjHwmRNq3{uUg@1HFDx>>xfm5r8lz%%EXhm
z<+jRrjnh@bOnN2eZjNCnl9deWjcR6ttN&fW!UukpKw_-oH<TPxgJB{aETQX~Wdaf}
zWu->AI(`*(%uelS$j7lSY-y-u*ROkMfR9orj1?DUnm%7#mHvLUKUfT(eSJe;Z$;=f
zlkt~e1DF(wW?;MWpDX#@rys(v{MB%#L^sU-Y{hLA^@WV(I7@5W^*mn`tU6E%4*m{A
zy}looNSH<}F@XVJ3?oop=*xXQP^LeTX^@!s0nOs~?Dh}e00M*4p2G{9oc-acgNhdq
zt|iSV)?A@cCl9@w(if+7KrXPae7wWQ<*3>yKJa8Yl=d2L#I;aadr_9v6y@|txl6uY
zwO4i2bon3Nj59d;iR-ZI7IS6hJ3p%A&4qs`|M0w{XS6zT!L-hMJMiR6!aqI_pRCL$
zT<A|d;d%UhD{<=*-PHzLiR|8L=cJmFBf}iSSFqSA(Uvir_jH=!#Z7JFj+TOq4!BfA
zq0{$s-PWy6Q;AJyO5n0s2tEAr9;v^3PD=of?rKRlA?wE+F|jOYC7}4o>_SO4#tnq^
z$?-*jo4=lhOW*%sm}Z4z@N;}h=PN_)Shc71*7Wabzvor)#u=9EyvQ^0b0eD|$8A$7
zcn1<_|4O}sm7ei$(Lvwm!SDP^pUm_+0N`B?8rnCOGR%5mDI>-H#C&78ie6z8#Jiyt
z$SI85H7tQfqOM*!^ilQOmdm;5FH-eW>3wiz)g@=6Qr`nu0Yauu&6~Blq|Cat>MHXQ
zq#*6_{YyE@;*RcAK?6`ogSq@(19ZFeNO3-CG-7X@0-R-47_cwH;Pbq_p52r3r2DGx
z>aziT>MlAa=OLUbS&O{?yBi-I8Rl0srQpquiJ7=$edZq#vnA8JFfnUH`fUThpFy<#
z*RGNh@j_-RP-{#e4jEI)$g9@J%bsc0GZGPuLxQ6pdVM1_R)v*%7eV8DbsiFSrL4ju
zOeE`b#LeMTB}M{SFCQ9aZC^OO`i(4>z|dmg@@+FAHpMnUb4^N~LbHI{P?OuQMT?9i
z^nD;5m`|1aRdG^`ImZbTRh9Q~2$$zJg=t-<MvrPM=6bKi!UGV@?om$v{2aUK96vW7
zqKxta1~>vYw=)v*%dEjfu{R#CfnOo=byI|$zR9F>`1s@xIM3(h>IBnTd;5VB`WI#4
z&e_BmaIX=AOt)%Bn7V!dP2_SzVt4cPu=q-m3U6QH=T^hB%4GJH`Vah7!nG9Jxh1<f
z-5`-@IKtyD?l<mz>9gtdhsd<SZY53DmYJgw#)imOX!g0ScE*gLAw!T=&n2%B2zCxR
zx2SKMtlAT9o&fU9vcAFj`c4>qbjhN%UUGq~aPBdT=|YkEoWOM5tCbxrOrY<N@(H<q
zR<GNai~l?&K+zl6dVT1I9QecjCR7<^?2uO8u58G)-PFz``SZ8<r(1sT*KR~{lXS^y
zc>sjr`$Nyn)N3vFG&?&b1q-&Eh=s!@chS!1*l9G4rWimRhuS!f;)3Wpm?#m}4v*#`
zzqUC!(%p-7Z!t^+$6O9f2NI(pHd0|bx6})7Urs+EM-rU+qSSRcd$ee>dB2G&RS+4Z
z*v(vDSFxo_$oo31DULsFxO%Ar9757MvPJ{1#d*)?sQECelK(h=p4s{EFO7N<tssA7
z(G#k~pM%Yvqq!Ay{=uzv)E%9O!-R+5YiuGUln2Gut$*6XVg`IA{ov)$1VIMl+TLYv
zb}=1hb)l{CGG3iBRqICa+L$HQ_n4@R%#=K#q_+k|X?Qgoz)T#`KiPpx??Xtei1r{o
z)#dHMbQA}Wsz`F65QufVR$;P1HKMrsJBRg`#?-G7Q$kNuEB5j~k1Ku72dDcsGXArn
zLFo%TI^OBG_fhs>q<P~TcX$IV^e)llkINU|tWZXMk9RUEG>Id*ZkJFpQ^M~9R^&_+
z<urPGtSrY{)5+>le=sC7KcZlb%Oo$nYaD3$%i*L6FVv@th}$+VE*^`-mYAX@g3Srs
zFXEM{4-KR*tA_SR8qqK9{sI}T=;c+gEqD?-XtvWCq_3JcPga)8&-o1_;ZkcI{(q}$
zQ+6^gvZ}(+FLNVJkuHQH%nJ0}mjOV7DX?dJS4~a6WWEp>##Q_N%SD$ti<1c3u7%>T
z-)(HU&zn0o<u=8>A>02xQ}S|>><c5!CbC=nL{6~k74VAQQrUA=FZ*mDlKniHE^Ws9
zUGJ1PTz({{f6_u$uD+D^i5BUAQV%Tn=$Bcq{!jS`&AJxg>+4C3zO~B^`Q81qp#IUw
zaxP<kwX}C*py9VudfD%8|6P$|!h4!GpraQ>DKH1oa0MQ4#H9))@<uMvlX2Dnhyn^$
zB0DU|e4R5J!9MFVFWSdFaPT82xW=ZFp|B0}@m_PIfd|u>>*d%ja8GX3=dF`O#^$)&
z2EY?vOB+NuefeNE?xpWKFY^p_5D-T>BD#qivF$v+@JNmTl4wHvJw22S;nVe;Dq@NH
z6XJzgk5els*cWwwQUOGFu8UH;rOTA+bmLQ+xJ#0lXgd9LMvlpc%x*nQ?N840r=>pX
zO7gPe1F8RA3EnFwE=ioYsr6?V9624Uc>jtDel>CONoKj&SA1LH;lX0g(M8Udo!D<B
zmw}39dkM1t2K8PuP1t&MHFrSdv0ackF39K_ZU#qtyiuFuu68~%X=po#$5nGMYqV;b
zj(FLuIfpx3)@v>2_y*?IZghzbmNi6d*ajAq*1F*{u6<LxX|Zk2@H3BOSR(MlDpuX#
zK1EKO)Ib%)^I`4zC;i(jaBYveeyCd!X^$gA*WUQY>w3hxS-$hpjpxTdn}q0lzkOf8
zstar-bkNs46j;xBE=L0J@U$IM-R6WDog_O`K0&J-2K(P;?y%eOO5GuMYcG3)g87Lv
zJzDrWcv^!dcl*o{G;rV3Khs+1U^(mW{$Sthu7r@9m{7C$QX$}&;1*<{Ye*Xe^&QMG
znk`XMavb~7%QY36Aiz}>jYLW2)*;5<u6Ip%nR;i244=f9c%bTItPCz$f%%4gBvBxW
zUwj4^%iu$|K-Z%wT|1$`12UuwR>)86<(}%AA3^xK_7P<z4|oR}Zl}dRj-E<5y96{t
z2d4Kq9Md6JsJtIcD2Zea;))3g6Gb%&ARv^wl+G5j`t5-v7DCXZHvE`2V-}_1{dLK9
z!Ty)7hXRmtx7OLR%FwOEz`h^!3S8T|yh~QhtJoIo<!DZikfuH<!jBZCcrw|`tL|ge
z8|oC+Dhj8D>I@{mAEs9Sd)LbKuG1mSDeE~Mif+6$@LU$fFpV2w-qAK84NN=*nv7=j
zC-%#CJ&!AttfuzTO(KouMi}#6IR$;m|H*wgVnmjS=2$!$33eBboFPfOTqI_!bM{Sk
zndNYs7h0y?oJlFX)7UBQTWGal464s^Y=2-dEF1k>{Z-na;-FVe1Y?eLx%chT;;AZC
z<~S#=0d#9P#OU*3alwl6k4hU|ZBv(Npr+o>GxCyd8kl5q^z-eP-AFA#razug0I3ly
zF%AxdQ!)VE{-<29wv{Y&hKW(w$!ya+f7;0TE&*4zxFl~c))Ky2Jt5`r{_=FR6-*Fd
z{Wb5VDjMx4^}1{P;9T?Y06c~8_*yqf-}TFSq18-l)*~YzL3wZEaP8ybJ#IzHAZnx-
z>0m^$BGvWH1Y}H}dM!~J49PiVK>_YAE)1>xHl*goi$vpb1Y(cC<e8ssc%r6;IBl-z
z!vwQ2)72mVIzH=ks~WLPiyy8j0qESDm+Uj10Ic7yLJmBo&<4lt@tixu7+o6_-<>px
zREb7}K@MUikGu&(5(cA!E$tI1wGyCe1(d&i_E&I%hSO{zklPe}l+AhTu$zFf=^SC#
z4tqfK_K4t_9V@Y{xcORqy5xrwmkc7xZ>z~X@%t;c^*b7nJI(^qg(j9?%ZOs*W+q)T
z72?0%h?hnAOPGd>A9j!BGX?~R1&QA(eAdU*-GPvq{qKq)Wr6H$=h>;c6xwPNf;Ubl
zWNI<c0{U~DEoA~U?Qvv>)}7ot21oI;O_w{3?IDh!EiF9m2#-CdhN%p?Ym>WuxuwA_
z=h9TR381>NqYH1<I~UK?6{1E7M6d8!&ghYrqNV)kv}jz<QoDK;=5z|(%)+Z@{G<f+
zW;~OvTH6zDFx#Q?1`<B%exc}}1dS{3F<Ahcq23EU%ZWEqyGJ}~YvcQVv9Sy~z3sG=
z&qcGac^!h0hUFz)2VhF?R9&5MFYm0d(<K@~O-i*hVr!0~5SL6;vnjutO3JCh6bfFl
z!_P9gm)ZIDRMkE=D2Skp%WS))wYz7m;Wt0G=$iA$9r1R=s;#wVa!+&Q+P_a2TDsaT
z6-c`8<g2lptF03!Ztd>$7+U&$EJ1<GtRxDjGM)dR$-F$P6l5O8=A_)fijqV&r$Rn8
z*Z!P{D>aO;l3Ze!%!tWiEip}{8)hrhbGu!za`VY}s(~@v>er=OcrKGVD=}CFS0UQF
zC{E^2EThYnFqyc#zk^Rm_v0|wtsEa;@A^}|7Ne4%v#?^oEn)P@_VK^APYqG9bMug2
zTJ)EkNFsoxjM3z_MdFR<7XFe51iYTH3yKU@J$T*Y?Drqeo$PvhGA!0hFbnqgS)?jG
zUnc1#tXr?1ojxTEQbnc!CybFXxw55l&K*P?1T#Y@IS6iOw%!lPRvqH`2%oKfA-wsi
zC8QZyd)RF>bsP(IN2r-4_cA{z#gCL471+*QDu&E=)XpSmY619?nI3_gaMhwVLJ(YC
zl%c(5`NH@7(S*&!(a>K~YCWp<`6mpfy*QqemimP0z60~6B3yQJ_`jX>Ofb36CN?~&
z#(equtoAMO&n3lPxec<KG4O&6St@qL9DGV!$4s)CE*gX!#FS{HUAq@LXL8=;8!4BP
zN@Grt82dKS$nd~dB~~YfxaZPN;547C*Lk~5^TecFansz*HQ;c8{%5+K8B2ymYx2&)
zbKPfJ)ylWa)#+Xp>pHC@a?BbP|5}`PGqEY>e7Bm;FCNin_nITga*Aqq{okgf4f945
z98<SvxTg5n(Fn_C4h<=;K4TIh6Mgi<LtX9_Trzp?*SunEfKQ_1DMv#_aC>2(CvQ9}
z$l+veGR`B%Dg6hUV1PW^`L@VbGX|`0*EfB1^Qmg}MpbOqNV*r(ScI1D#G49~ZjrmC
zYGQX4C%AHl2_YJFRE)bp{s(KPWH~-PJ}_H;Fn+KpaC@6OF-%=)xubfnVwGEAIQtc`
zO{-hgkrPl`9G?*4jej!mJgs{#3N`Y)T_3jPS%}v=dFRvehj~_C8I0{QOd$mZOvxVS
ze}0{N4ia;=P<hb%YI9_EIC<lQ<z(M0CP%zHIqsFv9|s8Leflugn`_H~#1**q%N53;
zyoSv;#kSX3=3>LG8%t}f{qM9tSCGHJs5`+`<uBh+5)q`CWig63(TU=|9Hen;r;nBZ
zX5LY}6qu-xRu?2Fk$}!Ui-0PdRt^$ZxnFjGVO_`6qiY<^&(GQm@ApeOKmF}_4Fx5;
z#7>w%55fc(v70D>6t&#4@HY@x%EE&x4#G4!-2gtO8efoEWWN<R?sze=bj#}($ibbo
zD5bLZX88~Wa`1L}iMR}-C<T)xtlG#5k$q6RN5tuV&=@Ez{ViS_U*F(|0(laRK#Gfe
zbjIP>K{V4m(r0o1M9Qq^#Hyj;toBJML|=G1`qdGCCQbK{nr%&U>jX-$fYJdSU(a?7
z(%^M(;Gh$ZPx}G@8~?F2z!a|MI~4u!mE3XCSUb-C<kHw2%DElb_qPzniY_rv|6yNO
zOyWs_oOo*W-jpYE<O%AqDDQ#lzwrj5BO}_(aSp;t>h{q1VR19y5Meg>kfnU}u=%sU
zxWY`G5mVF#95fj>CD!Z}vV*brFiWvhV7fsD$LzPtYQ}pnk1$es(k6OC{w5pem%AQP
zoX2nsYDC3UQvFKbJHE<Ryi4?}$%x1jis_t9l8Yzfk4H9hTNx5=96Q8f1vMrWO74o3
zQs<&%{WumD2BX6?HBTN%FfdECb8nu7FQ&S$@GwON05WE5rT;9|j&N~@|Lok7pEJ4h
zEQ#`V4L{SBF<nBu1~4^$9klOE%Utpyo%a-A%!?EW?T*}M?YKmfX%BfR#r<F!qi7F*
zWsZIFat25g+<@GdA+jiBXGtg9N<Q1}J8sK;PlbA-i)|njvz{^A{7vrEy>f0%9NQMg
z_C_+mVu?{p{rE=uUpaUK%R^kFg%r!PtA&vx#bf3GB@Tc5An49`s=rE?a<p+FVaOz8
zzce455$7bbVVbd;X=vt*%!;VLZ&7SARDD!7fD^}V7Mo>ucd-#meV+U_&a6=29yc*$
zTfZof8N6A=L@~=l>JzQPgvsdGOKu81CFi^+M1Bl6m`*}RB(1zi?z&W&md^~Tcnoz5
zk;W>egYzM7R^E7IzI`3%>LA1UE_3I1lqsnrR$Z=AzZ5`f>61pxaisnC!7FOvZKT3D
z)%F@9LYl5;0t;i<=E!wC7l^8=*sXXYKR0{DNU=2`=yU6*alzvhjx=tI3S4-6MNy{H
z6=;x=n)Ur!T-2+qCkRh&-CHjus$+yquQ*`iKK7#?cL3De<qnSRcD4yKE3#fTVaVgW
zJHx#Ga6z|ZCoRLj=gclHZPa!a?9I1u_{4*x8|Wewd+%vegELE2x{+e(Zv%_`n?_9b
z*sZZn2MG(Ls(INDZTZ!F%Uf()Pl|g>gpFlEsGBF-PVx?^+VPOOg!|##{t_$I=J4RR
zILPgj<SdmE&_E%)_eXE%KzYGbl_JWBfR2OVKtoF>0g0M7AY1YGTIxYyL(U1fL|I#S
zT6BT6JkS8Yx@BcA%XzkT8jWA%k<#i^QVa<$b>nEL6L=uNiFOB>>1Uq16D+fVMwQ#$
z`CFt}U8V5j4(6?Q>rMRW1y6_|`y)8_CNOFYcP|FooD3={0mjWr_{t6k2MjXgPC^T?
z+iSDxMFV(VcNiV=6I@B)${TgNJR4kEUhz&l3wNkuUIFbgcV%V~)OJUy1{gI+9>=R5
z4v02SVrM<&W!T_ASPt`ia*opyh`LQ*b`4y#^1LGCDZNKjYWAXmy$X>t8V|e+=R|p^
z!<;nwBRwrQx^j5O6w2OX;IiBA^e|<}@-6NZ2wQqGZ0l=#ZIM8#_~3nlfJ<~3pXw*n
zfORU9b5q-ZY%fui)*@~OYvF1%52|t!w-DD^6?+|6rMr=3C;ln0aS{_XC>W6nc3t5a
zZkT#Fno+2%WNcn0yeIVaqFh{?6~K^~QVP%Y7Ph!;%a(aE)mrRaEbFJZcRIO&Gl-{9
z#*MN-0-ceyv_jC0Q9l6iJI*rKqbW9>KY=(>^Std^yPd|*-yUf?UJ+t)(d;i1b-Gk@
z+W&DS6QsD{Kv4?}@Dxt?=vyS=p00U|l8PX@+kz{0bf=k}3YKho*TrfZCIxY6L4TgK
zde-4`V>-BT5{dM>`AB8FPGG^1OW8;TRfSw2veMgaM(P?~G<2`VgtaPQknXnaGgAAl
zx^HJR?@h|v>33J79o_2p5HN<zxl38f`^w7!81{{(EQvHqtf9avZSh^|TIE|GJJG?*
zU|zZwi>YI}olF6if_krC+vA!auh9`oDwn#?`thE7YuPBqyLk%fuek>gpYvLXAEM1G
zOJCo6V+c;WJZ{R2^Y=DK7$^^jXP$)!RB^_4V-kmJ5W^|=$>z2X4}H3en##-DrULC?
zc#O#+0|+giTiY<Vc7a8^i0%51TwSER1}Ahdu2zpzHS*`+XBR276|*-xupS*Xl1`0J
z5ncWf`!8Kw7oXhiDLDsnKi8q+T7Vno4*S&%4Xf_w#k<<ySM2MU`*yvta;cVHdZR|(
zSO=2UiS-8)*qqXdSK2f>q84cn1HK~ypfDyIdouUl+EH}AS}OjUkUDFST@hlvuPC{e
zl2^4PKoM^OQ=CV5mpx~Tk#?=Mb59f6g(pIv4)?o7+m^~F9)3+)_5Sz=5QTN!&vB`_
z%^hLMpsoGmW+NjT{Kh77DO|C_!w4EI%IDVss+zv=)5^4CvY)c*R<ajJ(8ZD#_A!{9
zjG|-@TYP&1+$qR0{SoLyA$9+5eaGah@S=aK(tXv-uKu>p9S3N~X?X>6ArrZ@>Pn^V
z%{h^IODH%6TItFG(U0)EFanXa;&;_eFtG?ud%)15g_D;6>J9>NTz;FP!D?o05i+>g
zz^|czfTEzTLX@&lmncSB(uB@*zsmux0iW~lOKd=<)x_>PuKwdOM}z7I;q11H&4hdY
z44JXfYv)=SKlQgbsVt|K<GW}#a99ZKB-J;NV8>%Y`9X^9g~&um`k7Desso@&xjt3H
zt$OZ=60XL~Zc|+s_0!RxYYvkk18F`69(x{+f1X#S6lN@scRNiXK93dWMVI{0GcgU{
zvB(wTtdFQ<K8ZKz$~_QJ5<jV#V)LOIA>$mS{wd)UXZy3=+t{%%5tCA72!j{9W>tXq
z1h!;J;vjtEbuZ}SNhZ?jYe40=b~XOjpkr#+(RWb~&BCg*kZT@xwk5#?tkjeIYgZhe
zwvJk){HvtmBDt3R-t=v_;KyTyAj;Bdt3G9VX*m+Jik#H?0H&(GvpYjno9MC+ya6<@
zD=67>cPf1*ktzHo8BiR{Ggf+Y=y0Fx=brE=^wkkUN4$Nny?O%oz<!26&#k}BlYSKI
zas?KIGi{uFJlDp%Hs7|BBlJZ(th^`fqazYm=rm0Chlf|R8_igk7LoRg(`s~WK?8Rc
zG2Q|9()?|T!lx|noew`&q4`(uriSdu?-7MR7Uvcr-vjEE-lg~ChO0vD;4@58r_t(y
znC|8k<COih4a?Dr{B`#`25^s~M)N`VJ$U)Jk)`XK|E~P>EOPmWicVS&97(jl-r2A6
z(+95%V?I>pFiTqxOt_y0GnnWkhv@3_g!WnFXTGeS>0a4c^9D51{F^|4m?upWJlXkL
z?1!XAaPq}`CR_ryuVER#7p!DF&=1)8?nv+Xp+mVJk5<eAix|LYWY1bZvp@tN!`OdO
z3imu-K=*2&71Tl%(geNigyh&PUqnvtcECOPbbJYklrL+Ip%cAJ%<8^{v(XCd!4LuN
zSxPi0i={H>z}tcFn;2|=$n%NCB7I2Y>H7c`3N@5*(MYV*wBYuWP2bRmJ~uT~z2}Z6
z2y1PTQGO%;;6v`lLMg!{XMsC5-+Lraa|Fm%k?KwaP{_PX+Brv=69F1-GAu1}_ew;^
zhmZuWTvn>#kS{e;f~<C@OS!!4>bFU+QB0B(7w$9RFb++>%JrP>qK#Xe-N%EMFs~>|
zYm7ROt4cBbMzk$mXWs@kcjw}$_;J&9pQ-vLkIa_il#1~gm-RRN^5cj%l?=Jz`M4QR
zlxjO?`{c{XG(KtQjb{i?nRMMm0FdZuGV$eHYK_{QHEQ6kF`R$G9CZJC0@*VPyTs?F
z>5)i?_nEM2%utqmlRsl+Q&T&>_w^&<2qd82Kst^)IZ1o5n=r+(?Z76hW|(XwnQS#h
zM}mFh<hIT|zd850!wF1JeXO*8Y9ae%B^Ye&ZdBp5-+E}2>19yuNl7owbHv)R+J_Th
zG)Ta?&QDeQii8m=PND_=X&1#KU(4`zmMkq;?^w>{T%Gi%eRE7v(9kBppsh^~CA0Hz
z4$HKUza+HD?;|~8`2V8he(IO}p&S|0XhzpPuhYY;kYtfS7n!5PXIT&b<m{KDMrTCZ
z{UV<Jt-$rjq2IiEPVs$fld^J!+6jV>P7>lu1gwiHSMI3jNkaxfY<88arwF|tnk@nu
zPuT~m#k<7^21CmW)}UVBUxl_jTRthccALgF=ZR>M57=X+!T4h5U`U6c-{sm$=gE=h
z!h_80fid7b1&UhWE-TskJsj_LC>cgUaA~0lM5Q`s5k+rW_98LFU+expPs!`%9P6pD
zp+S@<;B^C<ZD7m--HYt8-N3YyzFmmo-udor1xH@F?K~wPG(}bP++UlTFllSVCcoem
zSGc)8f!NJAG8mT;!W;-uccR*3Tb;U_MBuqrL`K#gLha9lv;cJxPQHYS1h*nkrZ=B$
zeSz58VfQQVUvCmcdWjp7miH4_+FXoi!g^+^OoR($A7&cpxgD;x7%s8IxI?jPLRg5$
zE(+3<_?$eK<(ri=f5v?x^B#6n0UdX#IiW7~I{8UK*H$nw*y8r?_>pxXOr!ND8)tf!
z%@$eFX#Ts9)8VV^WF`U-;p0Zxk%c=VS_O*QCiBLQ`HY>AM{V4rH4H%|3*n9t5C0B)
zQ5=-n029aGaa7aaPwWJTE^<-C2wW(Yyf4iiO|lEf5B6z7Mhl*%%wcfHz7>Y-#s&89
zm==9^=GPFL^~M~}(e}s=UHaes#uDGiGAvG%EShi?M%5fa#h<cl8`|n%00$ng+uiiE
z;4Ardg#wrJuK}s?&R2GZhNZx|^S7k4v@%k;7XvX`fDPp0)Bd|6w1<BBF6U#x))_}S
z#uX1Lw}g14Iw3H>Alf%$@Z-a5p^G;=f6Vfll*T0)KQa)?82cLY-<7Z2Y!3*oCf%<}
z%<=#X4n{lt){A&mbJwvj_;{gVmT8>W1cs~Yc8p1!sew>p){@uP7>O4^+~lAC|I(7{
zaIMLWw%0V(2h%swcxZak!}B%d{{8W<foS#c6@hj1x#f?dEiJZI8`40(9_i`3gU}Em
z)U#v@a#6HwuuE?hk%`L<Ap3%Rh(xZQ0DjJf$xNMuMLc2@SK6uG@Yggix=3{I?iEV%
z3fdA!>h|+Eqc=!;b{ADc#)d0*s@2l`$qtzsgP-a5%G{x9#&&CRR+B};+J#U?EmN)T
z1xs?<i!z?Kk#jcW8)^6kJhsecS7g*L-gM@Ps-IHJ*TxAj-fYNHw_6@Fl=4bE7~&tC
z;~;R7i1<OTmZ}aWiw&4qSa?`*ZAt6X6(2k}a++fE{uSfNe9Hr=coADTq^=$RT<%od
zXK=RJ3e+%AfGMv`arzw)<6nRyCB%Li%-i%<{9NpwkxBUgs!u?(yPIrRU<x3J)h^3(
zTW%ejXBkf)i_W$$Ad8+W(_K6b>0D%w>{$Xf%-?p7rxfhyOvn8gyx&y$QRF2`#+OVc
zaS}Xp&`dD1>)A=>x-C@yHazWz$BLP{n2(f4)vM-9dv#DLL^SNELUHBkgz1LCltRm_
zx(=pq2ESgyelW{FXVB~tYV=tOyO98{?n-(XHzIfg**AGvrL~+@8=E-mKw#*UECT&?
zeyiKT$$!Ygz;X4SZ~*%yYq$!ro?u{{ARr6y(T5GOcKf9w81b>>wRF|B(n68t{ro#V
zjfHtCtAh3b8%22U<t7L+{-IUlgMp!Xk}2jv;V{l8@zF<WFV&qA2(O?l_2?~`l0$OZ
zS!UENzFI?}b94V)dFf{0PDGdxGEN=SMq8i7^U4|VzUaRl_F6z%Sm&Yu-Kl<g6Io|<
z@#&Jy9j}#$A+0uJy3gr&+~*7wK-y<`wb*mf6n*yTFNg}=s>n(z82<82QOp1cYF{(C
zkDW>GP6PQ<Ux$n?@}XH!#^l0zei5L_k|Uf500d`8zCvaf48FQ^>h}TD6phuIrG6f5
z%V*1vf-_!!z4z&tgxF<2aEVNzOYG`8=Q31|DL<JQU&`ABl!{2+s{p>!n4;ENxlKi~
zYY1nuZlpDCRHjwNrKH8}th~WMq^`IqFR*ayRP_-Ao<15JaDB$>XU+U<j)2TYSG!wd
zmPD^<@kN2t_pM@c<3q?I%ee7?<-{7LG7|fZ;K19#{K@C_mlY$1=(7q#qmSL$<{L$q
z95ej_D*FDXo_nb)4A3ra(eNV)rrWk~RYlzLNQ}tFlf>sulgYiO&HV9S4e}|$`>#n$
zF~SoYpD{UVMn|=r)2FOL^`<)h4KJ#xTof`HGIL@>5g=m#W)&k&>n0_+2Xcv{iK-+f
zKTX`l*iCAxyFvyRbP$TM3_Z>K*?cYCg`!dRBbL}EJH=pCiIj=>^UEQWC54k{G{j2i
z=oVnxrs)e2n!ZnVS_(&4y&wx;=Au_L=pK`@<8$hWOsw{l$nJLsVMjwD#|H{hAs`8}
zrn=A*C`fgwyIrEA!#jXN2OL{?D1Qf#mX>q(oct7wc-qj$WPz~VR*$slYKV=--cs*i
zHrSwT6wx1c1hSOkcbURLUHARV1~VBT#Nk62!_YhV1>fC{pdK4z{z{|n4%2$g96O!Z
z8k+>w?CW|N`O)8AdvQHCgZGuMz?e;y^;JvX7Pn;y<qP=!-pzd2Q+aRrvIRw7L&;&!
zOJ8=I@h>VPkgeZ%$j~Qyq&Vp_8CthP?1u~)CbMj_H~x?dfGo&!v@3K_+2d&BZ>m^p
z^~Boy`_M#&&04^Be)A$dTslsP8SK&T0Ka6yzF+ywE>m$F?`|CTT%jz}>fHU3w(~rI
z>O+><!<?%kC3-cvNPLyyz~m1Pj;w+`AHzmW-VbVFkb9iAkKewTW-VjVsuEb-c4YkX
zEImry;jPoTRm^c(E0t!nRrkww`dd|BicVKE92f=%V*eZ)oyQIa*&OUj;%E}hvTQ$J
z<AnUfQT<4qVdi`C=R1XTOu)f~)pWuj^5py?#c@JPU3Mckft&U>)~L?Ue$mc;FHJ@g
zB$Re?G8X)~Vv!L0qy8_)##srgWouQoQfF&%|7x<y+0>1cq~w^B(vi>RZaa4QZJ7{k
zhkLJ~N#|=P+6I}j>G3nzY@rJh=Gc6ZnY%Euca^Xd9U@IuiuOzVI~sx2FoZE|!EWQ)
z=)Yg8*OOK?*{5WVz)VOGLkko#2ZTxFmf+1175;&6IAO~lwx?Evt!)IxT!M$`CmR>d
z?JSqy?djSsvRmyQ@IN41g}uQJ#tU@+wrPlL6<sbXsY1LW4SzDODMUt^HR5Wp9We(z
zGu$XMH+*~-d-M2iGI$J|J0*bs03mZmQsv0t7o`1~O4sx;Wa4sH+d(8@#${5oSAFK8
z{Wr76WSWSo@nP!-8O-H)&;zM!wTr(N=Y*=YNB|b|x-oeeL#8`PZE2l8W}m|G3HxUY
zR}QUz4pg)0E}u7Y;2q!E=Gu)g-P$mC)D)0LBm3QbTW;okr;Aycqz2^IytB~<j4`$p
zXT)@K*$Z36)i>^$<hz>qD9p{+4Blk;-xY}@ld9-%K7iZX8l{OyEHTZxn+-X%-kvZ?
zDMS{I{0MNIfB7||)_v~+dU*>?${}C>u=#p@<b^&rJ`-fy?=RA@%+)GE4Ag{iwzSys
z$?1i23%b##9nM4g9h2sN_yK^0>yIh=K@5Z`Z0K({#Thaz%5UgZ>-0<rFW&X+tOR^V
zr`nbh`)te<Zyg3=eSBKKg?U=5F|$6h>wkWW`uL(65h6v&H=;z6J}d*Kqkk6p#;Cev
z_mzPDT-I%%Rv1BGCL;9gM7uIrmt31^qWuy2J&WR#i2VvbDgN$f8Ad;(oMMLzR_j7{
zmYArlF3azKXaV+6im29e;BKN7*khfj61p65iTNWO7N34llV&-!A^`&}*44G0jt}=w
zo$GQe2@9R!vw|wee#0~rS~PocKwKk*N;@U(AFZIqqkyoS1Aqug=q{O{drb{wrBJ`d
z;~?ba*a}xX)@t$5m|w})n}XK%3zgsMKcK9%T5{_G`VK;u8kVB&0bXD3kr$antxhJU
ztq}IfJ#}sQU=G+Fihya(;S)j`UA7z$d~%%`5lIe~P7JKT>wMWBRBslILU<lc_)34E
zen5F%M2Bzy6e|E}AVBfGyv2IXMSU~vXI4}QB-X+p9eslb{K)uYKGP9U`Z>P<D~g-c
z{!dBK+=5Y=8;cucFU(}?L`hFHXR{Nbw7EgO?a*(v$VrY&kdK$JZ6237KDZ6og<U50
zsbY-z!R}6ZloRA$czvCNVqK6&!#I>L1GLr{VQJvYHx^?yW?aO2HLPFKLY#tU-<k*`
zm~om+7Ocn<EW-*#uT6L;2rB<Dlt~-j+^Ev76e;3Ix(zZ|hOG%d7*7;hc~GcqVJPk)
zExv7%;#iOjD$5-c1>nv3y=bOZZ-T&I+p5CEP5efLN4a0eo@@ywO6JIu%`Ia+7O=U*
zKhm%qpLdn($G8iApWgHE*z=n$*K7T~wB2x0k1iLWQI`Pft_h1DI6jJe*{OoyDYfKd
z4eb@vX4Qxe%&&!!+ik7zszMyrggq^reQjuR8Ulp5bNM=PxKQPG4YF1^^#<B$go)}4
zG$le0c#(tM_J38^P5Sd(xc76rMB&twTV4DW+CNHHmFN~D>-+G*R%SA9JrIuVE%g!(
zC>YoxMq_E#_at*F<RPVR>6;vd(}>g#6kuB~&MI_7;}-0RH?dO<vBvclQz#z7@kfXH
z=#`J{v+6CaO`i)ch`CLj&VD58cPhfRi}C8x;yHiWNSj4f8FR(HdU!iQ!7SFz|4)r+
zD#T5E?1PDc{MU9>8@Dq1A_Q2nOx>6ti4QDtiOje33#|EczC6GBB`<QdTU*{u4D=gY
zSk)7}Aj0T#gOlqneT|A}hsOu6C!-0EjHQN2->!M+U;FzT@AB20NWp|h=v&lg;IAKh
zx!A$n;gZXPQn<*`a_;zhYl&IQ6&>@UyLfgBpPjl`hsbk1O>f|KPPspNw5JbhYzOAA
zgHn2~PHpYD@uPS(qozp(wwy&rS)}>94JxPo`n1?mmsXu!>=4Vd=@~g>&>qLyB<r<B
zaIEw)iyl|xAtvqNyhL@UR)y0d$A<OKOvw@NKQpwXbvjiHq}>dt(WGkH#Pz>&wMeCP
zc<@U27A~Yre6-}2f9V791V$5MMwaw%4(bL251ZPZl3vy(h!W}TO;pW&RaWot3(9uA
ztWhZG!g}FqOtMwAY~sbbd@%s>`DebESV?clklntg9Lgg?u`9ig7a{OyPvx8Bi$5_K
zpCnF?KF_dARjM}Sf)I4TVNdy+5b}A&j;4F05Pk*<BilpV0Ygg_l=2Rb|83j>@}};o
zJ)893`9Xc!-<>u+t;!KwJm_A&<feyEomnZ{$)!lg#SVWym(%u+qZv)){rG)q^~WkY
zx=M38_mVCSnKpCcWtsZy54!s8*AJnNPK}?h{;4gsGvdEtynR${&u{k4>f~3#LsFS+
zq<CyM5m{>r>?8t>ec*&m)8Zn+9kaNUJ$8#9BI6AlatWBkf|3^mG>gyHZxu;h{yTAQ
zqPz32GkPqum9C5Rl^HW-yoj@pUz!!B{C9;s4zP^cA6$-7MA3x*uCQCXo~7XbTH0I$
z_^mk5>*<4@cQsK^h_M3CpoUr}#5v`Z)>ET3V<XP9KhiI@`02@nRo8!48bo^%WB5fb
zJ_B+83!a{kn@J3G&nfT~gQJn#`h+2L*K`J!h2j94sPO!VdQxg@cLx`*hydFqcNhHx
z6M~=;JW@JVQ^$OU*7CWdo)K1PTx5jiHRNCq8rwpVv7t0L_!6bSx?@z@{2~AR*-Z{r
z|K`n;21UG3#DVpswCC6Mj^>7mLOC9rie0I-^Tz?O;e$DS;z%zO+vN}pr<h1YUm46t
z1{eWLsWMfoyg!eUX_#yuv(lMSh+8iw?HE=doQfH=K~}~SIkLe;*0Z*qB|p6V-F-$;
zeF5R!7ch+oR;lmeCY?>=X=*Y*-DkRe=NLHE>yhcV8Z$uHynK)`_G=cKZ3srVXU3vd
z<@ImL6Lwj*td+3-<p*PxTOFPcx*vvLS4F;y*87bRX>#o{RuC4JSr<GpubJ9Izv-AA
zH$un}=0iBq3As%9<CRpUirH<=`w!de+*jKxTr+^stsw8SgX<|*MVY(3$aOabPDd_p
zeRUA1vr35mnULPj;q?W<A|E0){z;E(|E66`<%W>-LFQd%*gvqkkVqn*+({+nc7|wp
ztIQYcL2`QMLnN%{%(!;({?uBdYQg=^W4`-n7Ps4Tk<G47%!5UpbU(l1ZC+mMTI%Q^
znO$o~&ocFLW=uM|Ejg0t&#){)UM<@oq70M9TGO*{F*HeQIg)n|zdGN0ta~NI0+5V1
zta7rdO#M>Ta3TxBLaXU5-)EZFf|iJY=y8<gxTICLnshPgc5Y<PVPWcxP@J5uHK~s^
zU&w$Bokma%O7sa*I-Mt5*D;a)eD>Wv0nJcJ5%k`ihU)f!67;L%FOInvt?_AsymFCx
z|0*SW)*V4FX+M;>R$os3cZH^vuN2ug({-W*;|^g&ChCtnj`me(#i@hxkt0td!K91&
z23A`pM)9YIFtB`*F5}l}wBs!gkvOIiE&84DhHww6cp3=`aQ^Z<tLE`hQX-RtsaG{g
zQ@3I1E-@pVlG6DNB4YIJ;`w_zu&*%Eb7-3s8puX0(zcQ#VhP#e;DjX_b%(;OjD%F*
z;%$2=vUKvw5DSmS-+EIf_z8pT{M3DqN*VrN^EzzPinJ;%jXLB%7MzkZH0+^WmOevb
z=H@$=Cw|*OqlT@ekX)%}hh<MDt-NARlE5javd4k{tK^r1gz2wamy8!}8`Ji|n#0vb
zG8h`(=1B>Qe#d!Uh_qi{Ie+PJ7yZ)BE>qx;d9*KZMN&2^ySw^)>R1YeBPk=Mryh5s
zyEICD`;;f;`MxFjZvAuhAnBppu~aal(!~MuC6FX8(3v>2k2-vSzL85oTWz-Q{T1_|
z((J|mYY@N7yZUzy7W;zcdj~h#VI)$E-KlxT?+c1`h4yq%x~u^D^vna})qUYylfV7|
z^KniD+M-fkx$6AL*1$JDk|4uL{R>D|aKq-@R6%`hL^TA@6ExixWGNJ9aDc&)Mm`+^
z#zc`%>hZ4^d+J&fUF*#t<>4`)dv?d?U|qBb5_2R^itWkjzSE<ElIvhpZs9ZKii6#z
zpg*Bs8wtb~TFs61I)8?Q9sYEBhfG{*wNT}<_1lqwOFHCWoFox$2D*)tF?a>`-R9z!
z1v_}fkyf^bSwD<R-i}$Fy#o264{scKBis9HBBPsU$uFq%XW1Keszz!BQ9s-duUk7>
zS_|HI@YFla46*`<1HEd0{FIu>8!;Zjr1`Ha+5uD25GY-q8~&Z$<GE9f<=T&X9NT8X
z-x>nK9dGV39l@m9S~neXZn|hcG<6-<eYIa%Akbr>EFUZ~OPvdr1BX6eRabmVRvyXM
z=gtaIpmxLnXvH_=TU;^)Gwl5`=GE4&X1$Jo%E`Ao*KqkT>8{1ZJ7!<EoQ_}JYJ4E>
zRTx=zb285`C8@#mXCA_9to=;Ey#=-lvzQqZ2-V~qN4x%ag@=Noh;}P#G2>vj>{{x!
z$~f{ozc6czwxtTUwLpV4CE%V+__g<y<Fl1KBgmhT-sfgrTD3C0Rs49@v5-*#7Jp~b
zWfEz~Y579SBG~>M<rVA4*<28H=HJ!@Ev`R*PFFS`{5j`A<=!AGtnlU4(W^&Xg;ldC
zwX^Fa0ea=hl}fdh|E{pHc_G!CD?wQ<%0J7(WtHjM^Lt)abG0U3kFSF9r2}9Qf3H7p
zmE^0^warRUyiIE;H)nQXs;b|X$DgG2?1jq73<D*^AJ28~%bO&oFiqagx0ie*k4UGy
zEw3xjEo&~%wh?)d?X#`H`6avWrPtDxOb6wzaC*I9dkZvD&);#jNn33SVG<j7$faH-
zIk;)owd_OfV9=)t?Ie`w>Sfa_ax&fWb2SY!HNhA&$3O+&H;Al>%z5lJyj{u!M9!A5
z{~c-l-&Y7cWL)+=S*fr55q+~&I9L6;fUjY;`OErIT6)GS3m+SqhtL`5y+C-uCYrs~
zZdpUC^POev$`UQggi?bB{!0Q|s+Sezi<EUO79^m62}D>1YwU*f6Amc)etg<9h8!o4
zBxjO)es7Bohc4U$Vntv)$bgbdBsI?afo~~`3j8LZ8dpS1H?lGB6H{1W>*?oqo7@7C
znvba3q#k~*<{C<BA=T!8yVUA>70-sIOW;I0kS|cH)<nohIL5!tc+(t`80>&h?d8uE
zRCn34-1BmJyD@aPFlD(k*uD+y@~NO~qL`q=v?oTata)e}TE<;}%Idq8t?B6^(zJEt
z^xK^;DzZKw1im&`Xqu}48BlnLA5E9c;!~0dF64I|9)<_i{Yme^M@D`nrR8Ggk*{4*
zIyW%BrEZ$C$!3$s2L22h6aHzR`NRBrBPM>>SQ}5D`piEY)2A!HuM+Uz6^mSw@tw4l
z6D!IS)ilRsoetW6E!sf=R*CD{TqVw?hRKaCyu34qEyZ(it24dK!uDkKko&nd%}E=u
z*7i1_YgN=5RFo~m9h%7#@V?g66*8>HiVcwQYBzxGlwHy;EUVQ3lc)!W=D45S#&sTB
zJh{>~d+H_?bI&$c?v^J#wejx$kaV>|88E7exK61?2f5lcHAxKk^Q^UQ><`Qzt^7=R
znY0=+cBcn$bl08_Go321ya;<$;Gl0H%(V!&GX^P%Db8osp$7%_g!8w#Pl3;I*Qc&z
z>*!#|sBkjNhzV(`t*GdYe{4NDr%B%3Tm6v^uN$fPZu<A;n>_G=eZ$Ld0Hh#i=~jrm
zdq<sq=Y>%>jMafO6*X%0qPiv6z4ufOqKA@u#UD#hp-Nq!=jZMiy-__>zVmLVr@O~@
z&W&}GTm4M_opWZ1)uGrqh~m;0u*69Xbk9R#Oi4%Fp7HI1v)hXTAW?`GJ^-;I<zr3c
ztUm$M-|fDya}u@c9dWp-X=bQ@>~hZRistk{y9mtwQC9#+6Eb1)LqbSs&pTXwE@_9@
zUdMY1K?yiCPh4vj_<%#OS^?n6*La8>#TdGYUC=jc$Ti7vH)=4dJE8tnras5Y&6UN$
zJV>V?-Z(ErPBDi<RK4?U7SG&iIQ=pZHmLMF=hxFrvr&q2oLt0L55~U{38BTS8Fl_{
z7Wv47uf>IIIVHIjX)qd>@k=&0Fxgatsc-TAsNncI>9VePVLL>jbwYY_^KJ8DTai1z
zbX}tPs7I?=;44ow`YZe~yq*R6^ks8fhRud2JEiJeY`f!*I^Rlc@EZV)V-*?lkm@=K
zoO!+}g>Zf7euVB4{em)`_P=<|T(Nn!o?M2^?Mdoi-a)v$XiF`eta^iOx=+U!k>%it
zh$MDIg1cJ4SKQn0PRX?2*CoW$JejsX?d-TMU+h6OaVpw6h2Vzz@`;`d@Dey(pxh42
zg8QS{Kitlq2Y9Zh$xP@mY>?Vg_?UZhT2mQPQHv3{<CS{slzQI2RrG<u&oma>R$5Y~
z7*or)R8u$=@rfT$PXh1H&2O2`M|lz(8=f6FgkhE(#MfB{Yd)a{bHe1_c!*v%DVLn&
z=V<58m3q#8r*k-4g(x;r#+`C+7;vVU`h>MJrg2KyL@>5PRv<Q(G)xKMHQpy5dkJI~
zpTdMH;{y0(3B86}iWB|Qw(Kmc#{XgL-Q$_=|M>s9I#X0~4p#}~SaLq?Dj|fN8M7p@
zEtZ^?(<-MTlw&zw%*<)dGv~z|Le6Z?+K8ODVivRO_x}9xyWPJ3eZPOW@dvY+_v`g~
zKOc|B{ed|{W?+D!(3{5*gSDg>PEu6fG34?DvJS5!(Wb=Iz#QKnNF%l*vNjb5e3)Wq
zD!p>|!;zM`ly63gl>LdN3+6s(dL>UU|G3ou*eog?q?2u`VH(WVybXYZbxzglBr29n
ztVI<K?zy^@UE_Yq?Xf1+3q#LWUR>VqSRqdvO{{XiCJ$}_8}ht#GG!EDhy|n2+pS__
zv}?J_jD<)wU7!T0$*o2?>=x0eiLpcpqOuTJ?~D+Kl+syvn-n7Jz99FgJ|#c+F>CKb
zzkAu4ZRx6sXEGIXi?NA-N6VWl3RiUsyHyp?$Qby{jGoJ;<cd-BZeN@J-BmG<f&>5$
z&sENYCimP$bw!<?_8hOBf*_tWG>^4t%JnE8`O+^Cl_)Ok!t0os<7}eQY12*=9bd-C
zo0Y@v7Qj_~<zLt&7h#k`;<Cf3-R!Pdpg=1&Mn2OPC;CH8!Nbn$w2^&+msuc07OMj@
zZGVBYv2hzrEj3HpeD6MPAjNs?RM)8f2}Ee)tC@Czox`U$5XMz5XgF73iuwk8^F0y8
zIHe~aM01`@R+Ij)xN{l7!ceIe8!DeOZJh9SB7)+3*TW{@#*ZxTbIpHciE0iyC2Xus
z-8saB=~MMQm<m8YM44RN(+NF?{xZ%f^ZUErN@4#zYBG?c3=F&YxY*W@EsiTqC|(<{
zSbAA`H7D#K%Vnl`REKLxdRBQhOlu4TKXj9d3yI1^MsNGHJT>ZcY$_^kiYPhJSCP3)
zChOc2PVTw!G<kY-KHQ)WL5y2o`=xMSSrG}+AH02f8P$T55EHCgaP56QmMC?B-^(o-
zXO^H0t_pgd*Z6JB(b077+E7E^%@<!rzdiTG>I|LB@^F_Qm&F-l(vZ)7Si(YwBSw2y
z2l`m!hn9!&Tvc?tR9zDLn%6s!M`aSaZttyuC?}LnT})+9Euw|k2->MGAi&B2u|Lx+
z9#3*^)OZmXfs|PK=CO`xgGem;nKvS0--olm7w2fzR@2fPX&1SpL1mHZ*g!wcasLdv
zaf4G4L!(^ELY+zv@Ajk|D-_^ylA_u!F#<EXXBGsZQz$V1v@JRFB$ft|b7uH{m=|hf
z`sVw;l>J=f{F8f=F=LtDbSYS4-y-%GQS$S_(X~wbv}puan!#=MD@MijSdZ==W%2-0
zUU|T#Nw*XueqBRTLsEi5;QdI~72iJEQ#LjGZBI-uL^uxVLj#O0qje2h`bhJ`<iGPe
zRbg)GOrQOM@=0Q(8k;}PM{Se;9yBIGH55|@*W_Nzdzi_!imOJM3B4KYpeeT8mNz|_
zUuNM~s*y1;Nc}aFW?~GC)k5dC$J(-PkJR{XXN696wNW|v={cRe(maOSkm&!aw|EId
zQ)up)#RD}L_AzUqGXu@YGpS+Y7Pn8Wwn_Ndb}xvi=g9YU|56cPC*6-RZ?$zC35Y+2
zhgZ46HBSyfn1j{ssCVH-bq`SsoC}5yp(^j2>a&&cG=LA`G(v0-F801TGYga-IScW9
zt`Kn_hu8#9I&4ulHu|~>pE}JfT8YE*s%lZZohuz~*O_4kpt{U?3DM0Rr0{|>{1c_U
zv2DyJuvcx}8tGS<%p_N?=>$$BG>5;+v9hVr*&^%>aV}OMk7{nZEQ)e3R^V|QU8n&2
z=@@x<y{Rh|obaPuOu5#_Kh)2?6xI|EQN|aOU!py|4Du0vMbmCTmx6xhNbj{U?bri+
zFs@xfx?=2&d0V<$Yi>OyCMC{vw=JET5f06x6#+iYXKlyX;XX_g)*VLDYq^HV2L#HF
z?)5FPMN0~;Hq=M1+oyB@2VE_pyQrL3O2i3ePy6h5(L*7o_)6JK1@=>U;dHj<fr58l
z?OwtzGLC;y{KUvJHK~g;_1Vw#jJ(`2-nNr$Pme@kjvk@Uyk}m73K=5{Qz;v)5`UyW
zUFy7Aa20ItZoA%pM|#9ObEq3$j8Ln#Mv9ua3&diVw=5jgu|Jz}50-AAle=Kq%;4gJ
zsFaWh3|`}N(X}RSR^=4$%%Q68=1Fw@U7yCoQ?#v*%-|l7l)+_oB>hwZeKbOzqch$j
zQ!(}P`B45m%JxpC3Qw0reRMfOxJ@w~F?4a2==S&Tgmnu5y0ykjOAt3n2VGc~lsVjs
z`3b#(-K>p%^M#6)OU%FAysq9>xp`CTnIYDO8Yn5|Uv??`A`1Pq2nSZ;D&+yLljzm%
zT#MaVPqDhi$WHTHPH<n6tfqjG9ftFvvpemEuEo&0<VaUXR5CZX1&D#3IKtRRw?Fhn
zKeKvUuak&na1Xk2r5U@)?Wd**QoJ1PR>tApYdxjnDcA-%a4^2W)T0dUQ2&*vsoI8L
zQp_NlRqg@Jih01rPawwZ%nZ%&vYZdgB5tA<Sa9Yy4Xzw%lq0~DhQ{>Jx+?zt(3!EX
zUy)EeGi~)<+snX>t@N10XdN^4#NQh+-hXrGFUL6_%(`tc#nkN4Sdj~U&r!a4s)2EH
zbzESqT3=z9V}BqIBUNv2_%Rp1uWZcGlHN;+@AAis0rVPuV3K!~9Sa%d7<ppgZ8sUa
zd$GtsAOh+`n-jh>{3wR8*7WT<J`nE)o^iQ{*DLZy7ynKY&{OX86F%`Yo7ar+jI7Y{
zgd-aFm5q@B&YER^VtL0pjd}dLJ<0|}Ep?S`OWwt}U&_}iF}Z;9FZu6?fv154D%Mb%
z{_T{=V2+}sN8C4dMT{SLs_oW_lk(M^Qwk<$q6)B?kC?L`$X3VH2hNyU#wuAlN_AMV
z<&a$}(|fEeU>+cWQgAvfG|+=b@GyY#@dNs0VYEP)hkok(MFz$MwePv%<$zkMXG&Je
zCeca?KD=?C_>o%HBM|o!*q!;OBUx__alpwqKZ&8h3S*O*;_U{!@!cVg?VHLfN7>D;
zBWjH#npAUxl_ZM3HDlCPS3iC(t&bhI16O^SVDP$N^=qxj)p)6A+>V7BbkFvb01L1c
zw8_eK%t1)-%C`;zY=7F`8~3K+8OUfrtG=Td<8Wo#<so<QHUC@n0h6vwd>K?_Iv|e^
zhO&Jj{jMR2EwjQAAks-+(3epez_Tj|2=zJE{o-dvn<PUnT3KCR*M(BYqD)@_a5C${
zV2dq`hdcVEyZEYu!^pxw$S}NVY++`~w>}Q(7^l_q>bf7l6f;Il?}j6P#~($M$(vs-
zN{Xcj%^|<4M3q~Eu<zd8P;h>1rQ^BiL>;vshHE>w_;T*eEYoQf7Z<^e!Y3GQSC}$7
zv!+=Fa`YDR1--tkzF*I-r3<L^t-LS0-ox)e;6atURwWi94nigab$qT94&?li$b!}V
zpyXON*O|#x7VA6|?ubXf)UJLb?gZxk+6rnTjr)ECzuYSPjcrKReOKXm@oSOQ0Fr&f
zq1DstKq1ViF4i>OzIEbi?Fil-IP<9v8<gF4`nH$h@X_@FE5S>BTvI6i(#N^NqUpf%
zU%wgbvauKlJEPrAo<YgG+7n#it&<xMQ*Vd46Em#q(z}#>_gszCC{?0SRK#Vxzna4J
zD0AJbnu`mY{fu-Fu;&`+P_~uJebs%8*V{wPC1kr@#6w-wm_hjwitlUYAoB}TtCXhP
zEZUs-=C9^SR47?Yz0S=xyyOX2KH;+ZGY#1`Y2p5NX0<WGQ)V{ha|RJF?QEl9<V>4o
z3ynXJ^m<U0w4*>QKAJqzQ9_%A-JnD4MMlivJOIhlQ$D#SA!l?iw@(vv1nt594s@zb
zh=XKg#BpUfS8B(V^2ax%3@7Rq2y+YUP;g^Ql=uE7p_Tg?3pQ73`_~67d+_44bWr-=
zL)B0gn#)s(>jrtE-@SO$`=kH+-mmJIr&eM>64<nENe#DjH`qP<$>tHq-yZp>BXB9f
z7KKHTFmt*mN}crAEylp^`!d>&OSqvWA>G_L{g;txUN6ieb>{qN|J4&lAMTUJDmj8r
z2hg;X2)X-?ikJ?*K1`^#)n%0b8L4m0*bk4j#;Z=6SZ80(OX`<DfY-y%TpP7^jdLAN
z+nSqihUga7)o-s=TmQgnew%^$QsNjEGT6=K<ltXpe-MoB*1y;ezsVndhP(j7n=10k
z21=nWg#cR<+&8**v}neyH&iKGERZ~;;N~JzUa*XMBpc*(_0*0n_e^5IXAle;WpJ_;
zaB{SOaKs+;8#leNtWJs}abA|H-g=5I^eVkgm=V4|YlVY33J>V^7H8EHa#^Fd1##0q
z&OIaLa4%6F`TTW2?#E7@R@XheZEXRyeRD(42%}W4d733e>@bxa?Q{3P(pqyz$82Qg
z{@ZJ@>id8ye|*?S!)jUqsL<(E;fk+b0Q!`^BRj<*{#}{R{89fMv2Gh~yUO-7iQ=52
zUy2=gO}O+@Y}>e@@y)c0eM|1BLRnq10COr(&Q`s>=fFTDR&k79#Z%9$5Z7;$Y5&7E
zQ!hI~!SJ)jccKk-wtM{Hm&aJeCqJ+M*u`v08%`g9URX_a^Qqdl&MZGqHiM++tqL;C
z^qWTO|B?P@+;}0i`XXHH!Vu^tZ`FG~gXb>VhEOZ&H_{0r+NZ)Xl6GjW_`>oxI{*8{
zJH3y1FFHwOXi3XNWC9Iq=vK$y+0X^cvy7jWbG8#4mCC)mKM^VofGPVM{QsO@{olTh
zKyXK2lW5-T+7r)#T}G&f>3_0Xbm+m8f{%L*616>liXx^Y#YT3l67tUPghJ$?_3RuE
zrXxN4zaxo(3e5*f<|Y&0DPh4C>i`dF#9^MbwR}lZtZ7ub_08He#lF=gJ-}84c-f%`
z=AAC|;CH7VYoZ)GoWCqpAun8)y4imDQS^$`Km31i5mR8k==?A*b_x!k5l?3WvORAo
zePAzfd)LPVu>1Hv3$(ht9uf<n2&!kGLnz8Gl$+1>`2?Gb^gk6>?=KRk%Z4($^l+zC
zJmY+|Qy-Vwq&S7RGCGNu!DE@Xtq;eLrX8FbWTw7$SRS?dg8j`AtG|A1taX{S{PBw2
zs~VUqG5maBZgfBpZWRYZwc*<sbD9PJ{S0zb0xAB<#IAVR!ll`T0f~gc&vF@udG6=p
zt(FQu3fYWxE5$`wOV6GuyovSzq=U`7=X6;nZ1qbUxq*q1rPKGPj;p1&$x<GFdL!Dt
zp!i_v%{Oze?I(GQww=lByP#96F-Z3P@5};(PWk-RmT}op+m4&45UoWYWqnnJ(6sR}
z`?DfY^;u)pd$4D@PnSUxNgRO}9%T_<(P#d>?aC`&$&Yv_;N$0q(7ngKLX}Q-s=&|d
zX1#>^>$u)g3%>9*Y$;vaPG`L%@fP_h%(xDO=54C+cL;pCM8~SUo@-M0Y^=7C`Z%-B
zD{ouW-#2?2qbm<H*|33`jW}cyN;O3_)n;CV<oX;u<IYJP=jbv=*V`Ao#?@ghn%BT`
zZ!6R`RlAp`^&e}<E?-~P{Mohf#1H9zZIwr6x}W!QX>9~0qGv%oOqdRO4dv&U;9!#a
zgwfq_S;UM;5*aPFQ0p9Cv36Z~p!;?Hx|qB9Bwd)&t?(zTUpGGVjo{M<XkIiSH=5om
zN8jrVmoi}rzXFb8bt;$HJ(f&=1Q3SuMuZT$%Ikv|b1<<YY{7!Xl}1#h7-fsQ*5{S%
z{Uf#e+g2X6XG0*L^KzW@q;hIMoZoKLNAIe^1(dl-17j<vOhUR-Q~1{WBzzRX%3R8{
z?^~r_Wc!MQ=}{yfFNgLwr#8I0W=ow}QsGVNrdI`)x)(pp7oxdUDBB5InwI+9>5C3+
z!XFrk-j$c)ElzI!lfB%g$@?b%Eyl7HUYp#?gR*~{W)L{EjRi*%t~Fl9$lX9(AIk~?
zOVxXINySQ@XXfUF76QdyVpw9ly10a4H)|NX@S0=mLD%I!$DUp>0(zT)OX2Ez`zXvB
zmT5YUblAJo{LagZWR5szW#8<Lm<qJw<Bm1~HIe#;7VKIB3@yG=ggx_x(#F%s)O_zb
z`gk0vu5a1VbAP0;n$g<bwjUgm^@V8d-J}*F1K=y(`tAV!zqOk~Crjv)$_?8y!lq+-
zDvT9CY(<~<o`$~TUJ27;XvX4V05q*#ym4zAksVA=8-JACW6?VLX?3qD)yC|&@#xmM
zkzRy;&iE~J{zW7Qu<LMn)R`dGzf8w2{#dlIo*;wSqC(4?`b|f7g-gzuH?d0#*1Ne9
z6FcHFx;c=rJ4|y3aXhRn=@Kf^x+UiNW?|;GO-oA}aqj-^o`TlkbEj#$8!K9l8T6YC
zJlYNdY5?7&e&wvaqM$atbfiQkHbyLO`)9F3i<eHo_tZzL#{V73eq5tRk}|vy_tN32
z$h21Wv)_7_j!7@&b9g4FdiX6{uj~Bk?CneNlDAZilD8|KEtMZ5Zh3J8wtFNMC=rSl
zSVYLvqym>D0M4un@v<BZ=)XZ&$II?Zs8aSrQ5*O|BATa55va=4ykj(Lyu2*ZMHu^c
z%RmjDcX3;d9s3FdM+_)H7^-04MsT%FiW=rvJcp_|=m^Q-R^z9JV3ma5oPG7(-HKY|
zMdQr(KKVu`SfBZ$)2W>c@p-3!b1x2k5qNXnYV09tD!f01xL3xNag@OR`*oufF&}LC
z9`#qRrzfpg8L7kqpYip1+!(j@6W9BkC=zsN#V{eO2%t_au5>O)uI4H+`dxuD^?CKv
z1Yj~j8dkzT3up}{!(QI@&Qy7??!z}^%e2g=A$kdR>D&DyE7ioz_08n&_{${Sj;S`?
z3+89ydYNhsG1<Roja@!_RDY6ByFq)tyY^ITPp4nvl{L=fboErw$<#*qQon2^cw$bg
zn_MqrQq-Y+xlZ8;AwSjT+f6N3Wo2L_2_K7ry!nCIJsZAeU#UovNGP-DOG$a3T4^ys
z%I6MAUO~Q>I@<zaP+4zU0It4mrxy*s5K{-ySh+vJF)Ur%f5yGSbRg2jwbdcg53Afu
zfXHeIy#AN7xkd(@1@<Y!F4dor`<}!Rie;T;a$A|wv~6G_ANg?>RYpsCtJaLas_*dM
z5tngwh!<DjoaHZzf2Oj8F1|j*<7TFM3ym;Nufv1+FqhX-!rxjQYOj*`IX?KFGI+!d
zMp7)Ed)CDnf+DsX+-AQlWGhp<r_Xim9)22Ap95JiT9@<r-|6WWvEkdDr<?%)f)(A0
zN8)Bhl3xWB-X@Y1#a>6|vqL)~uCQ;Fu|a@b!&ggFI@UFPD$YQ{I~aWl@4<Y~bT~1G
ziz}~dwHsnV<mqU>-f}3)mrmcaPBPcY%~zk>jLyw3A^(n#@~_-{#^<Qze!Eod7cMpi
z5m|DEp01oOnLUHolz)hIcC7Q$3Q2XvihVRK>3+a+?|SK@D5P>bs#+9e;H8r{)iAA|
zZ@9*e<5UIwoqiSn090#fSAC)EdWG@I6M7!wivIyGcT{7>Uhf$GKIC!oH67!Int@CE
zx0q)y8cDJ4C})Vt_ZH98ELr)S-8|!eJYVaea!PY??&CM^QA$wu3DnM^1v#>)tw!vo
zA}B=M+*D<(|J?F)*R|>`rv<5>QjFg$yGAzkdm%I8HPhB=tZo3j*i8`&^9utp+=}Yo
zT;B}i$ITlR!!q%k2|uf9hAX#}e8o&Hu?D3?$BV8q*t#*>36Ll9M4rSNh`)k+Q;R7x
zz`_((q#zh@(+#!I1<{`jxTJ(3o?p{q0YQ`Cx2qY;r0?JHJ2GD3E551YS_%6twYDwT
zH2GeyW<#;eUC{aQ730F?RpV3)Pf9Tz$U+FfmBR)#VgB&SU8!|h!;R<c*u>|U_<+Tj
zocm4imNI3yby2DD#nctS8^&k+>k9t_fQII!rmPkR$f-$R#3(^uJ99ub@)z|r&beo+
z1u45qC@)Lgy)8+T!H6!N{rI*2P!`>OiS$@SER2W3l@2pHELIBz@NBt42&H2-!${?#
z`yRRUnawp7nHbh|DDUKZaB0tpoFDjJ#MeI4r-n1)NekMb?>Y7Hf#JbYoim}Rtsm6F
zWI?vyzcu$VC$<vmwdNsru=X{>YRw5JuWpSrtqCkVNKm^ezrXUHdj^H<(wsjXZ%wVs
zvAxF-EK0|jG$hWCnMZbuJz;J8Eb5ze98>RZ^sQeGBrs;ygo2*KAAgy(3iR@SDO2y)
z_uI+6+OnSa1h@`kCIa`*UNO(Ke^feAa^kxGfjnU0TDD$>+Xf|OI(&OhkbfAhXb-=+
zoLVjLUK{?RTQfoDMJiOGM5AEZf`BT@G5{aqxnihVD8p)F)BQkeh_0ol`#p;!<pS4<
zYLm!v@ws@;S<#c2)CuNG!G7B1^|9Hk#Mdn%i)O*IW{=0ERoi|1LZ#jUhHO29<J^%v
zK7(7R5NJGzkqQ^e)N4~1x2V9<Dlfq5L;MlI#w+jAuUuWcYVEzr>hCX8(h-p+!SFfO
zVzbw(ZyjndK$~)mSVuP2hapAQ0cKC?{1*w^i5?UsEVDl8CH)U@Ks`0rb7FIj8-Luu
zbCXhnI7=)NY$mi;Ro6M~Yzjey&Bi^4xus55V;nvU+D|^Jc27RlA30>@@iQc#vbyra
z<6j(Km&9+hcO4!u&q>rMxf>65GOH8R8#-Hh2+cGtY4P!a_H5j+927D@p2~FhzpM;8
zmtjwSd^4qo5?I!B2~LMOrv55_P@-ogr|P$#AaQk@zuX}X)>r@=fA!+a8>`D{qJN()
z?mqHmv1I3`Ldy8j1%h>b&DZ(IuRQK1h)i~6n>Imj*2rU&CzlkzwjbMmu(Tq6e`(kC
zd%)1Zn-_d9e}<&=E^p69dwk5k{N(+ANA&!;f}=SHVXeZus~)8}n!*DESbR;bqs8v8
z^`~vW)7oSV&oZnkD^R=o)wy3X*=37Xz^LgWd)=DpR$CC}#H@Txu<)=N34n<F6f3WS
zHEDd7=z1R^-7Ivg@P$SB0xZ&jI4Y-^_h_uL^3jA?hs%s-W?R>|lwa?Q*CN%Y`|P=n
zkc0+-I$!=@AI#;KHoqd{xVOWuG8YmE&`WTxD4Re>{xuH|@r}iJn_|{9>HVg4F8u)j
zze+Z9kiuU&3$rS&h*x#-t($P`<1WK4&TQ;%JVC|A_WbU-nV(L2irIZ{EU=#H68O{9
zw!~!0AuO>k5L%nex|QwfInb-3qDwyXP_a&jLT@ft{Mfk3t}L~8t%Gxa3AW-D%rt-C
zq+r6Eo@Z_-+%Q>&fxH$H>-VMN>Lk1t@mtMabPHam(c_y2jX1ZTDe#&FL@+f3vgAMO
z7Kx^VYGGdpeY4&X7Xdg^fNs1Oq2?3~G-L98B_T|jVNOpZ;@L9?E+&*+5MOxw-Eb?1
zaUVUUvs~2?<$!@>_rpzvf=0tM;hESLVXEdi1I%HukiLph;y?lEAb0UQZd05uy5eUh
zsT&oT$~>8Xhap0d#q0aPcHckn)O^!-&u$bsI#2(T8;<xotTsm!qUH)Q(lMwe_1@;O
z^2NMG{uvb-F^QuDJe8BxmF%3#ogA|ja(W52m!9L*`4RTpjbl3OTc;1Q3U@IASdN=|
z+65Z<nEn#NPA%%goXhM0)_cIcW^vX3Y`_}rHxGKI(LioyBsqZL{Ol$$^d|s18Gx79
zQFn=Qx9(0!Nz-lA8V{7Ac{W_P!N1O93HjX_F3v28|K<f<o1KvS??`KT>8PboyG~0B
zLEFYM87K9_--3bN-RnZ1WLNa`Oczpm%h*@)+HGc_Mg<)Khb9l=JdSUpSlhQPlOf6n
zY6(l9C;PCGQfty&o@yiy_bcFBab{LaGZ0Os+fOf`*2$_b%|#zcn%>>G)A-^WrpN-V
z0x*dwIHqHV+m$MItlqvv1@?Qi!7+r7+30ET;NpY0<vS?%^g&ws+A(dS_hRD1r9$TY
z(v|%*KtC-5E0StXb$Rt3eZ&a;dS5Z<&SKKpuLtMT9D?mV-Hd<zBUc2H?4@qwG0kyi
z96V0cz-4;1d5s$!<hAzczax7g2|JM!N@?`@ObC{WzWv9ZQBjTM=YdB^Mc#=sRmYq4
z+gn6%?&}#A8eLYEhOvIQ-;p4E4MH@m<OZItAG+AdXzm464*}Z;b<Ky^HUaj%-tWBH
zS&JE8hD2u8+inXn*<VSq2G`j(w!onIh+CGwpE9Nxmve3~m3U!h0M{RSt$L8fIL$o@
zl*Y&83XiK5@5Gn&Z@L{=k_b$}E%$M?X044aOxq~+fkyRh{KhYruVcO8ZR695H#>|v
zYgB#$X8z!R2!NN*dplb4yb$-4kMRQV>$k<hY)rRUbVVLL9$4*}h8-EgV3jvubLr5M
zwajcQnU*Fcd@nK7xuUZ2v5F_skN>OZPIv_(x`-jrrTuhVX2U^l%B;-(2FSZqzN8~N
z==q+@bDwtH%h1Wb+@Ygy^Qh9X*8K>R=_bBHn6l|SUsfzhGqi-L@-B3>2*XWTIC(Pg
z!vgRx_)e(6@2jZhv`W#PY1K=)|7NFTQ%5I$L)(*MoldIqB=Fm~CX25?42_K+e)+&t
z6&U#CO3dlw7ocX2ql=*VGIX2-0AN!F=H?E1VxSHjSNOjp*!$ND;+EC^|K#NV%V&@t
z8YaTaF{MtS<T`Q%q{j}??_RHeOg1@oWa-IM(ts{&lF^m|yhRB>?G#q5GERow7|2Yb
z&#fdX?k?Bsc*cCzOd^z#P7LKk{=BYu)XW$j^*x;%ZvHIUf~Uv*T+1!e{!{KSYaZDt
z0jtj@MztvQPT!dcr@uOV1bN&e+3N0J-%k$xDdo<(of{1R0SdXmu1lUMD(N8`SHgj_
ztHL~Jc!Wi3Epd29h5aDVJn!`E<XVQ3Ok$Z=i8tPpg{~P2zN}GNaQ|7YMC*%X3b(JL
z`SBl8T|r7gA!9&`emLu49ab`v`9AyKRE*M&iGyn%b-jpDj}n?LrBZxE-SLX*%N2`(
zn~sVz@98_$OyoN}=UVQCss=!O1v~?4I?EVYj39aSIoqIzEJRsjRi6D2p1Vo-yk&Y|
zl1qJvZ+P(5%MD!)V#`|8nXvA$)n6{R3$|n$6!&%COOy>}DmREI+~f)FZ%k!CK7D*;
zfmWKo$=H4kJT}x@r(9CLwUIe7PbxbXN+t%?3+0Lfx56hs;~-9Je(+nC;LsVo5y3^F
zSS9^@I!nXx!?lldbszsbavwnS?&e_gHcSt65qn~Oc^1_*%vUWF4$}&U{3bOGlwFMe
z;URX2ocFHY=iCx&c-m<mIHU$5m3rgEiM4Ix`4QX`?JXUs4Mn%Bs%6f1%nBiYQcF#Z
zvt_>iIHOfO4BvW4ksRr}!C*dB0H%-+%%g=$hL`=Kl9LqdQc{0NMmTq?z9{=P`aZ>m
z1=Aq$fqdswI$v-{7etmBuNb$yBW`dkkpdNs{y3A0mmlG!`;L=J+eOi0O9g|B&*x)K
zm`T4fLW4mJt94}Je$vJO<06Fbx9La=Ka#QCK8+%px8B%oF6)N`n@soy5+NpcTBBfM
zv60VY7!zG_Zbl_N{`lFsDQq1}qv<Wz6#c9fC^kg*Am1Vw2PTZcd<1`@9_-XRSt_An
z=$+!`&OyIZ-B+K0L-_jL@k-?A7uPOv$j=M2ZWiBI4_z<#=23b!^cJKF4^s`!&7w>U
zXJ|5PP(BPCp8K(!ZM@L+o84iapiCd?Tn92iMyb=++%CtHgRGs`H1>pX&R!H{u`yFb
zvqI=sE-v~;pLUzhg>=WQu@Vcr0f^Qplw@raC1+suY!lb@wKAykCCb&vK}Csdm+db%
zV3T8V7ME+EvkED(%(k182@HSy17q#uwA}&)z2&L`^Ww#x4&=oi>{^5<DbJKqItio$
zlg^`px-Hzce*ZIy=U5keN1Pbm?f0?aiteVx{?kI;6(2bDU~K!}i7VrQH~uCOIqMAE
z2L1quG39Dfwp)aeG`ukVRHqc6ev7o|(<G$GnZ&n>0Rz02%(kQgQq)FZ|A4Q)&a|`K
zXdOwwqzImo89uw;nzor(@?<(X9Y<@7-Q*IHSJ{=D;P*j$VgrfQ42J=N=+2?Rg0)?1
zTT6-!ksnSq^*J%ISuQNB;XtjOIzxMhNq4{Wg18LbG-B93jMn3&uMbGlySG4s=VbZ$
zP-AY4nD~E{Q?3oY^rQ{(%{!y0&dj$SioqUaH(+gxitM@`*y<@eTFwC#B)~9-hN5w(
z_f0juRa!hRJ5|f|^>BQ1CoWs6|JZ?1;CNJbK@3pjv!)X<=+NS+v6N#q@SOc}xZBtn
z;2_w_mwa|C%XGBH-*9K-K}&4na^x+>UXc52qSdVjHTM=pX7<qO=-QQy62OmUS&j71
zM`d+bJ9*c;X|)b-sVgX$;sdqSNT*Pd&<UkoUhgG}`tf@6aC!O(E@ecnrYXC%&f4_Z
z?+2tY;Yc5~1;L-x>7=+e;Yq+{<&d$c<nm8rd}oG(4m7Ui4o$+A7W-z01b`b-fWq_t
zjxb(@$CKUU$JOqr#3Jj4F2Wtbo*SBrmO}e#o4-ujky9A1D7iDEXsC;lfiaqpp3u8X
znHORTcFeLL|NgQ+m=KIzm~%x*_q1KEsUkpy;|HD-a=HdsujQvp#&$(Fw~}VjXBX?B
zd|`Knxi_F;3XP2K48lsZnv(RF+>^|q7<GknK|t(|UUnd|A;&n(B?{L68}T<sx*^hV
zL?*SX^j=43xUFq1WmoKvfpA~-XJ6Za3|dtq*ty6bLSu+*Y_DsTI%R(N@}r^2uC=b1
z^1Ne&Y+oWaQPPpNBCncwrBRtH^R0OKa|@`>&%RdFM7jUEd_#-u1ID=g!^j?ws@<aE
zraEn=V6_@X-VWYZnCcEz&G+u7>Nx`{fLt_30LM0O2k`;tZ0*e*e*T{tR`es+40sZ`
zL*)G(20Vn)Fg#GY3cfiGwIsB)C9l{t)Dj`TvXZpXmq@TbXcz*W6q1lfuDrme-e)}F
z9wjtSs9oQvYo5F9G7%f2&Z-@+`)mIM^{qSN{?cgj{qhz=+^Q|~UhOQ5n$Cc@tf5PF
z0^Dv>1ZabJB;zNXpLxucsWxqyaJ{Z-yzYL0NMN&)<X)$R|Kdw^i3<S|FC=)jU0Vo@
z<r1%FM3tg>fJ*AqUIfd%&Y5pvklu0p=}G4~R{`U9R(Hrk6epNz!MROaKOl)Lc!MJ%
zafqhq4adw2)wOvYrUIzvusz2!UL_KDC$_+&8%jILE{;Q9gx`E(z-6Gf!1w!sugY6Y
zLW!+X+1VfsJH|u59QoA)9{Vf1nd$`vt2SIEQ=Q4I>tn26U@c4O0l&%Y=JO1Z%d&TN
zbpn{<*vO6!RIhCb&$zaS4OUxE9ems0ULLzqB4ffI3M5QChTfsY+9W4Y!CfGM!0mV7
zwj3Or7t+F{w93X7yTTljVNKgzDYVZ7!17qm(PKxXOoG?Ml)kaVwxiU|dles5g(4cT
zPty(s9Glol400FPB#{%&EV6L;sgdtT^9fm}K`Qd;15)5-i0rRv&;@p+{b(UmmM9S$
zqbFGEeG6V6AtG=`sIdfAdyf^5#({ShY850xzwZGFUwuvRc$iVX5o5S3e|5TUUao$a
z)-<7Ke7XH!-1~y6PcCpr8#CoCHE+49blBg~z6Rr0i3VgklHaIuHthQNW<dV|`Yc<j
zvuet!bkeCy&wBj^4Jy2L`_8qH#A2j+R*Aa8`bt}Zk2{f2?Mb>SYyQ<o4~6>NB^u$F
zM!wenoGtdSpP{XxwD_z1q}RJjEB^Q0?rYQ%TY=~jMZGdwsgb?i4+h6xwthj7M&)~4
z`=I+}w^w}EV38M8yTjyYrpK>u24YUx8a(CRcST(7)!#;o?Yvy=^D|RTZG?3Z2ll*T
z0uN2-!e0_V5TY1<8IMOvI_1*2-9YZixy?ruBUZD@3aVG|l5G2yiA~5KQ!D$Vw4I+A
zF883pRPhn_*#Zr>Y5pC}Hq^6S<SiTGS(UtmtZ|!LpTEFVk0zvX^W7JZq>C-ptUk{>
zzqXaoc(n#G9zEZ^=0s1N5dH561|0*s1n8OE3-5OG&aWC=9uHK=(l_3cFnk#K^%FbR
zX)H`B-?csDm2;t+{DjOHnkHH0k3hdfpgrYR8RhTG82F(MygA+LRm6>T$>Sp&=W-O1
zZq?<<?1>38rRi2iIryvHG-qmBPN*gPwHkH-5m?L)b#931Cc8}RIv~%lvhoCWeGI}a
zH}$0GvCLDWj~W~gk^Kxp?X27FtNCViaPtdqUUZD$^`=ug2Gy2Z6NEROZ#gyDxr;jA
zwJxl{43HD((A{7`+jA*2#!HGU_DuW3&OWUcBQa;leY(2?e4=c+71eVFT!)o_%UMqi
z^eloVB}fP-k~i|Kx0J|9ywn#f9yX>EfT8fMG}ot3&V}7c`a-9=jn=Czw8nG{TG&jQ
zUprsk)LK-!ejA84dmXj_QQ5$mpJ5g_)LHL`U6>g+SSGHM|H8V78DlTD<<51)efsDl
zF}|i;h4B{9i*=1!j~k;q-jzc7JU)nnhw%C)$5&xt>_D0na1%7z;`d$Z49fOPoAx-z
zJTR~n)v-X<jQE>UCoasWjN{lZhUW0}8&2%-zH2clgN0aDVrC#P%^*kbeL`1viaPcH
z44H|z!wCXz5aYsJhue6<f*HtIH4wjdQ_?H0FuS%pMCrdH9}(_8p0uyZYMW9<413^v
zHv$ggTctbeZQ$``aGlf$)wum3pRB3bfgsQH)@f15W!Ym2T?b$`M??3WkX0;dl4z6m
ztgjWmv-0+NrGwVnj&#ZLml%lufc7}~mt{8mW&G_*y&zqsCCuy2@9dCV1a!?(Uhw*l
zotx~Jw&c=O*bu+=c&BxVjLyZSsMZ{vtwOk2-fB!V(~9+)X%hcTF<?mKPH<qwTCNQ9
zc!W6MscH}RHyqi)Yu*J=z2x+!!k`uC1V{UOk}&%Xh(FAA{5`JQRu>hq-fk>H5O2sE
z)eEiUjznB#W|}j)N6pdE#w*4tHUPiFMT#Hw>$IX`Ad2IH{TU+MnQ+@O4lw|9fXV;^
zx!rKHKA)=+&^wLQBo*wM@JXp9bM6^D;QKoEKhF?MWg2724qwa@or0irAFzd)GY;c`
z#0@!tr#e7R(L4_aTAnEvF^|71H&@Oox+6<Kcm$R%OoOe8Anm0^*g%BJHu4Mdy^bX5
zz=ka}=R&{K8y;NNj&<!VWbYX>)X7E+`dE9i^J<9K+X!*?Q!2S0AVP`3WEi6sMcxbx
zG;QV0-a{%toj2%Ts~YRO?J5(tpo~eAchYMXJrP@()}8I;mfAQDw@owS3!KxkvAcCE
z&B`-mmQk8L0g@85(gXw-)iCmf%s$j?&k38rpUW>&X|bgki#`FnGOV#W+-|>Hv?Hqw
zu2);IC~UiJE&*MvNJEAy6KNUD<6!$J7y865z@YF3Ftn@$D@W4HIyBo@ZPU=aiCQ;z
zW+z;1+j3&2eg6cjQII?dUwCxNHaV1E{AaGhnDoRBf>h^X=@p&qgspF>ZLUw-+^(B5
z?)Y)FX)F+;v!z{5P|{$Ds3@xZok>}{j(s<Rk`iPO(SOWi7b^wlUEyt~+0F&9l0XkW
zY>{`9Rh(DS!6~OiI{Cq9m=R53w~;#5H3F*-qGravy*g4+K8a0CD>W=xZK})roCzUz
zTM41c=zn=HNbM}}qJSE)HnG~#LSjq(O(>iQJ{4Ww0;wQlXXfwF8W$fn6@rhay9rtt
zZ$rkEF8a8g)6i|b#Swi{=U4HfGOqX6T6K(2LAt<tns)~(%{=eiyJ#`>e4bQ6C(GKx
zg$Zh16h`Y;6V${|yCjMQj}g}T25Wo_d$H(tF~Qk{??>-jvLyj-o1@d0f-|y@V{w--
zIxj5j4;7h*75ECaNmq#R>wss01CHdT<t)qs@63SaMhJHKvp)hi2aG!=O_UB_5u4LR
z+vYsa5`*5{_VW=R5WB%?JgjMx;yfHS_=|IYTn|_)!lC4*Y|=TkLw@qnT^~#68CNpX
z072lVCp=!$B?+j7IMjM#UDx;a?bEAEi#}ts>R!P{+ps$ev2CJUswyhfWmM0EDNX)8
zzuqQ6ty@=u8nrYNTNsqu^8Q1DAKFK~JGItSFq@T(@*q3j6mDg(vhY3OORoKe+`W~g
z8N?Up#ek&Ok}4BnCZ%&lv6tK=N4s-WfYlLIq`IHcy}-LRFADPsglJF%C-n4bl;+_;
z{tFg<;poy1#o+!cnpA<ORpX3Hx3s{{gQoAJO|-Q}A}bwmTbD9wO59TAjBTFVZCmn`
z%b*6WvG%`N=7M^GVH#H}tg~ry7I!tvKptjUtUi_Lv3!T;Wv5FTxxai<F@1}o_C<~8
zk7dnLmwFfH_+7^$WMCvl+>F#ICF&a+@dNXQ=|TF4uV?7O#?O1zMuC^8s@>GJf1i|N
z3lb3f0*7URp+lFrWT+HC2fb)fwz~3=Q9EVoPoLQqQhX>S={=oIOi!vn<X&aECAljK
z3r#=G!m!`a2UqbsPL=s%?vT5P=7p8Eb#vzCUJ?gX40F4|_``6}6FjjHbM?Gz>$Q&q
zIFsULtugAL(WhRePT7M!X74ovyM!hlE*A8?pzUPS2<ZubLdJeN!NV`OWYyrvZ*=WW
z^l+WI0+f%9Bacj*^L-#T<@*@BK<cSPJj!B818krA5IhZIQC1nV+HdpE%6dkZh?v#O
z)*l_o^k0s{*!cRr_c$fqr|L7Fy7;w#CSo!0E8H?Two=dGl;9~9k627Xg15}^!nLuY
ze^=zx6^yNGqG0`*Hn#prwPrv_DJoEfm;dy7<_*ReJfyqU9|Hln^r3ig_a2$zu(4h0
zlq00&PG}A{y63&8`PHpk&5M|Lm!Sqiq1&}v6tHWgIyth{*&Hd8@fK?&v-Ugs{Z5j|
z`n(ch#8*$hkR1xtUu~=Fp5winWrbL{1mDLJvpgkpyg~*%ef$BH%KOcTuRGhZy(u;d
z!$@p)mrVlp&J@?ys^;M^*WYea%F&O-M3K)1lSIuC6U{L<=&!dt;t*E)SXGO+9}Rv0
zTVNQ<%Yw=Uio}PnFeVaP7sZk9p(n$j`RoM;CX#hImv2N5!~}IX>Wl}4D8@{pG8gTt
z`Ek4osO^f)^q&hN6kXw5mBE^Q`J(?#617_HrXyk_fWFbu60jv!T<3*7R7OHc>jhR$
zENRj_^Y?+Pr{h_^tLDNn<X=A~lNRj$UAvpnXloY#(SO{rDdTpX=jj8d8Q^L+Lr40G
zJAJ>b{4T8U$4ijUNXYj<-P)c9=R>_##s1WO?^i&Gryd^i{E6et(tjIw&)@G5l3x2}
zay(@xCtUgV;To|Vv@>!0OFl<F=x63{cAi`P3|DLefUtcU2Zo79{$D@X8H?jrt)$>R
zqNm!q!h_F^jWP6*FZx!JoY(IqNz2s-foyv<bQ1Iu$2OdKtWzwnGY7hu*EOkU^}YE}
zz<#WdQS{n#F~MF>Kot?JsJ8jE--)pil;UKBlSmKZzjW<<MF}?@EpauNNhx;xTj~_s
z1GX3gaqMc}UwYB(|3&Ls%n<O`&`_DN>JY{OsnBkIQMiH5#4hyhG_EHvo~6@6o(jk@
zv?L9OY2(;45F!IVo<RfBBldf-N{YDp<cVkLx`_4bO1YZ=te2$h<CW%~k}I$I4c3$X
zUb|{HpiAzo`BI*2iCJpvT&bMWOV6qFxy3TVS-sTf>MHUz1b75XY>Zst{aXQI@5ZXg
zdN{hih!lc>_2!R_?S5`~vS*-_*D02ph5mjcz{i+sIofi=1J~}4L&YF3=+-9{8{ieG
z4oXFN%4=O}KUdN+c~kF`$^c{YUPrh|cV4yTMwbq36kabTkrYpGs2<^1sYDY_6S4+8
z+-gP$Ihyta<5xYH-r#V*8j!Npt<54rXxV+=I=t<l5GIs7qq}{?hz>FA8a@|<6teo)
zh|#;#3ZA!P&{wV9<l<BUbxWR%EfbrYF2b18%NhqxrYD!u?JGCMxo2cB#}3Yh@kQOa
zgzza?uP*48zOZQ}gy_6<^Qe%B1g+qt#-K;vqW<iK_>$L&uy^@7gLp9}fMyCvy?j`H
z`SEJ0z>laWi+9Uq2Ch|Z%Io$r{oF3*-aY{FgKx6zy)_STJS~073HKXsG%=P_3v$5z
z@n)>0xEfHh6ksa{vM$?+P(i8*V=tOxRp}gdpB>K+oTs-1Hk#_1M*=;o5qRkbz-^yL
zXo>n*Phj|8<~X-Giyt55>qbu(aqCI$>)VN%c{PshZ^NVu2pKU&Yyr$_W)QB>m91&b
z^sG!$QN+uQwAdms?1JqFjNO&!^13W7p#!tFiH$(>#=!i`8XrtOWqy!;^#G?lAqM&_
z?y$5?)0J&Po6C4B{E$7wd;wTqGPfa()v@=81m=@6uWRX6#T^g|Z^@G!r7PAlgirk9
zNp-i;cBJa3We0{%T);$h=2^sL0GdV2^dx@Cxot6u44iYL2m&X}SM?6DmJ@V{wu-}I
zN6<81hA!Aet$GeVJ>Qx?HD`f?^_HwP1&=?+<hU-1g1pjnQld>Yv+NVjUc0<*Z252*
zZ>hJ(wp}rW&i!cR@X1+Y(`bt~mgCN+-l*Kjw86j6j8;p|Q<6{lLF|#~y`c*>q3Z0C
z-WE1cx0c7;wmWt7E8CMUuI;P0&S4;KuHHZu^z>F1&b2%!GjOoLM!ar}cuuE-_2Wu(
z(b(q7?@eZlX8{c0J*%Pl)^vp5J|d271_n&vw{Rngg_Qm1NDJhNZ$Xa1VnEbkk^juv
zS89me^qU7^x^x90o!sc)KyRh*e_~m+hi%+*5#OYQ)RBLM-O1%ziLv85433N=cZSZv
z+XS*#1<a8Z@6`UxxG+I6m0hzWSbbxSclq5pFvMj}wkM+x8uJ8LqN})MO`Rnoc>9&G
z<G9M^j7>}H1Rx;RuUI!GJP7KQncG}>hgFi*`$RL{Iy-Nc&r@{*zEAx$f_;~7O}|-(
za9^dZ+^vujew|U9T9tak0V8j}{$g4naw)`8@>g;WO&+alenRIHc>FL%o}g%9He6{X
z5YuBc{-%pkau@jVpEukBR)nn;I)dXZg_2A5tryGqr^O#KGkPj{QMcR0wweKl8#b*z
zkr>n@8T;~@{{SNsfyhA`P6XzOq1?n>(x@CzAv^GKbA6UYG~uPnHfG#1&(lNhr&}H^
z{3QAaN)fd{PNL_<yD5D@eO=Y~HOsbgMM}Zj&Lhvl_enVzI8l|YGeb6z0)&ei0_Z##
zY8Idl4Ex8HnwYLl*BsHJ5o9SbkZ0a>rLl!$yVMzuQsHV`V0}G_8g`5E&BaYKHZeyC
z=OxU7u*w1a&YCLZs-V3_y;wqLw^U8u?H$q=N7AwUro;tW^j=3Eacw_jt`x<y-f{A`
z-DvsJr|=R-@}O+n*!Ry*jXs@GD)@ZOV*PJ-7sp)4-9({!mt@6rVFpr}FJoNf^EQXe
z#0OE|?9aMg&4y9&#)0d1;|hP+2*j~`<g9uzue-*(==n)Q4yuXrE&1lk-!P^<$Fv47
zSGUs?Xg4S19Ma^gFtI=;FHL(a#a_THLYSV%%dY$`6{)Dc&4XYG_2W?f_G5acbp4PS
zCnjGS7IHse4n*sYX+n*(K<I3sVaD?J!wJLHOnp{XagX#A0=)h9nzQ<Pb5iWi!SyzQ
zij+m@#W2%IQ=nun%$ez7{U(&g6jYNgfRFI=vm*@|_!uH%+lDd!kuJs0-kMu!AW{Q#
zo%6^V;3#Snq;+60sp2Q8QmowV2s;ut@10r8hIWN`whl}$tfma%;FPL)?+gWGaaZs&
z*^eF>4;nr>!ygV}HkN~GTZ{zie1524xcwgO!!EBG2I!;H^Q-&!55gCskS*$$N3gSC
z-;aV_1549kwx23|AJvWZe_++jxnOIJu6?9NK(c5#%C6KKm7gAa##;&6<eoaCGn#Ls
zuK!*ddcl}rW{=VC?U2vJ={$_OvVrCIe%V-m=WT+$B1VhsIq5{Z{5-YHgZTk__MY4w
z`|M)(wGo^{Jnr<3-huIG=RvF`%FZtDM}1@|Koh&5ux<s22$C&-)vQN|jB$i3*K%($
z9g_sis{t|ZjQEh?6kB$BovdT{KT?cJr$UZY_jL7yO0xG(%t)n;$~m@&)5oHNt5#E$
z^qn@Tdd7ST{hW>j&x-R%m|<BXliSwxKDn}E`#js<+Ta2ug)FcZV!^`Fb0W-JL;gDg
z4G-#Z9oti?|A?LG*MGh50_3LnNM1mtK~q~A4aviiWuDBAXGsLjkXe!<6Ev&3wG5p_
z7dXzsB_RcZ5Y}vJ#?Snr>O}2jY_`!&e^dq~%G|e>K3iQX|M$@}d%=I~kN8K69MiAS
zUalRu%{lAE<Lql;a&BV<Vi)6?@#A+X%|=Z^)Y9(y@N$`?GbkkMy;_=rfA5Vxl$EfS
zWd$tTuB#iXW0v}>rRQe!HJbcdi!c%I9IE}h-N5W)n#n1#lHv+vREu^#w;voFzk{55
zv3{?WUAwq>j0`?&po{qL$T>E-dtPLCE8yS?9WP+bj>KD>#D2FrjcCeF$A{A(w;wju
zPi(67H$$XNh=gHZypq>$Wh6<k?JO$No~hCfco3hj3ui(*4idm*M~Wh_^fpFFxuBv0
z8?!nMB*!AIz*z|esFcq7kgmgt?nX~6aCRQRkIms{d-a5^d%8Hc7*buxNRotsqBkq|
z0#I@j!3R*z0FCq!uwA|Op%<&6#ZUsS<6#Q<t2)%!Frd6@=BP@XT4bp=FeVqHs41D^
zMmGr7h|;NRL4HGW0tbSezu4~%RC}4nXkKpv$_9{M`b*a`sgVY<pssMQ&P?CxqIq_f
z)5Ol4pn>3ed{V5z6<}jMw}>iOB&!b4wl6G98Wz_j1nTtg=O=Y6jrI9!)V?<gX$T`-
z?eTOH&iXztEE?BcT0Q8ObTZ#qOQ-SK_)WDJ_wOuD$mcn&lttsTTV6CxwVs`kH@`-v
zl{kL$Z{dR_I2*`owFn6uFYcG^2=^N-udb`T-nb~ga=W-n84r52XfCML6}r-m=0W*)
zZ!(5D3~r1K;{HXrf!c`U<q;Fb&f*`D3=-X9$H=#?KTCJUD~>*`?U6pcd_!>YpUW>4
zz7I`H)A*w}`lUlaAG%meu0Uj`hQYC1(Afd+d7#dDv2<Nhan!fPjTKTp9aUK}hX4bl
zKp(44;xsf)rEc@Yu0kk+xBmby#)}?7zKdhopv1e*dHVZf*|)m|*13NRo$r4c>Qyj@
zlJ3qG%Cn8>zDm_x#X;D~-7N0>s5Vl-JZ68HGQEY8Cgf#|MksTxv7_lw0hD>WqyYmN
zALdEp)p|nR3Fif9QtIdAN0+`ZT8idPF3!B0AGeaJt2KcIu$T~$3Q0AP=9@uMO}eAb
zz~h_DG6$zH33w_t_GOL^LE&!Ubw?aHzKhJ)*qA2gGO6u+VDN;SA^NdL6Q5~YI4>@!
zHOykK*{$_ls%c8~9?j8wOSa2*cK3Q~slnoQIa=>Qj82mHTLczKktF^$vHr@{rr+}@
zk{!dVt0c@(wv46(B2%w+BTsXTG&C6P2pWQSj^8qO-IT#O?*vqZk@9?y$~gul=(0P=
zUzHpIDjk`m=XhYlF=%UIM>BBNjEDmFv493WB_H}qo^us(^y=$pn<PTSHFo_Z+>~|2
zuVij+6&YV<PC2l6Ut2(GM_=~gSQ^N4Ok9dvJen**ekf7qd8wnAk=)U#jbw`X6VHba
z-nYM~5=5sFYme?oZO8#K)po~#M!10SXrQ@*0{ZRrz3IRuu*AoB3qZ%L>|}wJamDNy
z1YU9tSpygIX#u=~!NE8GQC2KUJ{}n0{%7UVN~6hn<}<A0sVvX<D?<nqe)&(X8Vda2
z`rB&Uo{o`~{HTJT?yKWHwti)nkxN+9JKi%;j}K4&WbiXu<#w}4s_Dp7T8^8mrEGMF
z9b*bUa7*xe+2i$4@Ne9k5=-k6@MxJ!4z4e00?NLQ?1sMeV3{6PsjaHCsC&}UCs1bs
zc@a{407WLN5(TxDyg3S@iD$wHGc(16-Ek!#2svgm7SOLGPcaWQA~a46{P+fj{*pV;
z4Krj~Gq*RI7g1>M1VopCEK{Y2pNDPO1L9Rt*DX;G=YL>z$r&(_rw^6EFRbaD#1=K_
z7vcQ9a5@mzzN&lI#-`Uu<=ZnZPK@K|TB%K27^Ar}7vMe+X`9Eu7RY;)1#rWd3I~E%
z+~!??C%eqJx)};$oaW#`=Vy8fomX!S3AKhfEZR4`L4*qfXgZ*^UD_ap$^TuY^Z)DZ
zJcF8A`>wCYf`CZxO$DSE=}3elN(<6^C{d{aA<`t&c$6kZl&VxIp%;Nb1OiA2C@4q^
z5Fn5sB_NQ9!~h}Z$^GG-dB5HBe0jd@nLV>-_TDr9xvq7s^;>S7EdB*n)kHW>YQR&-
zz8W!Yr5V#`)ZZ*IcfYe_n}L^m>M4y&_;qy0%lq}sE6&VQOa!1!`?CzNLsg+dDUOqB
zYD`#;QZise7_;$&*upZS8^qUTfyG*Sqwc#$?#jX&Q3j!P(}TVdc~{W!$U0N5+5tyO
z4(Y(zeJXxnvRY9_Xr}12h%bu!lmPP_BnlwN^>!b6x=Wxbg3;j2$C|f6KCRP!jLEDu
z&sK6twNgR2(eRgoNo3k^9)9UaA$B@=>UlDObMY>7tn-KWJzL>Z0f575I-a-18fKcl
zI>6WjzDBpv!Q^%9J7@&23&=dM#$V(dj>NOg&E9#qd#Anr)Xib0LWD0mav@LhGDFHA
zuRBRMCG?5Nv^RAUZwGHL4i@aE0Kk!z+s=Z0oWJ8VOj|lzbp)M2L8xT9c@-^lxO4$`
zUu|(mZAImshHIUvlA#)7vGhDWf?&OHg86ei@+u<E*|L2uR<Rm^*i1v)H+LYr`Y@SS
z&=S{XAI@a0ShZoR+T#?yAjcHtH5>UL)4dr_U%2$8oXqPz2+E*Fy|UHws#EB5KF;+?
z9V99Y{~EAE&fa2UwR1r5g9;PF=cGw98HSR)hjaF<yXtf-cfT>=v~LbF#*tD6w6Vot
z?W#6G_C3zFIws|{#<ekK4hhwCA5UED9f{jy%wBfP>f3lplU@#9oU28JYU<$2aB83W
zJ+5t@vM$#PpI$k2a+l)&x|{-Ms`@nfq%;Erlb7mb?EjF(nB4G9`D^;?;T9NbFbt4|
z%3J5>XI<j%m)$G*_skb#5-kn72IXAxkM?_BO}-K<MeQ+J4(|j2Q5tFI>hjvNetuP6
ze@6*ZYY|lZVA%;0&1?SI#$dZfVDE{f%F^nC0<O94AvxJb#PVO|VN+Mgxim;_b@3;&
z@-x8@p<TAlU_HqaZ}vjItaU6xjuhP3$Q!d$vC})UC0uVaFdK}stNGb2Bf2|x_-ls2
z#DWVZsKm-QnoMq^m?^KUsW=w*)<FF@l`(64>0`!Bf?06YyX@WTODW29RF+QU1y9!a
z$<ybt{FSuiHPaWGACYnPL(Bl)zh{^Xe-^YW)5YA>Tt&L&oQUM)q??nM@G>8}|2dQ^
zb#yCMi3)l!y{oyi4AdWlhDm%DSXcZ3W_N{MG-QLdD(+f%^isa<Vsmv~Ks6_R=8!9&
zUf*z-GelKq(ZTOh>$QtIZpAd0c<lXf`S;Azc;x9zI!7feZH*-Xx%GRW7nV<~dPmVA
zsJ@JqX@G$8a;stB0fzV_;~EXLh7rk3;iP8bHq662Wm}M__V&E}U6l4ugE-0@W)%{)
z;R1_uzBv@;OY`~Z?-<hTbST#ZQaM;JqXvKky6R4g7ol4%_96Y)eAK7Okg@tch-Z<H
zRdMYM1nZQzU0GDVl=q6gSh|ssFL{3DR#BWfj)Nj3wCcHa1UQWenE)R9_WIJ~o&`MJ
z3l-YBRZt^!{%l-%zR*=3)^kN-hrcJLwSIqGf9&Di(PMb3ai9Dj3SL1zBVXqD0-vpW
zQvd%~<b3wOT(gXV1%EF<0nm6#Qy2k!W!PMoqs^9L!N2p*(6h~EU8%iII#Z_%YEG26
z4raRO#0=DS3~nK3(2lCR8WbkEJ#$dhO@0n@teVXHr~H9=xGM;F)k5;DGE#9_)*>U@
zDMnu$&{T%NE#N(uJUtrokDt)m20{Wy^R*f7w{py`9~6mM2UnR`M7f6cdu6#w+&GJF
z{dMN!>o*6(wI>Gd+d6-ALj8OBi}!jVRh=CjQHa-_kACUn^!0fn_n>ckHy&B|BI}Jx
zG|q`hQzF#1b!+Bwq{b8+b3B|XoOnRUx|r<raza$)t~OsiT3de3CBX5h2AG<2RAHB0
z+Uh=2E$CfX)l(^5Sv4c$GYWruv4;%xn2VRd(~Z!xXuax1RJt<#Cex4sWZDW6oSpL3
zGaR<sCSvN`NjLnRF#AqZi$F`Gm_S=VX84#Ob)T8jt)oHfVWw0r8n0Jewfj6+C9&}~
zCUF)`{iB@(<qHf=k$LWIn&dzGEHLy<d#8kjF}Jn6q5Cw|k9)LrgfMZ@So-nTRzzaz
zM|JZ}^Y+B&uR%64k1i?8U0Jx^bIy`xTu-8YSTq&L<+G{1mn!>f?Qe5mRxuj|IbRuu
zjrvkiNnnLiS<={(d7L$`lJR|y04*u$+UZ1*@XnRCALgBX(F*FJmMT6fzI!brPK~dc
z6KZM(G5}g4ABv#z<Bh<Qi9EzoBZri%?l0t0d3kwu-%&Zd-{f~6KdG-BzROv|>?hx7
zA%0$`El{G+cN<;Z!KQ(PkH{6lrAnUVMK@eGkfVLF#0*Cgu0RDQWPW+>oO#@Qnh6M6
zixZ_f(nNjUe<3uUGcH`se0~|US6xdBw8JL9^!S~!(bN9DlEQ&Rb+OUB?qRP+l_5Lx
zZby1fIp8{{+C`=QKrv9-b?DE3C~hO3O0-<2IDad+n#rXT3ye;F8S7j-LJ=i;=5_UU
z*NxBV{AsQx;T4e6jf_eCcNcnk&|D@)bqWgUai*)yFAT2GbXLKaW0lEsiOS&|=RQTt
zBqwW%U-u3qDTT+WpYLcvS?n5FERM~lUN9E4_gos&*7>5@v|hhVKwELDjLZ%_`Y<0m
z%$xS3OfQVt+^oLwq$sYa^j_U?rOK|H<}yA0>LBspvX~kT;3TC|P!QH^sXJ=Bj#4P{
z-Znao%c-?)@DrAvAZ{|)`cHIX9cYaw-iAY&7wH0MS{nj3_Nj!uQ>64c+L<uH)munm
zGfaL03yGDjyYuK^B%%^#Z8If0B!WmpN|LAp9!84a)Thk7p{dq%UP)@lOcf<!xB8Ry
zIl3{K-T_Lu>CcoHBUBS{lBslVgZ3bzKAhbhwDVyZz>xZ``OWupe@y^Bg4_q^+&=cf
zVDjpM*O81J18Mq2a&iXUzMPg1&bC3fe!raU3Uiz`hh7#X1^sAe5_rBLS314`s12`s
zI%kYuXrXm3&MyVOW;SPW#<RlQ2oos)w+5K^w;-K#m5MwDR$r3S1$Rdb)YRSJwrF~q
zT}hhDuk|xbfj0b}!>VYR|6Z10XYvqYV)T7dt-iuJ$xjWE6h&HuX943qazMUoDLGFZ
zd@1r>nnhAp;mfyzLnE&FsfHHT+M41wKW(}@Cp0JZk8$Q$D-F)%>dl2O4m&11A(<d&
ziU?YE<>_&S(A<NW4258GQzpKXajE4*ns#7JV{Ia>2s1>tB{`I|cEg7Aj7BVHfBQG>
z?rDPgY1ap0T<{alv+Z(MT9{4={`noB-E!2&Dd_%nRA2Uq1F)~7SM;=)IruIFK!}nY
zFcheJPWb_OwKaJNTcC_j_!G}Vjz^FW2LI&eMPGSG*fn3YB3re^RVrzB^%UtuUgQ9t
zssxuS9TlLGkjtE(c($-RnjIn|Lx!xL0Zs>_l^&V=u`cA(y>5ugU-d34;#O3gh3~TH
z!u=owr?8Kq8eM)4twD^7Sv~56o~1FF<vd!MLL{cynQ`GRc?38e%wV10!h)FTmZ=@v
zg$#F#3Z`?huq*&dEUf=X2jYrwuQH%jh+34zSK8o(K?n8NrX~$F#EWksTA^qGkvu{6
zH2Xx6&Tv_KekCVW4u$M`x0{3V1akPcL+-7xMiGheMDyvjfhW0-{|LVGRr~ZHa4mFO
zD0V_Htv(I&(8mN}=7q2-5zuv)xW;^rYeb|~uS%tqutSEhQ&{5#!#aS}iJ@z(e$O1h
zc(n(FUBpPJ_E41nJ(G@@QwnYeU)gpxP@`~6yrkcWtoGMFt}0S$W~?Z86jtLsJp)2B
zIU!xa+4b;%f6w?WOmK>F{&XhSGk6r4?H$o8nTHuxW6qNiIjNgN+D;<O{Cie~|I?0R
zlf+7hNPMmrVi>BdM3}rbErK6&m<f8Ar|Xk(m8_b4yqVZO!9!OQlwXB&!A3^lTuiGt
z{H0{u5wqcx6iUBNre+AHNF%Xcb8}XV`MkAzx8jopY9ks01hJmdjQNrvg)s{^unHc2
zDS%l30We>6?3|`^*3dRFa6!7`DpZ6q&U9nep>O*#RVB0_0!&N7Gh?#k*G*YnLw`U{
z#nt{@J=C(AZ5<KMuCAdEqz(b2r6>a}L!s8uSNvNW=sO~vd5>D7ut_Y683CEu7fH3V
zufisD2ZV46x@>kOUUy>5(B~y20wfZ_Y#|DYoNm&e1MJ4grMU2#*%4p+3gb@a2nC~}
z)>md-+5NLQly)gGeuzTo@zSjSDEKLjmr(VBOayc3BsZyEoz`0Xtm5?@bX(Ml=_?|%
z$1L!Ovj8VG<5X}fupaN8o*u!1stWP;!T?b261E)jA3BpEx4{jFffV+4A1g@!)Hq(+
z2m>+;lo0!gXsd6;+vjWw2kdrAZh*x=9!-fA7%`?vI94x+V>jou%L+-c4sW4_4qNCO
z1@Ym9Iw?<6{&X-{Iw?(!lrb<Zsv&-yog6dRlF30g_%L%A$Zp6l$=j43@eUdk9%!k7
ziM(|<UWXT-S)1t{^r>1bH#sz0fq5E={*8#`Rn7E0eIINf;t~IKp9~*(GvY%YzWsE^
z5=EJ(i1_osUN%XSd(aa4*4*ZeoR=rWr~GTHhPJ}KSqw1*sIxaejz$eXl;5~H>LW5Q
zh5}I>WJFrwi|U)Dt-vBOSIBsf{35GJ>ZUQA6PCX{Ll$E7arKrb_`SstS{4%5OyZY;
z+~9fgkLUHWPP$(X)`7N}+SeUc<PS%l$6t+gqNviPqLXR~V{wXB*jS7AGJC~vf;A5W
zG+aoC^ZFG1syR%Y)P<F`5cjg67&mZvx-YpFn!W#M$>t`fb<xA&lt<uhx9k(8r&(f&
zHY}If4P4Y@<(!|tm&dvGDIdCJT$~s#s4uks>+V__9LH%%3#^F$y2Jbmyd#Ztg+j;H
z76U-`kmY+$ZcGTA@Fh6bk0oVob|UHV{hM1;E>_<<-Vqm&%7ViNT8q%tQ=O46!{L=H
zFxgMwHXvPyoX`c$WQgM3VZl=em{wZV+92=FG<X|iOhpl0A~H0<ZIi#RRlE7mMLW*?
zoO1VjMG;NdMjN|4Y<sK>xZxvK=diV^z7Xcn9wk2vUJTi+%M(GJa9FwHpbMA>-rLhw
zWHD}xgA_0qc;u^HCB<@h=*<1ri@3%|x>4Y&nFG=B%s+9|QtFbovKGiu&^pdoZ`0O(
zkz{BvYiIQ1*^|}P2bW7=dS{5ePLq8;J+hx91<+m;ztxGv*qadIM5+MlCT)1p3C{g_
zKQ5$B+{<PLY54P`dnd?1Jb=djEymjNniP}Zf;(m(yXRIP*gVmkcD$KD*I?Pb04o(>
zI!HKQN^sFu5HKA=a=#n&Iha+;LOgIl&>1g$uo-8>Ol07h<#JMxIoyGHt$Bk{mk~*l
zR36#WCVO~7)x!oWX%;grGuv*i3m8~Xyu@f%)N~Nos3U7nboZ|*-x3$qrtoFp)OLgb
z3DRa=fFBlBRW&Uj>?;!i*#O4;&;zxpp+~x4K_ed5US6eQ-B}D#<8tRCwXA^+*F=y|
z3P9qTRk8nSi_IX`62UquHM}m2b#zu7^r{=-yqogmZEDVX4)NfE?I4SV%E)-0if&Q&
zSt|tVi13}^@anX|@pfU%4T7-hw?=2G)(b*2#x-7=?m|W->}iUd1ENIX-ZZcKsf&XG
zj9Zk5=5#Gfi=m5f&cQIE>J>;=s!Z{CM_2CG61KKL_8wrrW?&=KrKPhx{&VkbB&E2d
zk&ih9f6}kXro5kt$k4_Q4(7Me@{LiHh@|F#YU?zDRjwAg1r{utp=gQfrC6u<Or2{5
z1%?8tT^+?I;*>szsTE7+Wa1l)BwE@JMLS}1y%7={i&h^#I#UE1HQ^d}sz=IhGxC+c
z)^!|sY<ENlAKa$j>`Q?3osAa@aORqKq2DIIk5d2Z#!D}LBv<-hi+18~jEWw5r7NUM
zL$XrhS6GG}+eCy?JG0(z4|5HSmiOCY9?sqZIzncvjoPEt28lJ}4VBxN8EQ5)!X1LG
zo-oYAkc*Z0$iF`*R8+`M@LsYIb>m10ElgB+og3{EeK7PeU?8hnMBQOlw=SnbZ>shu
z;Yjwxoq4L@mt^R-k4qkcl$%y<OGtl+DV92s#c<XxB0D_wPoBPu6nvpMah?|T_Z0Nd
zKJv6Brq&{c2<KT|#ur-JJAG8k=o>KXKXKKPOe;OdxVqIVJN=%LoP@R~aGqUU{8qD=
zwvz!Kg7c$&8cDY*areGsqND}h;I~L|wV=Pd;tF<M%OKDPET=Yys`L8<YVE@s$TaNk
zCzCn*wnFQkjNd|raLCOJoFKeK@Kcstm64u#S*qi8vp31>`GXTQ9Yv<x5JA-E2)jQ;
zw}uBHXd@<+*`&;R*vU|&fB^pLciE4n_uomkceKpluopi@#0YEYbQBv{<h<4J+k_=E
zu`cuJZQQ29vd(AIjt3*QfLz5|rmV?{7g(J!s0-Ftrh6PJ_G%Ck-f@zg4+4B#Vh1_E
z9G9ksAFi1wB>LzLhc>=!c0vK3(9BLu0mf4fg+b=ymX#~am0N-#vN}22dRmK<Z$99=
zb!9-bDYepmp?j+fkEqXVgN<WX9NT8J^pW4`5+Ya*Mf*7|D3aFVXxUJ3HZ_J>Bm5Yi
zw1T`*OlEPHkeh983Qw3dxMD2cv(XpSw6u8SsY}i%>4DZBMF)yo*v-)Wl&fEAW_UC;
z2?EJWmhUw{>$@t<#zI;=&x+|-fVRv>7H%u`GY@B)%#L2E!=$Oix*hn1>vO-mccmP%
zEqYsKf_z)i$nLhlw7|5OgaswLk?XDIqL(i^xqHj&DR9I*Su<vvt|JReMN|trg|}{f
zFI>04Bjl<@w3Koj2v(EMKo#`@W?dI|S~Xk9*RXo~gbFLIHdd$SJ;+*CoFk;#cTKO?
zH#<ldGeR%he+&rpYjRa7T-}wX8PD~nGi08_R-BXEsuQ-iJJ@SpzOedAj6qJlU1+#z
z&PQEO&w_^=w*UEgw6?+r@4t;UCeHzNB(75E|DIus7xDjNHpjaH4v0QY+)uD$922R#
zK3zFW%dVcw9^0VI3l}gOW!KByTTj0*&-c&!p1!=+le!0A*dd(9I}q1xk%|XG@7%j|
z6PAyzR`3`luowOF%*+tx5i5`v6A~za@MF7_cYYyAn@7u|=Gop!3hSq<yPGX~NAC54
z7ApCDPW%rKiwtCH<c%WV*O@L1S5zAqYdJZ`X1R~5hs4$z)_(o4FV1eCPMTn%B3LK#
zY=GV6GfPr-fT^^~-Wl<tsjSdo!wrx3@k5dln#}j1weCC8bSM-+7<I>u*$*iIW(7dw
zD)If)QdO63^i1}>k8QBsARg+*)ZRGdD=Pl(AUjA0_uvnF!IY{`W1@srKXv85G`PT+
z!oqojdR6EOrTw>NQG=3PTN3A|H1#>fXwmx^k&(1mi@K!+i=fLAVrkA6F)?x6_kMkW
zNOz^4FTg{8E5H|8f3!$>eqdbJadj8FxPA8E?;roXJ|lGOlvI2ISejopeG+k^Eq6v#
zN#^{Si}7CC(d$X@G~G`d=wrQL3u|tX3E{W84Gzr3AXk}gjcz-TU+Tr52S>N}Lk{%J
z7d&JZ?Zw}Yzo@KP&B2Q}=&dK`5M*Vb5Cym^y0WM^yLjeN#nagpQ}TdxvRk5*s8^=(
z3^#1p6!$y3=o!3w=T*pJCcMdQ&{LqDyxw^)XW6|gF>Afz(o=bsu?+QfsYi9=>@AUJ
z+Qe%FYioxc6Jsqw$o(&}qB`NH^G1Sg3pxVF(H^b-CN_vm=F-HHG{j<VX-U_9&How!
z_WuxJ;(@so!-Sszi=bAIjz2BusDT8oT*8;5H`B4cE-rrICJsN6OpVl|>l7;Fjes`U
z>DgV7h2|X!FVMUy+d7=O7ke5-R>I3WQ8dl2MEeKNvs9hMKDl(8^7+%qU#%6V#T6N|
z$*ErYz#{mAl7;_lw@O&QeAxtebDe2M)HLR)@^myB_P}$SH++7|{d;EO<LQd(_oF_i
z(-NhK<?C_0P88m6UI471(&L})94gz2#i};Q*>EP3cvojgV6G!yAUZLlaYn;!$z(@b
zetfBRa~JNt&jIpW+O}a@>2C(;r10!9I0a$Hcq+;HtiZ;eq^QzCxk6o?*-yT+>1X)j
z9vX+=)%+?ytd^uwmvCd-NXOEsvb;=wfb`4CCjHU6s19HDQ&TPXHq~YwyC#90jn!J9
zrT%D<_ohfFq{&}?)Xp|{DyI;*TPmBmpg+hS6H=qf^!20iL!tyDUkn>^=N)ffHJNWx
zm7;80YTk*IH)sEgZOz|Kc;`eO27yY?IAc6-dKkH2<)I@P4B5sXAId}@<&g}oOaC&d
z(6=oO$nHL$dfbr;$1S`n-Hpht+E&zTv~&CBsv5V92lIB%*%`K~uN<F4kZbg7naw_v
zk$EjnPF5s0uk|}8^0WsYX%u3na2m119^af9uc*8@aCXQtw2$Zfu+}4?YoQfFi{p?@
zssp*gU38eDngRNW`4Ly!do9*QN5UlR#}RY))e2Zqyvi%|Bw0v`|InDPuRTolm}4k5
zetIonnh^m-#YOchqH0Pkb9=~|lHFe#;zv>4y)Dy(#m`4B@uTqqyrxe8mTR^le2;`S
zCAoT)8zzU&{3W+8$wMDX%RB`3-+U&Ro?p7)HE4Nj36&cAc<xfen<bqg)wGNd5#6(I
zWT7t;CtaSK*|A7X%WenAF|c2m_V!>*ph{%Gv~x+xK^qMT+K-4yrfM^D5=L~DH|y9O
za5uf{v{bn<B2Z&p=QJC@uau#Q+f4T<e(9TwhEr^dzX&aDSf^wO#+T~z!1$LT@N=5t
zvPK<DVE@<9t-LpyA+BJMbzSg^#*(?rxADeW@Uo|+)?m-jAHnP;_is;rSt?CPwHT}$
z``Aln)U(>xrZ(I0<ZBXcWrY+q%xMyrD|h7;zucBl**mcv`=A?Dhg8dvcSsG%FuP+C
zk`@wtGYfk&m@CM*^2jTq91v+m(<>u!XppS^s?9@C6Io2uQ%6)sFzW`=s`08#{NE$%
z!slN6vxU3y0#de^QpPU*^=t|0wNjhf_|od@n)k&mFWRF3Z5raEilrs--|XzNDm$u*
z-?#U^akB6TciZWlCl)Q6bk^P8R2+p?wMIgXgQ(14`um6fMezP_g82W%eU^V0{s%c<
BFpU5J


From 921aa67eec10a259171eca546001c8c77ffda50a Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Fri, 8 May 2020 19:33:09 +0800
Subject: [PATCH 79/83] [BSP] update the picture of stm32l412-nucleo

---
 .../stm32l412-st-nucleo/figures/board.jpg     | Bin 383711 -> 102826 bytes
 1 file changed, 0 insertions(+), 0 deletions(-)

diff --git a/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg b/bsp/stm32/stm32l412-st-nucleo/figures/board.jpg
index d4f9c76a31dc157266163f5b2194f30c9404e0b0..e2029fd0202b96d044dabe64f089c5e858073589 100644
GIT binary patch
literal 102826
zcmeFY1yCH{*ETpvf<p-I1Wh0~1Rnwf4-g=@JHz1a1PE@y2^!oPY;Xzg5ZrBWXMzp>
z@%z8;_r1GYwN<-Y?^bQq{_phd>F#s-%zd7o?mp+<bD!p))&Z~NrRAgnNJszx((?!K
zv;p`m<pHt)0OaIY0O$Y!02%Na3FRNrzbYsc^<Upi&-?!rWB~FnjDH>3LjeF#{&RZ=
z`9Gvj8yHtsE-ns292|De?8avHCg$v>_O=`z#ts}@?3^3`5it)3V^grX3$2N{CCE;c
z?zE+YjuvDlN~g)E$f@WcX>J9Q^>Q*-^HTb1>IF6xG@}y((u#NpdDuGGn!6a&df3|7
zISYA+(*4W0(DU{`hdJnI|E1yr7Nyft{6Z^f?_^HP%g)Qr$@UD+jhpV-hLf3vkm@Jt
z|FrPDCrbC9O?7v7XLsjew|BDS;1U!R<lyAy;O1s~)?jn?v~w}`V6$_k|DP5<nLC?0
zfgD^w_I9-YSTr`VcXbh^d;a}@HO%~(%Kv5ee@DSTl7DgVKUG~o7XK%z|49B*^`EnZ
zzJNT;ZL~gtY|ZVQpMO`Bj*F9%laBVkWZM5589y&K9qm6Bgyd|EEzLDSW-eC$^NjyG
zENc$3w0ds$e`zZ_fy|%5{sZh;osQ#~F^>PF?4Qm5bp?R5|1SS#;NJ}Vn}L5b@NWkG
z&A|Wv82B$A&fM<VadUt6(4Lk6k^mHB<bRgug8IC?K!5Q974-!s8rn;AY)ouyEKDpc
z9NgEhaB%T)v9MkdzrrUVBqAch#v>smCM11LNJRLL5hRr7b5LJkym)~@h=YYg_<y@R
z{RZHpBdem&q9D-$knxdF@R6Q+05s3e><grSmH%*5pZAfU+xQX<9Rm~VSpoVAfQ*EK
zf{cptPphA$zRz+1D*lVtZ@9!?5~vuX(K!-w2gK!|(@Ru$5~)s{G4Pl;1!7<llaP{;
zGcqy1eaFJf_kmwPP)PEVl(dYjoV?msbq!4|Z5>lHa|=r=khQamtDC!rr&rMT;E>R;
z@QC<?#H8eu)Sqd&dHDr}Ma3nhHMMon`i91)=C1CZ-oE~U!J)~i>6zKN`Gv&|*yh&u
z&hFm+0sQaz#pTsC;^y`rTu1<v|A6(p{tsmT2VD5ixR6m%QBcwT!G(nE{ts|`)E95K
zUcMGrK{IwFpyLieCzOcGsqVy}=TSW)GI5%~Bxc~<V1)kz?O(|LuK^4Ee}wFR0sAjp
zivVmCr00u=f)5Y_JgDVHyaoKb{(qSRd4SH_+;5ogc%%Sqgo$+k6)D2!%4CIPl|M>G
zT?eRBHS?Ni^ojuJyyM4Hk!zEI<BffzlHwf*LWJ(h?fiP=yWc~)`0D55zh*cVD<pQa
z*OB=gkAA-UWOzQ|FC^)T{sc%ac>?%i0+J&lk2#+J<6oZu?ZM28>ok8C#7=YM*A=BC
zuLi_+>-?|(<nz}*>_++j?j`xCEJaKEO?*IfAN1|HJu(#lwl_w?b3AZX^`;3CoO0_A
zsyFU#RlE}o1~SE`20ZI{5!7$sjCIH|Ro-_|17?jwFMsa|{{CIQ%|~K9f6K`!+Dk?a
z-MD@N;9s_V*k6xd?A+4m<T{~!zy)=j)w#y|Z%&S*EOhjx)JcdA)6YgloIL>$+RddI
z>0k-;G0ufY*D_<+ios(igf3F)ZMh_KYG)^vG|z0T6<Wnka*c~ZNY*UIP69SOs49y`
z$Is;-J}QLEzTL8j0XhC*h1$nsJhkz528odf^?LSd;wNL4z#o4CPUJHGF7ZN38vBOv
z2N%N1m%&8YPXLUUKjVRG_Sv_4@6f_rx}yx2GM)fa;!=N(tR}unHx*^2RMFg7y?fbG
zgr8mC`2_HPK_bC1sm^gcD)#74`%G{z%~G2G{o}L9H-i0Jo79)bm8t4~srp8Io#VZs
zq+693@dCgi1H2+Wc7}+fdPV3M5voW5{@<xzU57*KCR{OKwl%%>^kuj`@8}Z#V6$2F
zVp}G!PAB4X$@sX^7ZY`Q^!G$=tO(gE?SM-@Bz-C2agqbLU-Ee?rwIArj%a6b9`*c{
zBV%}Em>V#JG9OE4p}>=_gD8{|zMQMhs{8XwSN-Ts&!F70y)|jslSl_I9yx0yNs$~i
zi0(|mM)=)kr<NDN#IN-FCO`fKZm_?U)h}1_<<X}JzL(CTOFLNEoVH=F=o0R9euo1M
zVClw|5#T$U3-z~&#YLbDLR-#~wicnSFN|9FcdY*U;)f22tw1V)07RM?k<~T-2yOh|
zefp*>*XDBur{C*D^DTfrz)nk%GKRq5q%P&FESA?1rPrd$M+&qzMUC`RWA^YO9H!TT
z$^Ly7PXO||@Zjfl0_i<CXra4$?|isP@{W2LuY>>L(H>sBBo}mdPE$Vm$mcsiN<?9r
zW!;t`jFqK7M4<Iv9GM~B{F}{KH_BWE^Obp{z)O`UfUWMm^%6f*9va%c)mE&rvqBRJ
zNaId+q~rRsqc6{vZi+IrzqR6#542WQoNr@!JM|^_Qo<=-hi5FMca9@}xV-TDq?Il9
zl%$Y;Lz+7NPwlyy`ZWXYclAJ_nwh#4Zdkv37VO~fDhTK2&t%zxsCQghzPgYiK5h>*
z^&rI*X?+*=kg8$qSB&ipm<Q_WYwjauE#ClRXneRiXD};QE2uubnvmPCWE?B)+%*b8
zbrtsI*i@ugKT+1HFI_g19hXhpf+n-oc5AbJ9l@@|GnJPLtaqfxc1L7Hi>n)3(GAES
zQ8(jaWEvsw9&(=mAbo;$rkuk4DXSErisK9EuL};Qp8%Wj&Z`B8lww5a`V*kD&H7+U
ztv>#iEkwB3c1Y08M!0^*cEs5b&F_y;N|cChxz%frbX9$g9bJaBg%G5#2|Jh`l#`Hv
z*s5d};%%kg4LD?}ABXoQt?3v@|Ih)=1a9jrbtg|O4dDKs!yOTF-D!_U;KPSMB7Uw{
zaHvk7R2)GSa#a;1>3u31i>bV?AR`nBs6hOd`li~rOH%vK77x?Mv8eYy$EO;sFZ~y4
z^;#x<oO87qJMZ{bn)9p6%ykI@xkaTs1q5aAfpTnkY9wS|f=WnAZY$G7lf`D7AJ6@x
zWt*u|Xqrf$0G=Iv?Q9Pv?fi)D?k4~t^Mp&L#iqj4@f(Q}Yqym5+;XCa(_*If;b~8R
z9(_CmDE!6wfuiYq3$pDygpm`*>12CWy|`)&j;XH3k<SX{Ri=$;Xa4E(EtLxeTkA)_
zZ8p4kYvL&J9C`D=zpt*!;p0wgL%$foiHjH!4*5HmHbI47cXq{FG9yZe^%$o{%DG?#
zoa4-2vDWpBU-YId9o>yh@zDlV4&2Fa#$htY+GppTes6+4D}-Ny8<xpjdby7T`|#+~
zE?C9F$+JptKRbcycV@2?!VDhCYAI?^f=ES@1jdvP4U?Kf!)Usm0Hk)VyoON5`W%K}
zciVwwC!VE4ZP?of0~{zs^0TPDJ%{U_?*r&g#{>6j|GnRWbAjQIL|<BTYZ$keCDE+j
z;~zuZi}dkY1CNkJvZeSKLwaC)(#<Gb42FC!3#ar-)Yw%Be5+2^z~foKsSG!AFY#f9
zxl|)UZ7aZ<PHRXX%u|cwCAgwC{)!2mZ|bus4pGCG_r*ZwY<N?O6r0)I;00I&&1)@X
z){AJ;S{eh^1>O~5#dc_fM{bN(!N<LIGfsNiNA(-7GDPfWxJ+Lr^{!OdLYDypcONm`
zE@cKY;Bw!vr~~72RCRx2ih~v!(M82H>8*xE?1tUQ`1hrd3(=YcK16cSX(4YMqVW~X
z;@)goAj8v3p4-Cm_BY_7aF{pmQK#L16~Z+Qd;^a2xUxl;DFPiB4ns)>+4rX*uUTUg
z{{nZ>f=0pj{BzJX{P_bCp(!mGYm=>s?%Nf?=mpZu5$6nKQNcrf?yg3epYuC0+&tNI
zZDZ~Rh?Gk4Jbgt|N;O0Fnp+zc*)7($Xk>!x7dx%zst73TQ1?OXv-hsPw9_$Ps~4Ce
z?AzycrhD#$`;XIWgg(ke2+Qu~&`8+XXvI}2pW9TFYHe8l;JXg8zP~SdB4B){#2)<0
zvnH{R`2A*BP%S-qcDigk?9X@Y>S#gpxZpi2W8=ZmqZ265tDVK?zO*1KR1MZaxqA5c
z;twC|PllMClU0@XAbQj-qiyH8?fs=R7<ANHkz@m=-_NZxj2)(``5p@y_ls#$Wi~7(
zYY`Z}k*-G6s(9u3Wl3juNVOFAYt}Ez4!v1Ou#2w36989R#@qPC5u-SlUJt|PD*<{k
z$oCO~t8oSP&;_H#EBTYt;<e!N+oEqa><uk#Bj(pUW|w@Eyd~HhaRUy$Ri1}^Q={6|
z)e%F>x{Kme6|G?Cn*iioJR>0urSg3{Ts;At#-_1VZ~UoC2w!IL>Yem1W<MHg@lsH~
z!Q~b;`|!PH)g*muvM@z@nJ06@>nh7t=_C9<W^?5_A5R(BOVQ_-mS_Woji!HCdHIeN
zrzC)8YYe1^>$h`WipQkdSVnmNQclXM*nC%U<jR31vGiSDuaYuGVl&$SqtZ((>^f9A
zLE{PV-A`uXgZ$ZY{(1{4YT#gO;s*gi(bE2yP2Eg|-+j_7F((=R_^dy~B)_V43PD4n
znPU0F*eWg<<><bXx(!Jp6H!GP1!Vmu2r!iT7Nsw?%7HNL>yx)OY%z=T(Wz~paye|F
z;)b0l49lGWhZ<k^!H-64@cgqcDigZNZ#_~zRd*1N+p$;VHO_axagRD4cVbPiM}X{2
zVTWuci|~*owA!o{0<M-M@tw;XB?9VuO_hyInn(OKTu`%i%J>JjeWV}Qc8h>9VVBD0
ziQM=rt8P4@6V1{K4rM~;965Y5!;?l-b!TInk7AaQ^p8IyYSxmi`KfC4GKx=k%w?*f
zV~VZXmw$Ud&DIYO1k(CSU}haiQrZlKXwY=!Bl`>Gi1sHdk4E^ET#)db$WBP#`Q(QK
z?Ne`zw%mz~jT?5axz6_jYc|?n^L#6C%P_kTajSHPY4)TWhO`rA>okWKeRYkdM<cV?
zPuN%CCzTq~rOPc4WTaYHy7_`Dl8^E*p?4b1H_$5f3wr;mTTt6L>Rlh_UzUU?KrA`z
z5%1ov4pB{X+l#hPY1363Fp*Rn6qVs53J!iKxOXn{5#};f6g^5I`GNM~mCauZ&PKCU
zW!7{4vrFW<uAyk}uN}>n;n6ypfd=r34Y3IF&~Q7KZ#Dbwp(-+K_8<z+WV3g)O?%SP
zcuLS&9|1UfQ5pDl=Vv)v&9KS98~ooBb)_<+v}l5QXXqD@5jKviX82{s?5zJ%x5DHm
zP_>{{_B*==MRmf>T$A6hSY3ZaD;T~eKM57yEbjJgr>Sd>UX^_j2tcFZ9P=$J^~exe
z&O_I^qde<2c|$tn+}0qbD8l2%rXR1(MPW)23z*Y2Fl4Rm`%|tQ@@3Vy?~gmKsIx&<
zhl^&cx{gc{nhP7DiZ=NRLY0sI?bQO2@F=yS_Sk0r1o(pk(r^z8@ewPDy>&}@0*Lcw
zb<4!<&q*s15B7budUgJ|2N|_rQd*&V$X!#Jre`bke1$=}i;6S=pnO!nl{8s{(^k`-
zj5broUQ78|Kd#0baP(p&V02ONcAhp;bDioFXy%V>uznR$?p?%b6)Go~A9b@m875TN
zHn;jsixeu@&v(mqM|DW7W06p~yu2cVlLU<}6B+UQ!o%q2pck$DW%8anEqz(B*uLqU
z{JvIfRnM$}?^^k&w?NK&eVk|^GSwzOWNb)1P5Xlk1w%Y1W0(M?m&Q*$&#9>Fk^big
zxoRMA@a#0&B^!Tb5DemtbPC_`<bTzwG&tpe{ZiU-;Id*@fJ#U+?4F_#ju+W#z?W%o
zOYtDox2jcsVw$O(VYbv*YNOV$MVWTA3HNLBrc5hn3ocK48?QCv)5VM#oH8O}N~YGY
zrwK8{7*vbLGac+U6)gaI=GD5D9<Af)oI`N#zb5otdC}@h)poSuCUmk|4mboP!lx;B
zDi8#{I)%`3aI;%!ef6L*-Fpf273>J{;f;<^dO)nCwgQgoyM{meF)SHrDhF<3_h)`}
z89#(~eh%Yx{ft-QnQT%ji#S0e+sScTPot7aHMBlOp{O1c<@qA3EGVLi(^uD>26<o5
zRzg+%8#puQBR`!YcNTrTDd&nGi4C#%_~U~Iy{PB0js&igivH&V<#={wGY2tf)OR1k
zInO6Rmj5j&B&3~tMUJU$J+Qb2sX!|PTL1uSn}ad;cta@ex#1?(Q+glDuw_LGSgIKO
zj5_Brgkx2eHw?M%EoXmCpZI*Rsr;U$6laf}rRzKQ#R;zwlGpPmnT9R%ojcGQM@Jy4
zi;sT(oP)S$6t1c9Ma;#1>j~iE<TW=*18AjS+YNiqmwG~vW%h+vR^Uw`<t2nXT_aom
zOmsHR-3r2ZywIo{f~jS?2JzbW!?M;Ca*y$OTQxM%FY@>~KpD5)`V73qy>zElSYhF7
zU^G{q@K<#0sy=%Zu~J%-`Mdi$YVUvH&3{jD`$^ZI^raDID(TiH$_|9&p(120IxVLY
zwG-p^K55Z!sQ%dV*|jFtEeo`4tBy8Fpc5Rlcvy;?(9MA?z*W?_1^OOHcKpO8l#(6a
zEj@=h^e5gq#xORfgFgoJ;x4f^W`Qa#JF4iY?v=_i2<0nLYaBzhnf#ec^z<E1qpzCc
z_|Y%X97yB66SUTF*>XZ*=t;c8I4_0U_(t4>OvC9@`&mMgBEID$)=vavDS_wHI1>GZ
z?wj+HsT#%i#wYfjOyW!UN(BswJWQzMZGl?@Mt3N}xy7Wm!woMxxPVNL<L7IK35KBa
zp_-AAsijd{+IMeE<E}l4ZrR|6pA{;2J}2w;HON|8aEUn85m0rwDZdY)?w@V<M+B@x
z8bG&xwbY@mFNXH<1U2L3sLbWmK!bu~%bWB9mCdAH>Lnc3r_SWi1J%-p`1u=(=V%<c
zh?+it@3OgiGEcZ5Lq}fH>#eZIs1&Rt;I`rF61JDz;7;!L*BE5Gttx(7;TLA5vr^b$
z!UQ$h18Q(fe+lVtXWhjRd9&$R_XI%QC;75$pu=4^>?l+VV2Ed%_>44&`8C^NbtdzD
zd$7fH+mdJ6OrJ)6VoICy&?BY~0US4JbA{*2>=FC>i$mYP_PXw=1D#4UNHSysI~^)O
z%6*NiG>xBLBN`8N!`|9-%qK^Bn^ZA!khlwf^cAbObL3HK!zD8B2hzkFvX6c)Hxi$e
z%X5*^W?TZ3E)2V~UoP%H0bW7dWI>9c=E<2{PqJ`Lb9+v+41y`X{Ij~Miwt89o-Bd1
zq{Dae%+9W7r*ds@Wb3I>Z-z+DOxv{m5o#k!{*(+eKXuJ7lTgu@e`Gf5r^<7@!z~)g
za|iA+mjw08x#E=#RrD?3LFd>pt#i@$hKR^w4<&uNx0k~DeA^)hApOnNcwVdWFmCZ(
z(WXikkxPqT&`Y6%zRb5xi>v8rnuaKK%CB?-D&<_ACiQ%4z*_A2x`twc%hmCY<Dy`V
z>kY%u{5cN3*rUD26}JLQ`;7$Fx@|8ff$}FnumR_cj|y(C>(?08FguBSl|YfYx8;Pp
zB@|&yZEw3<oz*oeteqU3h*)?Ti3ECXI$(3beLtT7=ws=Ygz=Kt{3<=ck@cwHfP}#!
zgj!EKRo&#Tsu{jv3XDazXv&62f<S2j!RNb)<w7~a>obpHp+U6M+Nb6k5c!8pqVA9{
zMS<Out#2;a2xQ<yt9e(MtUd1hr6T=}jWLW7;@PS1?Cv_`&m9vBbY5k+S{-(es%7L}
zNNYwsPHo^tXW>mg|83X|dx7MQ@8|lwH$4IxyOPNc$I-Gx5BIbn)NI_k8WA_9i5X#e
zfDgV--ygLgM7B&zoz3H+8{W}Ex(^PDTd2YkO;!U|Losequ?Ql!t2E^(jlNaZ0KAMV
zf6Jef@Tz!hlP_F@B5(tnDyVu!+-liW!nJmvk9!mRMNxpQ=^1?H{fTs*J!OsdP4xh+
z@O9>J(7f6su6|`G*k=(Ec4Eg~_=AADq%=J_{3}gM<Cd9|<81SJu}6^f9IusSlY$(_
z<{f))v!%)5FgH9##&ln8$phT$xPN`6CK^+~*OU4<-Prf=9e*g`$4A~Q>U`B^@-j46
z=LsM2%Eg1Zc2sZH)RSD29PLfvM5^dM@VLJf2c=YbC#bOB>W>WAYkfuOs)B%18t@|S
z%u^J7)XjkEO!P?8OT2M*)tl;r%6pC670t|ir-d;=rgj%Z=X&H5fB-S1h16E9>nknS
zJEW~hN5mq7ol1K?t=T58+Fk7Z_MF!P3MxIZF5CWm30XMp{i3tFs;vX!r<U3ez%KE|
z>FTGGfnLAb+7t!Q1p6XyVb2Y8)EWf)t{ajWcGIn_L@Qm7ffk2k^HgFr#&;Bb9hnpr
z<&#*3v+_N)3oyUr;mSKTQ?TMLPk&msoK1nqLwIZ{XD#K39!4CbwNvTNxRnGUKSj(-
z4^l|D7WDTQF9NZmCDfBwrNgM!4oC%zyY9|d=YemQ^;Xvq&aw^7#1>aKa@lsU0y5d(
zm1{7WZ?-@>?PYD{@?pE&m5S{J^7`LHzvHG*Lv|k~_9gm!l{Brdxw9w^<%cw?w+(UY
zj@`TKQ@Rb3VV-vE>YHgWiO#`rew%Trl@@@e8Vm<b3GNpOOexc?SV{bCC*c_D;7y*g
zNgeF=-08WSt}u6kean|HiXBXNQ=k@f<Ro;y+B&6)sC7MC`!s0^#|<c57F#eTA^$EL
zg8xRP#o02(7p%jTWs(6)Xn{uUstUZ!W15t|{%{dZ()oO+FQ~36_`czwVPouR@|1lv
zvV{8V-&uMDPU+U49rqTDxVu4YUEl-JO}a0HG>h*w;UCHh#`8V;Wr$(I(IP$cO@Fs+
zlCe=uJ%(wnoEO_o5U0lFG&oi=U!k_ZN5tAPskZtDG%jjFf(D5E$!(O?hUaXSj8MOP
zJ#*ZF&&>KE*u%9#`l}SE97f^@okEY3bwC?&j`5zGps7Ax^kedyX!h%Hcc?O$59KCg
zQct&H{jqhPt#cL|l7-s@R}S})%#{J&K(Wvo!ZZ8X8fj7!enav)%zTMyg0iWPe7H)M
zf3?Lg_aHlwOSHx2KoWCv;X-Z7g{51?R&`<u%zE>KYemY%5NX3^VA8IALSeg?krObt
z4M$MwR#V?FY^$j1;B9U-ALc(p0RP=}91a)@D)FDI%f7{^z|4W1=U9tfo-#iMf<(XF
z?3`*&U!1;BcD6N2(9>Ni3H*>^J<zW8CcK~O`SEu@gIL+5=zYkk<g=$gjtyf}5Ttmk
zovYT60Z-UBEFr%2I-n+m*4vaSSj1(xy#PSM#H>03XNmoUldr~jy<5D!%~V)h?U`Ox
zUK-_7+LBRU?s<#ZOUAMJOQtM(lP{0%-)6JiOTi6lVX;IMOG{!^`XnpcpLzp#Nl{|Z
zpuU}VLRKlw{UP_JV6a{7u%of%U0zi4X@UpYrXyLWDBMtpqiY^YrD(_TD|P%0()?#_
z0F~Hx&BcydjRfLQSAQI6mp+oQ9TiLl6ZghXuZoP;^t{4>x9EFRT6Da$z|fB#D8<3T
zybs@5xtC@v({x=X)4ALfLxWjU%q?LQ%6I&7qu2hy!_+rK31x`1ak*(%uz)?EbB>lG
zk0MoDO`;t7`yoTO<0ghp(rbtrKdt77|La!m!X?DPfx^Nht4Be+AUT#<1SrLBHac|x
zrI@)y=jyG-ZO?M4n~2xEf0?*+R&#>&BkNgadr2NJ+qrnORNH=%UdRjQZ<RVyIs-00
zHjNYObUQhI=|h=z)-CMnzPL8d&REL;=X-pxxX5;G+Kp!S>Bb7Vhxz2CAZ{6^?lHdv
zT?L(>$(HA@%x;u3NHGvsFEW!=71a6!IA(4E*^3~)n|cGJ|B%9?+$*CjYrl55vi>v{
zTrphj>-R4{c$dFFN8*$>NcpZQo-0{Q+3Wl+JNg4AqvnKb0VdF9DVWxOO?~2C)|fef
zuVA^@CnIp7AC=kxqn|3+&&8vxw}HI9p?sLCZC~!Q1Y_zzc{*VT`Uh$XU|X=ysc_7n
z9npRwjt0{UWeIq1VSVMK?()7Crsmzp_qyj(_M@ZV$a!|gc!8Z5Ir_W3C=A15D%NLb
zJ0uHlrkx2CCknm8t6gM&0@O**OLN&`qDC$U#S3Yc-@ivVmm?&5`RC^1(AU$5rI~g|
zu@z4A^Q`DmXt%QFA>t|pEWnAO$s<RWOH*w%l~(Vpg1E*&PS!X?R9f%&_e=CvG1nJa
z<@;flO?P3=gJQuh*Gifqnu3+O3x~wcI%|@Yvtw>`&Ui^}LUWAooJJL@=QKpl97V9Y
z3<ze{+p@b>ImwkOOiP#Kcx!axCx`ZAxCOT^VXfU)Q3$k+Oq5Q3^7=@VWHoIXZsm;3
z!zs$SLXYMLAT<K5kD7Mk;!s#rqYr-kE7KTI?wx3Q2}!@#h70!t-%QzE_<9{+McOLJ
zgBvICWrm}NoP?-Z*LqYdB8r6Kl5!jLkGDMLy%MXSZ<G{PPv_xZ{2S_)!tL1ATyrf1
zsszWM0HrOb3s<vZgdW|>+(d!4jPb6tIF;BXahH`8UEmjEna)KkR)@t{KVeZTkd(Wi
zMr@SprYq6IJOlxlEi~pe7fT4qtDd2XaRPQPU)C)LKEY}hs-Ksn1G>1|TYe=T-Ru5A
zevF1vz7P<rtNUvkg1khN_E0Ko@7NGOOoZdv<H_orT=J5Fw(5>yja-e%fuF{z?EWPr
zNz57&X}~@KWNwcw0Bd^bN0;N*^jp4*b><voi-FERj<$2aHG6505Jd{pl@QmZ3L$TB
z8TUwyT!*88@Bns`N+;hf%CMtDrwjp0`%W4S+WUSik*`(og41i^Fds?K*%XZU=ZEOL
z11?=0pjBbRbR|mT>fV7VMGQ{}FzH|oznu-ViZU6EXlihLC;8U>W;*_*L;eNXgD7~A
z<6fa0ludNcSMD*a;BhHyTNHssdYq@V{rwxpGSxMwNh?ivh4tgC0bY6!5Pvc{N@8L0
zi@)n#l78=pn;<(GAIJH*;ho6je9=Si_M(QQmM*vGhf}3~#T*|{E!=lsk!ffA3sg6i
zHZJH@_XvX-9s;9sxQEf^s3;wfC~bsS1<7v5_n^=?vx<iLR}YJ>7MQ(OV78FLoTT*m
z?KL++%`&yP`ME_UBQ>2Su9AhV`HQ`;vXai%w7qg4*HVvLJj%mJSI<IiGTKkLI_^s7
zs2M0H;6}J|-|#rLwzdpaMQ*rBR9UrY1NU+f)%Yup9q@>V==$L9ENy!lXT|HDiKT#S
z0hT~-7lF!97<;6n^UI%>AbZN%aa3gf#2>{PCpR@7q5(v_2kIH%^M}k}fvNAsf5jr5
zE5)Ehl|dVk`Vz;-lLTID%!%~LQAaC3+LSyh`|KCf<*OT}cGZ9EU-L69>?SkGMArv)
zyxYx~8`W9sqB7Z4l;-~cyV_NY4$!cuSJ#R;?gnhF$B35cY9b{4AEJ%zukHldE!)Lt
z#}}^3O<BI2CmibeoGcC(!Cd}60o)-Q%eU6Un-`k-ibeC|r8>j>3r_$?d~Hd9p9LBz
z3eg$KF&P|B%RYkS7+k#CZ`W(5fswzmC2aY|8+V2ExMSf^JVAWc=3?PK*{rUGc}O_m
zX1&kjSSI=jU`~VO5!u6^R{leISFc4l;2p|)&)>)T7n{t4H#c@M8gslUj7Q^{{>Jv<
z%}M<|ws!jVUt3#ZkE~51G%Qwot8X^j{33B=^|W-CI|)W=ZGVdg{<;?Imxsp&Jpll`
zcp;0sSB2U3EGwQCv<4F0pu_vJWqqw<qj`hF7%00)4WiOIbGEwrJo}iR>S5%(7YwGF
zVoG@bqim`CyIevbKdxY}&+!HXceNk3Lgf0~1?h5=pJbT~8#MixN})xp@+b%?X&3VW
z&iH^!=P3jjlP4+owWI7dzHu|Ty)eSEU3PH7WkuV_?u6i3rz{S3Ok8r*beTrX;%E(L
zyz`w5RN`Ks#0}7#ZEi2|@|#<PZpDfnDym<}r;HqKBMkEq$!pyt(e#Z|CNe=onD~!}
z$R3+XXi*xgC89}DvDhh9OL{MG?xy|_bka3Ej^l<GN!r?z#jK*@=VE8PUB^VAZH^y{
z!3?o{wB{~az~0&>As&IAkz)h`G$o@>GbMa4DvsQzil}XgDt#+lZF3KrV^SHK!z+zb
zhixKhhdEVo(flwfL#X)Z->Y)Aq&pkA0-<o_-!w4>w1{AsdHmIsGS<d)@@4(IHKxA=
zcD@adNtdV5K49OCxZ;YK<h1Xz%?bzN<oe%^P0*SDAY}<wrcNfwidS|7j2!l5?Bv%A
z-M#f`_j0emf8BvCG$Sfx>S}2(Nb$M4EN(w8t(CYM)H}bgD96MiQSAgE%$fa!3*09o
zY=osQ<5|ZQ*oJN0cxm_!6J(sRil?}5Eat{z2lb-NpBoa@pN0WZ6mtUF6KL;f1s_;z
zo2HUlK_x;5CFBYy;k2Ctj9dvzC>5R^J%+EvH%`Ob(V)%d0S4|F%LAP%ghZ;izRm`1
zB_L|@$xDi3HI<o-fKyYW3f`d{H9HD>5%{R*LI%S_W{UFk63W}vg1apDGTj@0v{nn+
z>E!DNOeaiaWS{SwX@Bh_{qR!y{aD&!HhVFCEr2+C-`2G^(h0|F3VvNTjk3%F@A<lS
zHv@ytIt(HvPlOYjs#0Ftp^Y-);yu4#o;{1+D`$={KIs`3Q5h|0@}$5;e^mejKBdpX
zILlr2;3m=GmMazdhlZwY%U9}Y%BF+&t{Zpu1R!d{w&`-aiX-~T{8xJYSn_|CDPOGA
znPEF|3PMm2GdTv@9){hVdW@a;>^a+V4w%CXo{?ZqX4;IoH3RbMX|=9q8?OPHMFq_8
zel(oZ7#;(TJ4qk@X%ThT0tMrO<<*L|wl3ZuyprIiuu93Qfi6zI{o&UK?^G@YOE!}D
z$yY<SpF3^$n_)LR3g%2tfOxC9dS}F3wGZR0h&YU9QMikQ4R6Wbs3lxveuD)wXr}sd
zYp$I6=m`MZb?Wa9k(?*_=KP%4F<1RKPV>@7VIwyD)(_%Y=$ow+L#ClkGlVKgX$r0u
zJ?zqADmtdBI~Q$;j0~k~FPbtyoxP;8>{1&o4I{o~{b}?=H>h?y0fh`=rQFyd|93@9
zHb`=+(x_flLp#fD+4-EuY_3G+nq*(wM8}nbDl|kjT3EqxT1Cn!Q(TJh3(|jg{R*wl
zBuBVBJP%**F;&ip8d=J<(Of+Dnq3gc9iheV$>W9AO?stUH9Y~oVfMlmp^yawaFMJ@
zlpRR#8=-f?WPPj1!r5w~uPxnk|NRTkwf=0h0|UV`-bKG8rlmL*d6SifQFTGqv;*hF
zcjr?2Kl|`Arp=Bbb@=+y%Zsv&MWI_{{XbDyEB$ht51G08zOsDdM4~$E1_FEpW_|D;
zN`NH<i;N3WF$<{#aT!f00dqvh@cNm3`DpE#!XiG4TU@AsT6&cJoO3#&tmHt08hQ4l
zuI2RTum!BmtleWgu$aGY8Ia)$8Rv)uGEN+IfFMN6;8LdA*Hxd=@I?7-^vt;h4p%#*
z?p1Kw^9q+2^!k|U8>4fRc_tF0@C{Qt>UN^BX$UUU5ht(ZD(%eH@cY#40QZNv4ILql
z=Yso{dJ-vdoru$~Q&0|~1Clge6Dpw0!-#b{attT()@Fy-1MWjGRG~s`!*@x4S>#;C
zsX8Ps+~~POD(!w|%7*yr77JuY7bvJ@VG!VaXjtT5y%w6#MU6Y{a{1G;x5rM;`G+Z5
z#e3q!!ff-K5DuLxKl{JJv5{i<wyhjQtI>@0`BURYQ*0|yy5HYKGQs2kuRiwAEp~9T
zw{swh*Az3owgY7cNXM39NUz7Ceh?qI`l*w9sxrRga<yMjm-kER^>Hzz53A6d{t5(7
z*Q`+6vMR_~`VFIe+ZG^bIUxot+okjbXqD|#i!$tV-dmeLh1JagvFWv^EoS&AnwI-&
zM&n*r0#F-1@3aiIa~wK?6zLC|m9rV%iP+FGCM{%Ytl1qAGs-YTVW;gr0W1XWxz0|z
zryeTb))k*<o5d(BY{q45A{>A!G2q34GxZ}mY=^ztUcSEGC@BK8bh35R<o-?l3o&<h
z73ZR9SlL})lAu$2?_QQ}BsxPX-3Yu)AiCz)W(GB^b$62z*&cl$+d6q7xCgtYtH~#v
z1j$2;>p1O_j5dZ;Lm<vH8h{zb3ApHW1~Q#(7lmCclyl&xVK`<+sV4^g5T^{p6Rfm$
zRw*v{b5x=@lpd<K4T<)GcHGk%Fi$-JpqJ6&-_7U^8B8#=8NS?M7BiI4wNmsdWXed+
z15G!Kq-DtFXD&65N!D%or4Zs}qhKUWX#J}m?O`L{Z`Hd^qKZD*FxEp~rBgZLsq#J=
zY+hAQ#rP<Co1jxeeF>Ga?-_aZ9dUnWa#%cy`*injvIz3_$t!a<!3y*53({7{U}SbW
zsKWI6n+XPkXAxsOa9rhgKUfUSa9ZK){sj)e7jv#uJo2;e%h`^97D;i4Y@K`*W)}rp
zu75sXy_fp7ULF6{o%Qz<KnoXqzD&d2Tf$c`-qgFWk)}I;%Y4<Y_5{GHxrmEel6(UE
znlry+8b<ZQLWDB*l{x43gxmC;Ea>O!@i^q5Gm8rFjrh%1k^1qj*pcFZFvw1Oy^8J$
z_AGY$7(=!f?1UUM+WeNn<6|VrJUK@0of0X}i*S!0Wz?VZ`xG7*&vqlBx({wck9+g{
z^D$+1&-r0JxC*jn>?C5#dRL=%d$WtKE7@WCmweM~YKpQJ(@c}5mJxd+>L#-C@PKco
z%$4Z9-hI{i3t%0aTi=zY<i-8Zs;KMhcQHw!=4TD!Ra5rm$oh(w9!onB;36Ykx8v@N
zkd-khKgaj#LKRIFzIaVBFDqEzDkyqo;2qr*P*e!ro~ks4YBg(DHAw&dR2|H~l1HS<
z6_m6K`u(yk-YO|zV9XaBdbT|t+KQiJpa*hm;M8Hfo?qqvx%IH~(1et_ZeH7~UxSFo
zd4#_BzG%A=ukV>{-q?sqY@50gkP(wdMmfjkA(X@@z=pdllEmWpeYGgTW3zjef|_d%
zO40b!yyim}o2VUqa1rw<>C`Y|<5E<XEPccwP*jFJeLc0ZF15mV`ukoS8QXQO!#z8G
z7`-#+=G<&c<fx`BNlTHISxbmAn|>blUXLYUGlrGEC&hpa?v`fjs@UK*F#Pt5)+;B8
zADU>DQg2};?>Yx<8@EG>H+i$}s98&Tl4-EmPkBibdw~TzTE2zEZdqcij14t*^ukL5
zSA~jTd(-tyv@bK%hsrhlQ%ccAWg@GFi9ny`cdnEPjV=O!IS3vuf<+Wplu3ah<@33M
z3^s)Rg}L4<ZYNHGetGlLP!WRSJ;(hDQ@blifp~!e8CTWrsxeQLLNMg8(Y9h5b{j)?
zy|a%<_s4ooa<=k3$YM^$;#1aFtstF*aq=x513>+aTA;G6Vp46KZwR4t*L`ansBQI2
z+`3ZYQ%-fpX7ox8Yq3IOGE>}=HHWIVW|E+^lN|;1s6eCmJ3D22KyZ2%`nqYG4laQ9
zk!Zl<u7|%FeTwbKvaUAyN>kF^2P1;BSoa6|)+QC0rYlQu8ahr!C0JRv)FN)pm}C>q
zL`-XY6Moa+(@(mNq|^7k0M{?%b&mwkmUmXjJj1lOG~VA5Er)keMQD_Bf-@!<Y{_3F
zomjWTBE@R_f?$yF=Ds4QhRW-gs~b8W7CA>gMc@hpaD3gL1FcLfMQ0&#^gaU(%se=s
z#9gnBXwpV~`j-ZU;4eGen*z+pxh~6_TbS0b*VKLkQT>J=sm~1W8E`OKBVhaHwQ-U0
z*yaJ!WGd%4zpf#sK^rSQSGOHk^|kB;uD(W#*5g~{CZw`98#1a2W(j+&eseuut}D}S
z@D*vx#2;}%gPUTL&_>ZRYv&|^w?#QoC2A%7AE0mQf?e*wR@_>2<wl#8FU1NJ2w`7#
z!A!IC*j(9;T90(_nCJ~jJ3cU?Ji5;Z!uxP!%6vAkQ=)$_d$yevu_{-l`w&-j$N7`O
z=_bRciRy;PV9e>dqS0H&@mhEO0A&WWt?NSX*l(Z&?suIkTSCmKW(kX0!;l2rU&(f1
zu!)ot8Kwf3nn*igty8^*b+ibq4L0DoLG=t|66V=jHW<UO)bf^LwI_sL#PU~VxN)NK
z=!kPS;kH^z;%x-mC!S3|tC?0w<BdDBmKi>D8(X=*-Jd(ZR_~8j`1r1$E_HVcJvNyZ
zcIO``I=Tvp(~PAu#)yIsXs8gBKH`(_+2}js2aOsD>grE4q;9lu@_qf~yIzF~sd-Tm
zSpuc^E0if8%I+;U?$*#M3d$E<FYn`OBfq<PR{Q~MB*uIcpegXEhun!PzzknL#7wTr
z83{Q{v2Bl*$-E!Yv@-uudWN!Vb+yxm1+(v>Qs`tYx=HzP4w@2ov`e17i?Q$sOc4$x
zqosy+DWCbPpAmgmJ8-{hh{g|#!+t}V&4(wzEanoCp-*n8RX{3S80BzTdWRXGR;zp;
zogFMzhtr!CS-3a5^}eKNP*~0x0Q8cGX8OI>h0)n3$9Kh^1XC2&s14Bt-+^XTx}}~6
z$gzKLdTaJQQXnKN5z<4uD$~#~JKK)xlc7Z^;y)q-=&D*xgDU+1SH5E}j!ulDoCvAr
z7==L6ibFW9OpwJg01aoYvE;XE0SnIP!g9H}PE}<hy{qXQeOujh4v&sruj?yD_pXf)
z@2H6JY5EZxVbhm2Kq`dEY4?YeHQT_+i4$@WU2V#~mRIa2LCJky>MPEw5p#4hm<sNE
zuC#glq%G;Hi3O-T<s)P^>Xx=Y_23zrYQH+Sdpqex?`CnLr!^C7rLmnO4s1+0i`C}Z
zBs<ikD*L{d)hd}Uj}amzZ)JfeU{8Rr+2RJaPMtQ}y8vwXB}DG~4x!jl#6|_2inpFd
zicsTa=YO|P{f|9$SCvfmGuIK0=a*?3R2?dIgQo94$Mh(jfYNvWzW)*5mfj8Hj#5;}
zw^M6X3?7rdPJ?3rPHT-y*64muuRqdr0q~m9?V#K@03a-lE5QlAX+snONQ?YDuYUp1
zoWNb}Z|-%^*80a^9$Yynd**rA%l|!brMSsaW8KP(>-#AZkH>HY$sevF=xH2N@f$lh
zI;%$P87JnDv3py^taa1Wg??{U*}wt!yoyY>atX$Bw&%v<K|9$*%eW{rME4W3@+VDu
z#1UGA^_`5c*71`LzZt+rzttS`Lk<0X+aGkVoNIMWo|T!0zS%tMnklX}##KfY*B2o>
zD0l!?*s#c3KMg%QG~hl{e9S48Ec#e|;AM~-Ng0jB*%KER_e07TNdLB5nn+z>IPGBW
z!B;t>d#5p6DLo^F!w`Ws?RC`q^*rr<7Lf$m_oH~o7m;x;TVy*<O$tpkeT~!m5<{&M
z0&T^B-*tD8oN%!5HlEmW*yf$<P(T4SyJV^uW4K~M2+OOVQ}6Q-DP=1%u8%+YhQm!Z
zw*fdsOMGzBWj=Y%B$m>VyU*-QnILJG%!w|KQ<X`muM>EbWm#uoIJznrlQ3W$rNHm|
zV`mEYvJX!icau}f+iwZ+FFOMa({=cw+jjD>`S~SQi5<w*qTXIYro|TUB%o(&-(6W*
z1$#%EM=8p`ZBh2&y{!ISK(1yWTdu#Yfj62p49D#Pk0XH{b@~{aK8%>gQu4U=ZyFL<
z`=QKS3Rfr{_yWPYC7f^6?DWivak5kWUBSoW)B`4Gz^WS*;^Seab)G)iQ$s>Tx^~*s
z*J*X$0S$pXTn$mdpFfgFI~T=w-S<DO(mWazuEnLRcWf`oUdD!YV4sS37x3~|Dd)&p
z0)j2harfcWy$rZPL2+w*2lZl@CR3wLkw;ZG<ne~N-NeX9q#EiMW2{5GIF|YoBCLhW
zR>YAnE=Mru9CSWb4>y^-Usx{cu+da5zW)R-OkZ!aIC(2p?@F2<I+Q$%Q$lD<YGIqd
z-3Bad8<Nl8>s3k0o8TEpD8j69HT870y3#g%%Zckd`qgTtb6h8_YXf3Kn>hgk;cMsp
zFiwp76RXoZBVzn(-(B&=Y^|}a5GAkE3SCXMgA#anD<MISx+T#je?hsI`t{VkcAnn8
zPG)0MO_P3&^s<>|99XQTA?RWhO(Q{KV(1`Vr<KbtvEJR`<6yu1m98?Shr3Fn)|)xr
z1q){=y+ZMz>E27Q!FoZt&ENW-{T8Ar@|ohwPm9V$&RJheG<-&x=G4xIlou5As#=n4
zc?Cb&VOH_5Y<ZvS$3CY*F9hlRfe!4(e&Pgf-^73F#}?YU=mQ@f-icElecZ~jZus8n
zx^cK9+_L1Wfk9U*9q*XIYuz+Rdme+whp!TO6&KR0bnGPWorxCPPJ*E6o0Rf}WqufQ
z4|Zc5IePWY+iswe>YmYZ9S?th7KjsG7mKG)L>^Ti)!ISF9p#nraB8ED7eoDa>Rxhv
z$tB{7ls;yM{~hB%gC%xF1Nha)%Pkj3c3lO5VbXgxW_W!>GI2@=7{A~)L}K|h#^JX-
z>a97*cL;_mROd=Rt3NWTKn!$O%I`b7yWD|u0?F=NR6QUNnHzki8<PGL%O85GFMWTW
zcGIv?5K`;7>0xin*IB;zV`cdLHSuDlLS2S5L%8%*6wT)hFU<*0folj;b71BMYoXV?
zr()Msq{fNo@pZ7Psq=>)jMe0dt2qz9m_X>+NI^BI&*|rtUgX=ZSP$Oaz&F!;YlNLe
z6t<PsdTfJqvq%H#5{-ku8FuR0Iix%b5!vFi7h4OC*qU$cB1Bq%A3x3`k&4{y62Zi%
z{OA>n5vH0`P>i|-Sh|eox8$?F-t#4NPT!b!8hxejq{`0eK*pl^>5C&d#eRQQsoG~5
zn;#dGscyf=#}~V8&{E+2X+Yc8#`p36V=@&;WwKROTdjwB6T`&DeR;r*esux)UdaxL
zDE|?Xnvud-y7hT7#3Hd+CF?mW!Odk;P>_1dE?#Cuv!f0-lmS9_=oH8}&45`d5$`|{
zds6jaZ3PrV*eRr@DH^zl^HtMUI+Wp4x5XOjAdD-pq-jP^zlp<gzsk`MWG1zQl(!{f
zO+O%?aU5f9=;Ej;XPxV$=DP)Q7s!2iwA0#bcS66|X)iuA47a(LEa>z!cH>|xL@jR{
zXQsW2Nxg#fGMd`KYX%m^BrzWt9<o~<feB~lU01{;ULrs<)z-3~Y5EHc$pf8R=P~!1
zwk$uoI}2m16SoDKVy>^k;mfO(Et3_id`(kZA#%)tvKmstW??ToDUG;xSJTfDdS;*J
zd?{sm8-oa6dNM|6C$Fev;|IQ6XQhW-hw#OcG9|d^DWXWZQl6)~scVf?|M=xPMiR6}
zly{~e9Wt&t^&+@nMB_|PamO=`JD7<RX^;w+_0Ls;>w50P9F?+IJoS*B!s?C&Fo^j*
zsERYm9q^GJ5%TUYHnjlXi_s$?-|_|$?)+EM1^LMun5Cj}d<tsPlhYeOK83<Xgu&wB
z*M{VSS&I4C1nLnkW&o#il(Ql0{nzK1;=9}5=W&D2?ah;RDE++t)>(o&C_5~{*chY$
zc-n1kZ<<CdJV=7rjeObMw(vD?@)F~sTU?0R0mh*LXwyF+4H#aq7wuoJi}l=NUH@HQ
zr!+shg%&u8G+qLcR*T|{FI>sLrPe7DN^P8$hwFc)3CLn@YMae#pLOk>)>yopJLYbt
z3S*o9I|S(UB?E6#;oiP^PY%tWNOB(<0v=#j-y+Snx`_ol8nRauX&(srC=vbE6>xmT
z9+mC!8iVXuZeuNEwn0M(`k3iVTwrf?edW&YT*e!{^NIfN(hpfx^v!zVId-ZqF7(HY
z7SV^p_?VMd4$T(s$M|LQ9>t&(a<^)u`m5O#Z1Z?ab)#PKyABVZQ2KW8c=^4qdu6xt
zM!G@=uCC6(>p_pIa%Vu)hxI~2r+kY-MCVzbE%FDFc<G#@ZG7#8W!jh-T)<7CgX~>@
zk=HpM+CI}<ZyMX!PmJca1{tknaG42m^^5vopG}d!U{6@tq;)2RKt-i7B_DZ5TbV0!
zTWp>Gh7qV%dpP$%nXeYh+5SU81M!X|?j|&R%<X)D2(EmrzuqR((@t`Bc^b;lJmZ4V
zzlc3$>0x$5;<m&5L(w<b^Xy<;Whz~DdZT5!f(goB1F{(~I!~r;+>DpqpVsX4hbBD~
z2CR=_;*ifi0X_wjwYKQ~d@1X;+?yl^h(QxA6B@??58bZ?wBc1aYwM=KMf^7myTyof
zJr28XgA3DH+A6j*F&*;RNu8taG!I4o8d|mEOtZtp7Wq|lPd`chU8qio+Fk9S@<D+q
zAnx_^`kKqSAnvd0N_Q~}`s8~3N<B7V?xA#NpXyU4<!v~8hGpVuC41`}=4mZOOqyu-
znq-owl6=cemP{|Q$-!A~s%DtmCv7>fHE8VW>(gFgV`~TIy;eFZ9`h*nBlZaJaV$BY
zyY6-)o*g6~%3lauk#obu^}CV?8Gto9!nD|qPib^I_=iih*|Q1j!+xN{x?jnX4X&%D
z^lGkB)lWl(+rCCi*}k5|id69U9YVBxvv6;TvP8C7;bky~qoVVnW&STA7bj@wN;m5#
zWD(?L*kemh05X4(*_YyF@F4(s;NT2tsaV7QciOqAseVci5QW6;wkN!JLE(LkZL3vy
z0|6IlKN?FTD%?QjPS(dDjRsY`RI;?a3_VIu9Jj=%I_3RG(g9S*tW1xcc1s#4Uf88~
zn}FWFmqiaNA^YqmdJ`#?5T5*3xPX@&BYm!x*QMREjbFvSSISjkB*^`Bm0XTCk>RP)
zHwWLtP5TI;&h}~7vL^b!cD9vN8uX5|=W=nOiYwoa4RsOBYVminAv{~l=sAjWuZGaw
zSQi|pR@;RTgBw<^&(oI<uBD#<>H)b)+Y2u?F!Kj~f8**`O4`yWqt@h8i=$3_!`jDA
z*{^UX`Z-0_&|1wlMWrrA&bGquPjBXo)+Wf#+t2loJT~@H!5)JmU5rS3<p6U+9(l=T
z6*GuIZ;O~J)KCY0y0G-SepY9Fj`&(Lsa!$+Purj|6Hz05yQ9HU<-K-#7d3H1$26}#
zH~f?wV_jc>L{`H<F45@6$43qrM3ck1fNz+?>i*(>oP&zPQstaoYRj8I?ke-`U|{+t
zP6#Qzz@b4V+HKeqV1;I=wO8UpI(<LAY<w)&=kFIH*L$L6Qx#)Iu@4jXWqmz9mQcwJ
zhTI6&jJ^N%T%&(-mja&vk0N$rhw1(-S-;w!r%kZN-tMdoeFIv-`MdSSV9z7H!k?xY
zlNaCF8pSb(;S3D@3JRLrHy|s!e?9q#<RPrr04FYRtUxH};fp)-l_LvB3Vw}`c?l!)
z6jPQoRP}hvf)M_M2{f#hjJ;deQ0~PGbu%RJq457@AU_LV{-$9@_V)J{r8}f}*cmg`
zm7F`Nq(1!#z_VM6{X*zOJ&$5qLHREbcs3ilP9@pt$NZ=DUHKZ8oJq{C)*Mv92c1@W
zDBm%P*g~+h1EZC7!;om{upRfz_A$@ZvrIR@zucO5n9}WP;P-Jf%4_X#Dp`olnc-1)
zjt5@1*IXzcj*h;>W)EoVXEMiox*~cM=8TMUo$QzXmWurA(7rs+mpSYuo^F9+T$}ji
zR=5rTW`^54%_$g<o=~v5Ql8zxs(lO49xn+dxbH0wVsBR%*z%)(94F`RY-t%jR9MQC
zzJ+lxk2WsmkO<Nu9eh08HzfAafKz3MbXXmG-Ko~x`PRtG#H*9O{({sUC;<F5w{IDy
z$>M1Ev!kve^Ep79StPNTHrVc&!2S4z1ax(3h!I`(Je%=r1#9i`SzXCShOwMBB~7&J
zgK$stu;Ko!Tv1+WneHb5ARy2I@SNQKM|oa)V{IdUqqb-7rLt{chd}wU?cyzIWdWD&
z3B^3F%)Vj%6QCx#J$>Uj3eD}ZhiZQ^NfohllSztyVH^-$GR9iN+uN}!p*;Q<7zD4F
zY4%{&B4J?&uE^9Ut-|J-+D3g;|0~;g_L$&Uyr8RSY$N^oO!t7K+wG;&M?Grv`@<zZ
z<#2`P5FW>Hzr@Uzsbk8b5t?$W(vJMi-!tg0_8hnU@|^jeP6)cZn7(SrpsIHkxb&rd
zv8d^$%|X;l6CCnCXnU)uwz{xw7YZ#7#a)UQE$&dDxD|JIg1fuB)1t+l6bbI`F2x;+
zCrBFf-TB7er+bY5;QtPCl!L6yxz=2d-1qgcWT%GPB3H)L-YDvbN5hnA>_TwvTRVO6
zSc7B*cW{0OmF(x6waUBokCppy2kL=0?TP)9>h4VbY~-sk)HnCe<#@{@Rfw!*zkC5p
zyfD2HCwzl&u3I-R9%zS)1VsKw`~8c)dM~*&{-S}m4@Vy^aU!OoYfZUILCGV!m%1Rq
zXhyhqYL`gzlKqmY3sNhpZ~bzTZwPgAzwbRQw_iJ}J!@TSZ7|vK#QQ{tg6u<?0t)Pa
zgbe$n!Lp${6Q9x{eCiZYPT2}lP8M2;R9q2{y34E0o0~t_hve`Tia5S}WlvUp?*~ls
z#EIeY4L>;41<0&m*yyA`tPG6(a*N;d+}h3n%-<U=Yxwg_yy5wVHSp#Ab+HBjhJT7r
zrf;%w^O(0IA<;$gt@tXM#{PC78dC4-VP=S$>5iGz9~wPMA3^+%`d!Nt{=M2am|f>e
zcV~b;`Gc#4b&t2j_HT?klU_)4Lnj{<5eK`6X~%>xD=q`;?PjxR$liVDTXp$vK~Mu@
zhn(zPrL1IogE67rJO08$y2bVoJUwG0n4W#=-(oKeb03N+h73d(#O<VJs&2~)kFH-M
zL39l5G*3^u5dc%dZp})Qb9V8c&Kr&<o&n!fsRT4&<Z(mb8dZs&_!Wg!ZTfV@QJ(nH
z2~z&`yO=9nH~NilJhVzq?`AM%@lz9}@Y9Nv54!cqb}#2GxUG-!GiCx}uGnkNHU6fp
zJ2)ip`f!bRg=}cZzi^qLIe+(K@|l^Va5JUJ)E#QPhxCBN%U;9zsxAY44#*YC<=>W^
zP~{6%y7Cp>QZx{q#X-=uVU^$zEMM<~CyZxy{%=<A4&L~EqxCR9cAvsuJp`|jSHUX~
z9=%KoKYobdS>of5w{L43)FfU%4i?RqN;~6OFXD)-+Ok@MN(8qBemPQ>U8@)QKl~>0
zShJiSZOv#@{5Pz5-iHm^%vq`TvZs|2{hM~bY$8l#F%q&vcqcJZ8?aw#%$IwCX(;LX
zAA%*(T{Qw+A>GH(cjc;P0=iL$CEteN_+~m_&u^LHGZf~L7<SMiiaR1j2@Qz&yO|0F
zIx3;n{h0fZJ>ALH4k+NZHrwnBjX8E%Y@F7BHXi?}!*Hg8o{r`c*7-1>XxSS7FfQ=X
z{&Bx=>)WNYzvM=}Jut?nHuRLf5m-U&?uSKs6ioSdrTked%`af;{iiUBWEH=gyxg&p
zx-_Sc<=qz)iTj(0jVPoSiCXw=xkDr-AH2ivwD?)PBbfy-Pu*&rm=9giK*6?SSVf8f
zT+Zqp<YWvadsc^3peG?P1F%69e?Nr}1Z~r^V#Yh4mi{MCf*eDg;<$E7cri-J|8d**
z9ynhV`emasN>qr&VEqwD5pUe0%i$|=yC&$MEso0$4|!>*LU4+><Sj*i#bjBz^lZnF
zKI#0>yN5AkC66C!T!qbJE7bKNZ-$l9$6LjHYYM~3q%|>oj;IjPe9`=}*v(!$yOc_V
zMn0Y8gFJqJ7-q7<>OOk<Q&Z{B>3v_43E?Uyd%a~>A$eZ5cC<)>kJMhcw7d8jx?hbr
zEu<pmFePT^Q}zM}@K;NebvnUFcbV(obF2P=%~UlM!hTr5zE1Uifc|wIUl0+il6H)y
zxJsOLo|U73mBN-673gQ>U$+-N@LMsU&X}X#_P~^;4$9>xOIaLm#`A@S@VR|VA}WC0
z?BKC_&h-2=>WVALeL1>lB}Emc3vkViZuASG7*fv`#N9bKM>90T9PhF~;M`$iY6z+g
zdu<GK$fX{Fec~dfwlj>jW@5nyss<zj=Gn|$P%ofuK5N_n;*FaeJ5F2;dKr}w*@Zbs
zAz%cKJ)p)hf`yMMEU{%8ZEuaZkwjT(o2UM8#N*}`(PcY)=m_YnNS@SqYQf7+;)z`O
z55buldwmEqn9}e^_-I(}+j6fVwEzaqO(Mk#XAE^KG;i-pVmRA}UzbNZAkf)~2vsYZ
zW7cS*9kL=wdS)u&YYFv($i;zXBxJ%Y6<iS0jBcw!)4J0(Y1ZU|o*7}cqi=$SYPp(G
z=Eq|Ll$}N8zKxZi6~4DtJ#6ihbgpf|dnA#+;m(q@{T`~9*OJvKt%by}JrE#UYWU+9
z)H$p|`7;xVeHGjnv4blfjl|uZsUy^~__d+YcY2ub^z*IEpmT~3rg1nD;hs21`VImS
zN?C#8t8?U&_#8E*=0b-+^)nN|K9=X-olo=E93a8>nL<3%xlLUXra5*lQXj<NcFYj}
z^Ne7-!>9n+*%A}wC;Z`DV65nbrgF!s<26=&ds`Cw_MW`5%1MWjrF%Ywtq|cI(-l{p
zy}GZZvKrpzd1v{Ny9!oAZ3JqXxO9#_xvS7PwX|u7fx%D%j02T6!%@InmM_&KbRzK$
z1PQqUfXPj}z$bB~_MBCKJfrb7jT4zzj(5M1)4TC^^L2kgxLu*HmDLlN+=;Js6>~Yk
z<mck3dBdHa9%oN=O)Zcb<W8L_=flKT)|-?KMf#LM1LC}o?NYZDBczXsmM+u=FkpXC
zvrkIP4Y56Ob-5}K;6`zdDTD-wn9qGhfgIRVA%lA|d+Ayu4E!qBF@{UlrUJRx^z+{c
z6U`0Wzq@TqjQ_0_R!@=Oj~|;3W(Kc}6lPgj_v%|<Vuq>5eYbS{JWg`b$%zAV{`d86
zce-U2c#JwP<w4tlzT4$Alsa5B;$N`Syl?+0+YoO2Ip-d6bIxJbe`HPVYW?uY)dvhD
zyT`bRGSDe5ImeZx&I)jIgbcXeN?aRfMg{js(wqVb2Y+)9DQ1>Kot+-W59l<$gb=1g
zg*ZOo+s%uY{xYy9w%H<y%2bJR7S~V&N}i>y_DZ$btedCH-{B*iQiia+qP_m=eFw`{
zL*G2pZQ}$g@YTw_mfuY;z+1jQ{47Z)#>9w$gm*+~&$PZpSE-Z1^BVkk%+L7011S=N
z0L<n!Q#<k(UT0&nb4$R89g0QXIW+qm{#>Vm`XNKc$4^n}vtOC$G1tNZb?5K(UMxcx
zTAnr(@4Dn$R~NedwmcHs=!7mzr31MaADCP6{D6)vwN}~hssEbA5u+oZ93x$rARcmJ
zI1u%UuWT4|e&@fP+*5IJo-K1>!$HbFX>+e8X+sa3Yn+-wQ}9ro>hRbL&I1r9IG#j1
zd2OjG=>LkdKyE-4bVm72c(XdUr^2ezsbtS9Vn|xKE<C!x=E7O(&3<LV364<fT6&nc
z+*DY`V_mh2+WIa0sIP%^D|im5Tzf;i=zL44TyG(hDQ=c&qqfMEH!y3=#1o17H#_Zr
zXOc|#EYIoKQ<N_HqH;FzjI-m{yupXMs3NW--Htq&W|9E-4}l8)(6&ot`E~QVSnl7q
zWkse-J2o~m_gfIW`})GV$gb*S{vU#C2+M8liviULM*F#v41q4!{Qm}BhY)LTrtI)F
z`c0cp#+}EB`9B0RxQ7Dav2;Y!SO&~zwRCOO)cH2srgs_>lUNWzch{gM18+o}6|(lV
ztu_<1%8sdZ+bevGw$0(;G$TQlDEBW4XSaY?sWcTZOXQE5BHY_pi`cyRfL@h`#%Rc^
z;Aw{b5biIVjY~olYaLO;QUpEuhaO|Y`<24Ii};O4xgo<{yM)G5@6>E72U90#MMJYY
z$hW_yq|Gy*Zs}6*&&7*>iXT#GitpcHD9>c4g%hCMek2ef=VzoPnyvMzl<Nmyk}G)}
zht$3<zVxXI);-UNub2qEZ=sbR#q9=7rhIi9@vKuJsK1=1B5SsPR#79J7qt&LP?~VM
zwgGj?Hb&no*`R*p$^Jk*=a%>us5=-!7^sc|7rffd;X2^=ud!hF$A6{CBoU1;Ei)L&
zCyL|Dz;tsF5;u51@$x>{A$Tdx9tcs=)kA8nu(cGfqDS873ZVj>SUj=}s<6^64SinB
z)GAmX3Y39FwIu~gbJV^sS?7%>JT!9uI_mqbcl|Y<BR-IQb#vxcw3WJN)Z2oi9eQC}
z)Y>@W;$3nnpB8cV4*M%`p=e#0ot6{TK?ll~p|5N~kDc`6k)-bSzL=EZ_%SQ7yPW(#
z1Orlkn^HfjpF!fO&e~4*n?Lyo`2R!r@?#YJBb?$wLOG!7mV2volPnx@-dVJMQ^?Db
zR_10{h2AAM^G{7^`%&jKrB}e$axnPw+KX7lU+?h=`c@D2q}t}Dprtz$3a~IX>kO}H
zy!d-!omE{j!mPe`LLAqgx2kgF`Di>3Ksl1L0~QlLp}-UoEVPBFe2$=caLz$*7E{C(
z2zB4@Snrn-G+N@purD@LXjEvd-XoX*d^HR5I3OwO_`P%mwEV8}+V1DwdzUpqu8R6Z
z29Y3pTPWQV4=V*m@nX>^)zViORuM+Jvxu*J^0>)`6i7pJ*LL*zzI(0%Z>;V(Xw%oN
zkP_YU590OWePvkO{r|C4P*pHxmuxovJMx!^vw#)+a**2Dc^bgXZe2`B|EBY%gGNWP
zB|jUG3YY(ls1YaOk5YY(2iIu~PeS-c+F63+Eqb_;?|0Y7pvirZEr0&}UGvubZUu%+
z*DtS|cwGz4Vc}n7MOIO+_-eXMm^)hwH%`o<qj*GjghX`Y=Izf@1sx;qho>yRBMkk>
z_CJyFq_-7T8iQl>Og|cyt!kE@Prq4LB~z#MY9@ajGkDl0+SP6+`vz?@c&gJ)du<gt
z-j7RaI~2Xb6whA^3!cJf7=G#+c>luLA<;a5)8@Q1c`M7a^oV|M4T3bpn6W?TcYj^;
z!NT|ob>dC?hJJjMdekbX5)lpnvQ!+as=L^(d1P=^m1=M+c`aEkh~p^v`Q{$AvDeg@
z+Nom-*ZfXpMkb!19+q_#q|gcO1DmMmDy0vqs2dD26$0!=+VSerosaV=QZa%B32VWF
zCr{5Kg>=~-buyNb@)j$WZYN)C*jY}GzxyB%cpK&3>m;`f&uX13$W`n4yH%@l7~|xN
z+CTGc`WAira=uvBChn+AAK9u{lPWpa00^aSTur4bz>T#XouGF6oHE)w)X|2=!4lVK
zbjvylC3vO+wiJ1ci@yu}5V7xcwLOyviE|DF{oLR-&Qf(1I%I6>a}d)wrvwaX8Y(U*
zr)~2Fnx!+e_5*)8nd!xt8*z?=M8a#TA7`S5|G6MT#ci`dh$tSiTd$&xkE;unB%|ud
zIm(018ktrP&2q^wAI)W8oo)N7>Shjiu~Mijft0JfX<m<e9}x$-A#bo%TJ(Imkji)2
z$|AS?kS0H%ciuilw!d>}fQy@#mp2_Fxt-PRRzZ|2y_oPR-w`!wOB}BXk<!Iq4kt?$
zGGBUoC(EB%6NhdtJr6H{=~_j_0%qq$;bPu%t-^`sJrzbb^pA!BukjlllMAmQmi%K^
zg)40*wrgAkJ$iS+eftYb&jvk%afJtz$5m(H0s#yqQ*K+f5#q)<KAVH%@+E!aj_+Ip
zCqLLZiI4dk^r*U2<UA|`zI=BoBRND=<E<lR#`%#=@}W<r_uUp;Gl!ZIO-Qvlz0L^s
zvd8cgvlx{a>=XO6$T6p9ENArlknqXyS!jLRff^f5Az0JQ-*^nyODFd-x<$oQz3%O?
zt4325KWF+Wa~^ONT^Um0OLTsxxOBMULYFR^yefogq3Zv^xpKG1%r3VwHkkQ^b5&P!
z@k3IOchk`Oj?|-2`Nt-~($NGjTW|xEwaVr4H208g*Y5RR-pEGEat^`$YsCwD-|xOW
zqn1U6{IlP4xY74&Y~jvmG^Ao&5y?Wp@={e!j5;rI|9ZKHJf`B=v+OrcGOFTowF-L=
z`qheAE?eK&-;9gxquBm$S>u50jhyJ{=t92e)zfdG-H7Z~cZzA4MZQS+$C+=0t1tZE
zwphoCWv>E(?=9cDI<wyQEQt@a>XNbu3e7nC>JE7OzmCOS@%^#r%EkJwh^a3lXZO7z
z|H!MZq!ew&ozurGhfiL5HyC=#v|og194OQTzRWGyU*o7)#Z8B9@mSDS{?nts7hO|;
zi0o(A9!PvtaI^D#Z0Q<u<`iE=%_fM86W1RVnv+nx;=Mt%d$L~E#U0^Y9F~@K=Ail-
z=}Chh3V;hColKLk_SJ9(_Srd(OP3!QI6df9A_(YO<-8?+0X5l^0&Qps_HuZ3Rj`%a
zOCyJ7%Vi&Rwr6wtcQM|Estru-$X2u59cj{M^$s4FZDh>^Q79-ZdQ7DkIMeBaOioxg
zZ`b`SRcbF0o^(%BE~g+4hx;kR0PjL?V>)%(oiqL3uWH*K_e{WIz9+zkwIm8cA%r8(
z+FAFX);|i2A3^QbLYW@uM2fRwIB>iexZ?ESo4?OGQ!+|(^!`^@arbis%~W5(llFQa
zs9k!Hu!su(<ml=)M|lDJVTRdP2yIH9{rG!TIsYe01mKsoK%ctGSUyR6qO>FXCSF`a
zlj(&ywnClPNm<{kL~p*SnBg@AS)6Z9aYNsoCQDWd<B;d=a+NWBMBV7sOGFdBD_n_F
zQ~^0_paOmy#(*Ch2<0zhX2i}s`LC?wy}W^nD@WkdnB-@!iu2KRjx?d{9UCia>HtAe
z=#_~?86bDLkZRe{`6xTUj_o?MJ(EjkPynHjb#{0chb0ic5r3|V`Si7pp3zTNsQ4pc
zfI;D`OY|vGx6mZqjsA2L6sm_ify6gDV`FL8oHc{`OCpV?13=l{kEY=7y^--x9*2y@
z)%-s;IP%J*{h;Iexwn8uJj13`UDpB8y~DqNz5fsrdCr0f*GNTG7xYYauN~L*;|>p#
zDLU^Gy=z`y#Lm44f-mAa`GPi5U2esH!(`wYsQNqyp8|;d;tz<`E_1}g+v@$-aSgXk
z!r~Cf2}xjx%f29cSXP5dOFEj+cYIef2`*FK7lPMcf$ZR2g&Y-ujn=XZ?jKVdQF?Db
zQ$txy@m`!@hE=|W#%A`Npo$ji08@i1jcLKzZ-rSiaRm;IZ7oLIGk-P8Rn9Qz&c#f}
zE_XhG-_l$Vma!Xoq5YGns0)etiSAgsE8S`wKYjdcZ7mUc;*|u8?-XwD_&w555Zz#F
z*?}04{}3X28DPH#031NElOpH4+H<yGZ41K5FP3w3;-kH>ov;u%sD`?A+aBt(_$@Z+
zv*Q)IxKTdzf%iAI)}~&ZhyMpI51D}XE}AHV)OdU<h9*mOhH4=Ba&BoBX(1nt$mmo|
zGsdq7g{ncdOE#_gax-hI?N@X|!5>=sKr8ouctP#oxQ0AjXkS+-LM2a0g&HbVS9ou5
z^&g==UraZh$9`hO7!PgfmYQa(f|JrFVou^g3dY%Zh@^-zYKa;tJ)M~xLA9w@EIUX<
zKi$Gr=`82?cJ=c&q~G9$V3s{E!JJF?aU~nUU38MYBOl6(-lmgTq@{m=m)hjE;pALH
ze03SZu;2eLQ}utis{i*snv5sJa2(9iSw={8$UhZK9DFcVTh3kqp@8ixHeFE-`es&u
z6@^z_3L=j{c#91U4~G0G3MB#hLAO2R?i<)P_WC{`N#uKbN1L{7fTvU?otP5(`bwo#
zZkC*tRHbmUTX>h)JN2-QCKu^1=P31l+Ba9m`|bEAi+nE62NG`_W#E`Aq++<_2Hg%S
z>|N|4QYug1u7wshXT$e#biSH_WQJ=B%YfxJuJ7PWV2N&huydd$r1?ecwSsTP-qCV7
z5SS{-N=Rx4$xrs3^#v{lxv-NTe?<}$0#4s-MAbP5vp9HXLz@(8(0-P4Rf}XeTv46Y
zd#;5SkbWjz%t(^4oP1F~K!H$I^A~d$@!M?mr+YuY3()Neo?Du$T355j%q`E!a7-sJ
zpknkh;+Gv8AW`MH_$w25%qz8Mks(9-1&MhoWj^=W1!}zPS=G%@Er-0|f<ch@E6Qfj
zV{8>P#dN9Fp?&{l`qP!4Ujazm-jq~rk28U6rzAVrYT7npQVL8m<(3wamZDrV+I^wl
zn|ph|)i{wgl`Y|$?(T76{2#)op2cb}Eg-4FV9I^h&f7K$;~m<#sBT^pFLyURuY1Iz
z%yVD8pGUm*R%c-(<=^u8hoZO*!}B84U~1D3<Yv#xocY<uL*9fV=Q+@jb$5FP$2yI7
z&E{n;!tO&!aY=n9l0XGWOK2blc%n6LV%?7!nM(d<wYzQD1gCHHTGvo6np}z8(Btz@
zXmiHP=P@QYl}okB-5ZlOcyj!S7%G>l7pMw8AL+7B`uOt$8m+1FGu(m{Vz><$eaedc
z`E&8!&y_UNI<xqC8quiG56JwQBPv%ec@TnQ&`I5DWFk9n^bs2uZKn)+j<av-aK0lB
zR=M={(Ghk|s^2o6Bs}fJ9V8&I!JNIAl}Z)Qx>_0%l_6mW?xNx|IFC}`UsIX;_*%%0
z67!;4v$?x9hqW@7ne95^LHY>ZJs)-+keq~Em?Z9?L!u)rR()DGR_=^R3`jlC7(P3?
z-Ax`&(~k=y2+r|s_*#zo^B31{j8*t@Orp7_bgI#QMiY80A$eT3yg`C*LxiY)4J`XY
zGx=FAMJ0LC(xt~avV6;|kUtR<*SN)86w}%|_@C%gav{Is^_;ck513b_@95GP6>G+@
zrnGp0a6i-rKFWqG8u49ID7H8h$4K*y2X>(W{*YkpS2;wm<9R~78{VHK;$3Y$C;o7z
z%(GVRdvk?SCH~X8WP5YH{AG0wuQBe>o-iiU1E1yeCL*!$XLTuG?69n+;%*qoPE?#s
z5i4U87Bl>`7FlNtYHw><7T+;1^xGrRi}v&V7gz>K#UX8|9a>xa*Q)F#=w#U;yJ0Zt
z!KQ(8gBdC}|7O$OM2S8iPGGpn&?1~wmK)pE-iq5jO0b(wXo|V%OOaeqTMq+>N-b$V
zi|2jFsRT^`zQwON{mekhmb@7aSULElmUa7&2}kHo?&rPmQk~wmsma-5@U5X<X`$UV
zcd;JarQ;rRTPMO9-zg5PS=Tc#+%*>4a-D1%b5?esm!!QG>(xMO;2aJ9B8~?MF7|M6
zaxwkhl)PRN&=U144P)=O<z(t>lkb^PA+Hyx>33`E!lp(%xx6`q#aOmUmiC**7?UrZ
zeLuxVzZ=B@bX9?jt(vTJCcAs_oH%}jQj+@ywNY`jCdh{@_5_3B)$1~nR;)@f--gt4
z{)G*Oq1iZ$LqIbEw!g>sp}O^^<_R}+sjsYbf~5Z;i0bAv&)+-eE<fVG5xB&NiqvnN
zUG0xIbSEhy%<6Y2(22-Nj~@6?e`RSgMQb5k`tTnD`cMa(4}LagU{@&P*wk7o@nSD<
zSrlg<o@Y4Zv~hFh`LGOU{HUZO7m^P3rCY0)@!JbQV~xG8NV2lzW^?hDd_AMGKrD<5
z8>@F!L(}na;_*HBL{fTE9gOqWC3s(y4sfRy_$&R-#8=Bhmu)0qb;;U3N2ry;(!gp3
zx1$k#UcwcN<QrAl{}7c_`l4PwySZ-p6&lj#^)8OFl_EUcH;5QOaE31Uq8OH3c<<8;
zwr#rfX{15TNyAU~b%)`#^jp>?<Ren-OkJYSgS%+mVgc2E?EmfHES83Q7V?{;(PU-5
z<7umu;4BZ4*r&$%1JhNDo>Oa0UR_0Ar{KbTPk87ZEDXkKEyY^fbksRPqtYw5;W=)$
zbVKqX?VnrhaTzfAywt60PY)&jZSpM!6Fg3W^gy^Gn^`SWE%H+<(`HF@3Yr6vfyTYY
z`B;3-<!h%4NJT|2i%6+dJQ1gQkxemL=AF?v*!r_+U}Pf`H$nbQgX=K_{i4s#1+y=K
z&2#;JEd1|!ORoc3cseQ)MbURa8q8_mNqU&uPr%<P`=|XWp{0wcWc-h95@ZcO@)(1^
zitfWp_RrN0?lS}C=d1xUf0?4h86AR&midJ4VSO!Z*OfR>z-X3btE|PqdSDJZ`Lv1T
z+_6atI7SEG;f)KFy`{f16qv5!LUl+HP)dS6jc9&b=qgBCI|Ei7omH}0^djZ0MQy-4
ztNRqrgPC3vN*XP6mhU;oH}4A=lmMqVtUV=mMs8#sAGr-K&eoL4MomVvVCHum-7WSA
zCtzkCt6b29C%Wk-IxyH3pu~4;TEk;NEC=E3m&Dd=bzWdwx~njb$6_D9*9`tx2xYfS
zm2b)J&_;Gyn`Ua0B(9bA8v)86U3jYkPn^ftG!Ouu8=Ao!;N@1v{@pa%L?0^~*i9{i
zTvP>A0N;!N5e#ARrYL8fSxH$B#kV8*G%_S&D{fKa_k=gcE49`HuXUe2R2AQ1ZyWEc
zPO`-E&u>RLcIseVgS(A=!y&k{3H&)!Nob>Iz*CI2w|5;bi+%9>(bxOmU?J8bZ<5@1
z;ripO&LM_%<6axVS)MZkh<rHr<$$)V5`I77ZOq8crqtnJA8zsD3m0YmTb$Lti?w<C
ztj8S-1te@V$br?u10J3<sheDPhWt32??1xWP*mHQe|pswV@cd0U3BJ?xFYqO(&xj9
zmH_dxSZ$tlk&ZA$KWuUm*y#wj7JMn3yk*E`qFhdV^Ewoc8R5kL1B)?8zJ6k7QixU<
z*7ebu)O6qur5&=~Elfl>GZj#bQkYa%ouN8*R1uWrb~q~-8=gb-_0Rx6^DXlWI~Erw
zaprC-$s$#wqaGn82J_ur=j{E@8N0Y<vb4WM2Pz=Du}bOVYCSncI2582V>KNM!F_mD
zT^ya#TXwWrx~XUl9kJ3HPn5T~#U7#@pdq`Ze(wv^b8>iA2>EEDQc*@0$!bfV*3FVY
zFrb*|Jkej*m{}>SrM3Nl$)~5IZA922UIS~}%Q)El<7M58X46`gg4^Mn*>ED%k4$k*
z8N_-=2hCk}VdqRvWsE;mG0gF`60#R0Ij+5rI8Ynf48czl&~wsZRk-r3D$%pv4$CMw
z1>m?nuAR(Xk#m%mrCfUFvK9zA|BOr<mfS+2=3-jyX8Xo&a@rQ1bw(FDPZxfwHasnW
z_d($(Na!sqgIlrg*rzEm{|UXLgw3ULoK!N<3a{fzm*)G%x9M5(BN|3k-J){a0G<G&
zCtWBVq%FQh%)pTS9Y86-?^m``OjnEj6L&;-8Sa4C#Wes3ngaI?7ur-?S8Z*{4$y<t
zK4~Ybt}>)}#KR1s6sw{t_6Kr}3%2RxpZ9)jA-bH@Qhh)>7o>k9gzmJT!fn7<4<jp}
zb`VBa&g*>icB#vkaBoZYiGhYh0f{!Fv@Rhx4yuW}F1iVjDf#ZU$%qG2<UPBvuZ9)I
zhibeVxfB~T1pM*K_W_)jXGHbbDb-^EcCGwU@*9iWd`P}&4O?F@W&IQHE=-vn;yYU&
zbLYONpQHX8fqs+IC7t`%<ezxZ+y0vWaM5EqAbH%9y)*p&nK!*Ag67mm%AdMCps7CD
zEfcV)p5ieYML}Urs$O+Ww+y|saCZ-|$^BhbV9n6>o;CE;8K+GdvKnI%d<I7cE#?bj
zANe#$_YNDBA}?`F1ufv?KkB-fN$YK<&5!m?wksW5Ejnk*aZ@wg4r3N#`S^$M6a9hn
zCjY;jqDDz-gg{*{H|l=_f66cU<4*vY7oB_M*;gu_JwZ%yoJH*}!%x&wtjE9<HcMEe
zcZYg=rTW}c=TqCjkU0LL+q|J1+*A^OS40_znldWR+_7q?$$!ONb^G#b)0JzW0do#Z
z6F(~PGi!4*k_iE8hsxi;>V~hRLe>(BfBS5I5Wf*+{ldgH%L#kC3V45d*@(5_(a;$#
z@>OEA{zc@qh`k%-K<}X)6vv4v4|!BWRUaQX>1M;$k1y5X&RyVH8a`y!s$?EHpRF})
zHX}()`^$PKedrP=vH$+H^1;~rGX0UpnsG;#g@gpM>@K`^p7h%J#W68oce0PH&xVzg
z$~XR0Gdn=bzKr{Z|1nK=o<AEUZS2C-kHw*dg1qte<vKqzT|z?C_yAQ@u5N2r+6ijT
zV>`uWN*#B!*7QP_aAklr;$`!Xzwy!OxY}-t=h&T6^7)rl#Ha|_gKvnXF~1N&Q0G>D
zGFFEWoTyoQCK1(#T?$ss@u5g@`UFSmDFwKZRcUVso^-mh2r9MSl&4K3YK*wUhsvDn
z)E+#iybCm1cCmH265P+fNfshwKHjsez!qx<N<gApJKwszstje>OMgzGhRx26^{w`f
zz<^-v&EbuTzC)ijtg@~8k!f?B8`%*-Hen}=c9J72T?xx)2^jzS;#FlfLG=9A1V!V!
zGwyaZ<_13@iOHsH{m(02ng+RYUlPr#TjrP{I|Xc}&8HF9q)JEuf{YzjJ<G>nfpwiX
zlx7=D@a1$w>+WJN7+g8nBQX~8{__4JQ!nt;e(pN;hpFFW*u3W$;RNuqv~(0^xLB+P
z9&Denj2rr_wN|_kQ@2dmSxETIah5Ry!S4sqcFHgoiw4AAs;dO2{0XF3DD7A*&(EuJ
zbo{h5j7RgCb~K%a-aqZrOYK-M!3$aw7zzS-QB~5%nY(Ai=5EVPqu5*uof6)66C<S<
zTu14{%fC``6jg&DxzA&bQ-*>3+^_LyAj8VWM$g;*Y+m+TifY}_V@kw_5${~tH0%`i
zmoy%(?sh;l)}Pc5D90+v`+*~x`Kj`U@vTh(|Edb?mvu5I>@+KG2=vlM1%XL@_He@f
zMK2j7YXq7h*7>Vj-YWht&!=t2L~In(2U`ej@33gb{gtWsi#d$g;}A%sP_1TfUt@3c
z^<>gd@rIW7d+-_Qd$m)2C77m?dv5o^6Sc_t%lEbNk0$3Ib^s%(;|J@CqvLwa>Nn@C
zOS~b304lmgo1Sl3RC<$j-kPxm1kQ8p15euU77?5^W4gdblcNS&x+Gea^JUx5&q7Fb
z4OX-8*OlA9iSA`u78UujY^WH0t11y#;YnAtkLc>xV4`qWxs<)jV|6&b0_xif<b&iG
zuefyEhqwg<1u=~M7!N#sT*gGe#+G0?bb0`kb;uF7u{UNO`pubuuHaKt#1R3jJ1pJy
zY;~1*Q@7omw4din_V$ALlAOTArr9c`s-Qh^Z$SQY&_<Lhs4l6ay2t|XbX^uqWG|%;
zoKiU^3}__d2sSd8oFF`<B7?LRA8?}YuAieD?5qx@*JitQ$W0aUm?Z4M8)UsaV41=K
ziI_DRxUblmDFNkpY^sPWPt;%gKLpG`q_qamm_-+=$!*aHm($vu!!_rHmkZyeYE=+1
zle4b3`=o2NVvXXpl5{7Ga({IR=;C6Xe6JwZNf_|sAjO}DCwzb;eOEx|svk%L*^T+M
z1j^fdmVY3c?LtilbTRj1XPlxjzWxz;q;Y@uq`M?e0G2sPsa2@j-5v6hSl5{4ZEgGb
zD@lQlj*00}m;4|ltTVdDnlN_xN_^-;4WHinp17YS<89sJ{rIdfqNxIfmRQ}<&S^Nf
z8TvhiV=O*U9KryttdPOj7()$T->#&Ipg|(}&<%vPt^%EG7Ys1sW})7`Q)qOWW71pC
zYb(K|FzI@OF(-32?^J^Ue7SaI({$lOyE(qo-4@-;o_g4p;auf8QLSraSfg^t=SyEc
z$o-j?*0SO1<&(WuMD=ubwp@SAi2tvQPk%UG>$DMXZcG8e<HAYXV?zn$9fhwn?_}T6
zQMkPfA6+wv#Vk?iX30FG!dhBYOKn0ur}|*J3;!WB&kYpF^>^}@?k7~YK$nZdIClJK
z?WN`DCTkPZ!uhFInuoNvJsDOj+60|K4n8#hy5Ny^D7l@zWe_ye*F7;)I4r6M_%aQy
zcCN*Gk;b1ZxH(m$+|^wXAlq!F><}Y25P(rURN$;o)iyj>us|;{WbjVqIP{b5?EF;z
zX?{URKTvrwn9yM(kSwap!JBsJd$-brK8=eocYD9=TwA4w$tX7d;7Tn^!=xdVEW;4K
zYNkEwZI7A}_oL<e^(KWWZ)k(WLCSEgM07C5GU#G-ye;M9*wS<+xJH8PuT>ZF-uQc8
zrYn2!;cyXtAbaW1{$iViMZ2GEGxvM$<F6V#19T_w7~UU<q*`F4OsBsgu)IksoC&_o
zV(`;@4A^TMj=KsLv8SS0uE5_i*~#k2`VZl(LQ?$C+?g@F6BD_*iyO@8TlB2+?^#5C
z!I`nUH_Z^MMg9*0^lY_531_|Sz+tvYa=#;8e%#uH3lZh6p-%xu2dPyP9%x<Uzy<kE
z`_wTgPnI2p!!aGTE7j3CJf#L)PRwsiC*R9slX~hI7k$KZO<vo16OyD(rA@IF0`{4t
z9Tp#tZPP`a*d$)PPM>bzJef-0HRZfv2@Ef<wK^^0BKiEQ?l$NcL|2ITvKk^^D9XK;
z@&urUt^SLau$4%n!e6#nZV6&MRqaW<);I5vk&uo)3Uc^_iH+v52dJ8=-(GrPEQ9=L
zn@T7->a?%97t4Xtz#7@}+u(}9C5E15Oq)ji0Uhey6qGyaq#!T1N<9-C#sEXVfvHD#
z+4=`TKKPnqh~fibV>->tZ*(wWEY4vAb^UtK6sbDdUc_X(^xQ4*mp8{%KUTk`x6nwi
zOWsP9vSzi4e$VAK@aSc(ck;6;iM47)wNud5iR+FSI6Eq!l%s$vMpdA>%x&^_L^$?U
z1X8GX?w!yZmAyCx7+UP;bzv-_v_O|lJ~2~4;T-#5u?60HUTc8esq}QlD0Mfs3Z&cr
zOK@ME959gCn3T#G4R*XcGeU_ICqCa1UEuR$Og;PXbgtA`F+-+u^7fbBLe(u*)|V+=
zjCC$b*h|Y=$B;6MN!VGvoN{vaqv)p+Smc?H`}rn)igMDYxHg2d{JO{wgpc*l@_g3?
zI8aZXgaUeF{&gL^U#VZjEmQ&b2X}kjPbV3_6lzWB|E&_K572hg*xLO?6}1$c3)F?<
z_FXP}4npw6T66X{14ww~%kJWpM6mrWi$%RIOb8u#s$&DI4LdI8>q*p&HpIt<$uQ>`
z3#HpNd<R5v<FlL(RQTnk5w5Z2fQKgceT^xJYZh$6I@}+`=XYOJR05t!VY5mTDw$;8
zyvyFMY&vYr#Kx7$`f5~i9%6HMe_xj$Y^vdc`eK|bTR>?HfSBaXS<R$wYE?8KFqrAA
zNo8NK{%AG*;BwawNS~&FsM*-Q^;2jHAEul7Hbsr_5(G~V1Ox<xk1O)5&RPuhY$RE!
z&>X`OaZXL{4&ekw|E(SJBsOP;HK59RyE$E*Ac?5$Qf{YueN0WI3Tr9LY?i+&zVr0s
zKN(n7l>y&RV`-&WCA7uMBPG&IL%eq_MLL3yDWISj@WJSzD%iWgiP!bp{3soUGYQAS
z{M{Vi?MUC{aUJQEb<t1`$C+#Mc&SDrCyF47O_1=~DiwN=EH(CKMKwyAcgF`Fnm|m*
zI1<Po9~f6tug~g7LGbrGTyyRf@^hZ`o}jFC={MGP^I{3IGgap87DTTgo3!faEJviV
zh@ttcprWfl;7xM1?_nY&%hiX&da;4%8}2wn@DI7`-++Uz8D88<gNWsCrS}cOyLiH%
zFZJO@3H<N>8?*Du#6H_Mc$ZR3<|5o}6A$KAWR<ROi2e4XNm5UA=UDtYMoL@P8dhDH
z?F1hyhX3MVOg`2|){tTE>tvZYN0MP?@du^V!LQrgyEZbO=CtDSpe3=~+Ja1XdDaE<
zd}eVzm>URNu@_~kYg6KtfUX1NVH*$BC-Hdge-URxgn<$%z%}pj`mqYFq6_VrFD=S>
zMMxJ-;8r(}3&DmEO_=ln<u}4xb}i}~qmb}56LC7z(LPcB>zx`@>e*T)h=@jFI{Q^C
zble%|R7KI;F8`avyKdPA4E7Z2d+_dyjFU9n7Kl4c?369{D&X?Q2%>}4)^Y@nU;cP_
z)Q*;boHy+ffC!L5^__>+LjAAycUp$w#{pC_Rc{k;$EVW`TXK8a8Bf_1WoUk6>^Q1u
z?CsYrdCmS8<{YR<N9S4tNa=@XK&jWeA-<N|=HU^&kI%{>0bz3>|1{W$@3ju|WkJ|q
zl8l#g@|1+mdFrm#X3e4l9f{Rez1&yQn3ZZTIm&&B^$ZQLcM?^R8Si+BoUMqh7pB7b
z*OVefkPjGtxSu!n$tu$0xPB-+_-7){^y+dE$%|CSFcI}Xc-RH20m6?+;IOpF)upT4
zdrLF9la;(`9n~8TYt#XK3X?Q~Y!4;O#ulD$Ba|fWb=as9NuG_W#MM_j9kG?U0dWn^
z^xP_}#6Dtw@-qzL+;T=dSvNJvMA+#DcNkWRi9hNY4A>2E^=z-prTSm#?IN9fTp3L4
zh2W+1VE-%vtV_UVEdIi+OB_B571BrDt1JnOT1OvHT>fI&&p>ppXLk(qD%-+$__l7p
z^sAq%0!UdJ{o@3=PhUQn&~Cofs&2z$)$|ZZZunt;Fm0M(g34UaWzmaG`BE^mLY;nI
zE$OH3P|JU*SQm4uGB$u+BH(>VRbZF5wXG(vl@)g1Y}0Ahm8XcDdtos+XM{M??99xc
zd;)$^+SDHcwMy+W6gS~N;Qk*1q~=xxzF5p5k(ZU}NWgVcT1T#rLN)&(fN!ZkG!9<0
zetVXBDDg6hWk+uCFCV*nKESB<k$;k;oG6qExi|h8Ji9Ti5xrfO=#H8VS5vfHOdkJ-
z5S|QE#6!C9wo?=QA|@;WW1fp->L+{6ZM^*CxFX?1IYO*zNcCV2?i$ufL*}+`r{teu
zf(Ob5**l1<`xLE(I4$tK8`jMV6n$;<42ct%u`YG+UK2nskAIYLM==3i^io1*c4IHI
zuNM{%Ftc{?tQ9D5iyUS(a<{{e)@jxEUhO!s%*fw5g{YsfPzIjXCF2|sZ?Z$cHUCWU
zuI{f)u!Jwv+v1;&CuJP}Z0TX9CHEEhR`fh;!D3YV<mo!V2W&Nqawp{BBa&k@a;y19
zg}3rQ6}g_-3lBsI>px7+n280$7fq81%-HA}49G+1{R@ZS3g1$r1TPt!v;p|b131zc
z(=hy;pWKyiZ`fPjWB#H7R7teFh5sU2Mn@z~OECO`k$9}uhZ6rcni^N#q^P?)+0VjG
za>HMO2j~(*R)t(YTR7~giJ$l;B=}N0`=G)zY!DL1!Dq~>(p>0QH=5^T@8xOnvD^8w
zp#it8`p%FJ;gIT}lN|*bKmQ`h*UkR~>fD+gu?)Aq-HsLPN9hHae*bwSfJc%ydm^Xt
zRp>=U8K8v4UqdJ;jf=eBcy~27Ff~Kun!0(`=04rp2NCwMyLQ4<L_#*Mq&cKJq4WdF
zW&fKAVHbx8zH7gU-6eey*qaKl2NlTc4Y^O#`Dmu(G^jb;k@f*_VzRfU>YZd~SGj&;
z-5+$;S{MU_npsGE7yD?%o7!N~HEQq1p9;!2wk~f;A+T%Gmzofm=0?ox`+C%WAeT3e
zUW+F9EffPY7+qm6fuQ84Vbv&q%@0zjUVB65+P6oU1GZ4WhhrjmJnH73id_3s)HdFa
zy|7?Ol4P#bXQm~-{_KNwE`eZv)n5tt%N<}OOqZ8v@S4KKNr4FT1zdhE#|$Cp)#Mk*
zbL0q`W!>NnNu<;Ny~L5Bp3eM$6stYYihrhY%Dxr8V4!z>2zD;{`5%G`NW7>Wer@HZ
z=;sdPuiSHjhyQTkRK-=D=0ke$O5&P9Lxtnj;rBVZrqEx@R39PRZHf1hE4)EEhR?(n
zwE_ru!iVwd`IRMU>@v;?`~t*OR?vTLbw2#JB)d~WvU?w=3WssW96Itplu3vt(Yar`
zt5sJJJ+Hts8)eE)yo7*+Q9UPR0M9!gMYQi?uEI;3gPjv}ui|6W5Afjh#aM>o2ESHz
z)5wRA_bF+suJ25P5!*Eq^VPSmtTKqS&d;fu6de6~+Q)%EK+W87_r=&|C-6&epM}lx
z6*z#s5zb4jIocRG=vEJ^2>eaw9u}6O86R)#p`Ns!efD_i7WSldyL_#^|7V=~J)_WU
zJ*mV4{D@uGEQK-eyLwqeN7|`Z%i1ACHFIe}EYQJ2>dACYyz}Zb=oz`h4$=$rarIVh
zf1541#E^#Hq5J7IKO_lW78peH36%iF{`<%&QEvr|^Wqlj^teZQ`3#1S7R*LHvM)>e
zDaqANYHBIRu6poKgiNlV7}K54h8j9xKeZ=PurAznb$?6L9I{Wd%#{M_GlIgKQfe@H
zmnqvTcN}M~muh#dYmu==_`gFH?f(y9Tpe<DR4-qMnWZM2(e~P8Flrq9TIAN1kvv55
zrY#yw(`|;@Zh^W7k)wZ(;SC@g8#q4j-FO`LVsRr&X8jfZ2^n`3?Gphr(?)w<(MMA@
zXCm7zOA8Wgg0P(~5n_9`U$!Czsdz!EtfUo%<s%g>OeOIw=>IDQPQdHvlV&yfb*?fF
z30UN@5NG~aL+bS>&!a_aMW#mtTv15A57P$ACZo_@PC8s|O_83y>pTN`k<58ZdITYB
zvZ=73k!MNub3LKYWj|6x<1y>(VJ3r)I-|>farD$-`TkxF-s!VuEfSeJoVxAlJf(VU
z;89uTqeQ2~RodFI_m6H`qK{R|^CObms(j6+NO6_%Ul@=zwYxoz&-6)oI0<+mOUhiF
zgWB)ss`b#0(AXR%e-+hH8zy1s06SNu8e<4y%KfVw`ARt|M@N_Vy!IoIEq6_FmG??Q
zak*smSK-Xe^5D8<_PZ|c95cknI6ACZxz!%aVgK>PK%t<Z6FKTEQnSTkuQ_KFrZc_C
z^m1+Hb0^Zymb~nkOkX9P#TVnlE{r7ct+N#LM;}(cwI2<!k*Ha6$X3@A_k{PRVJ~Rr
zhvXPRF50r4EjjE?He<MibJ+bs2SGT52XBN4`rzwEWU`jl>JMFP8Sj;(>M5e+uBV&@
z1xa6U`0nS1>_5RJ-<*o!j2ceGdX%~_eP7z<X#)?VF5*xX&A`oU&cOHk+fsi9I1;Sz
zNj?Y?l7?)XAyP;A#>Cz$bdw*%@%mK&68z|%Wy*m63Pty`dKA;)HBUR;g_S*ODp5&u
zmqTNIeP_#fEbd9|&a@O%Yu`yE*e53N1CWDELGRvV;|F(xUg0b2bT5x@;nLufOx_mX
zzar7PREEqGwtUPSy5CTsOxv;(h=d5Bf7l+?dztpdS|YYV^MEMM1*mWM^@;3)r#1tl
zrR0<IpXcYNlzy^@-&e9tUPLk2w6|ridCMnnnCChh(Ro!rKwYmkUS8awYpJpPeakt)
zy_H?6bKwDqc#?HR0yNwZ5XWFhszcXd@TJ4%5SAC8GtjAh8o@SAc2Z5a)z%z)RhrD^
zXN!Efo7jeM8^qF<;>6d%M=9*YAbQoPhOOL%tReWlsp$JJ0jh`18R|MA_GB4SHsOS=
zzv7gCjQ&t6p5J2pX}JC=Aoeh*I7{%6t1a|{iV3V<q;C*jR%EgD`<;p)d`dX$OFQkW
zq|wowZA+BXB%7^xONyCXrJNij;P$9nLa*S4FUP``);`3F87?;Bet@4@^s^qv`?I&W
z<ZBMwi?zr5d+#d`tg`feDPpeCO(k2=TR+0>K&@7YTuirhkiA=g_nL+b!`3Hq-&?d%
z#90)vp4v4UNKy3FO;X93`zEc?Yo_sQBpa2pTj=3#;u^z2kFE-&BEhTL9(X!Nn!Y>B
ztd-vLbxv@`caAOJ`iiM>lfscP|5L|f{eIjvA6D?&>a2Y3iTxjva-$pMhZoijQ7-WA
zP%l}^w39gb=BP+wM#Em^g4|cuxnNBDMu9lK&8A;d1bGC7>r4`pJ)!xpfPdH@CtRm6
z8?!8DK05`+z9=O&=PNg=y;oG_N`@|8HdpEW-MF-&l#_4nkm_=`Kn#V_<wD>rgfD6c
z=N~URmGfHsDCldMx8SMF)6T<1{2!rOfoye$H|pif2IA>xLmy=7;*lU#w{&wJOtu_a
z4JFx><Vl`76YaRjL;k%D6@l{DK8q9*z4aIUp7!_&;8i@cZ)uX+4+J4WG1lu{Oy5xn
zJYNm-{TaS{B{y#+V$USK4?>TUGr>M@gGA50j5~wEsA{)-Pa*qBM57q4@3Ve0Ws7Uv
zJskAqx{+|$T3s%@iYVb$^0nAbi4!cipj;{EY!ns+c@PfQv2z{;Ezl*GS#AoR_PF;7
zgC*j-RjT4dxorLcZGZ&n^i_xq%~|7zVWz%vWqMzy=)H*+I$u}iwQ%ogbcZ+KZ*djd
zeX3v3jX<KO`ko0Nq?rM@O9qJo0X?F~Ax3h5!Rl3V<<zH37C2D!e#@Rn!@ifDc6L(8
z0Py4I%1ZQ}RF-KV`pr!s)4m_s&e9wH`xGTZx%iER`q58`>1s3U$*8C4h=hZI>=4z;
zgI9x7gWley7T?T*dM<kUcuB+@iYMxNf0WpkDp8pLd-za~gnOOV^z~z0Iii_acjZzF
z%F?jH{HL|W<L-rWz~=nprGH|LQ;24N@D~`>ofcd<7**d*%DGv})dd><f{G`EnV;xN
z3<|;}4&$4{ei1Ijc=cvi($APGlrQe&ke7Lkv+$<~_F9EuD72AT{cAEY0C4XpTLWS(
zsr2?Z2q+HA9WFjf9`Vy81sl1Bx|vW3U|j(e?x<$*+L}vA{=6K$R$O13fvr=s114y@
zepZGm?iEvWxTB3r8~{#(q>X%<KPtKBWPkc#gw#R)Tq<^P4%{qUVZXf3)<*xCgMf{)
zePv4IV2kENmj1EgR&3%wgbS_Zit4KJKj-C4th*fzqV|lrKbGp84v-?~V<}Tk6^Ii<
zS|p7XC()2>Pon}`QP$#5b4XYOsb@<+hv^ldl)*fV$xJe6X9PCb$!VF#j|%@o$O<lg
zn<@I}9LTkogrU658+&86%%DaKJvY<9{q04<AQP<WYn<&wtr<4EPoke$IFk==1fQo2
zNZ=P?!2^)v-9L-BhSAA8f;;MXN6F>zae&%`F>Qef-sU>MCZiiGpFS$5vWy`U+Ri2}
z0IQ#aHao3jWQgNi76AIKt*-^fP%%(F2>qu(AG;uY#e&#Roy}Ud@WyE5ptC4#y?@fV
zZ2q$(m$zN|ozwS`?s=~HL`*OE2qp5hJ%~WerI(UjAqhtbUY$DviEZPEy&57LtGlhh
znq{m}Bk!p8*UQh5uh;fu%2szX-)2HRb~@4Mxy@3_KRcS`Hkg)Uaf-RyXU0)B;YdVj
z<tJJd4d%O2i=pim8F;l8yw--eI4U6KvB`b!foCk)mkkEG-a_j)*6luqB1#Dd`M55m
z=J#`o#W=B+O8fR+6s@}7tfbweNKzc($I@1P{imiVi*UYpJ`(hZcfUmg_7XTL{<^Pk
zArdaWgSI({`!Y~_Wxo0+A9RSdG<dqxMM+V=cTnT8yD;ht<68&yVQv^3jnZ~neHOJW
zQ7o$sgO7Rp&}!4MfyM-G7`|>Ww`t)dg>2m^^B}(H^9{ffMkT<>Dg@rGOXogMk!8{j
z4E>LC)9$|7NRO-5F(VfWFVdBEZL0#p)~}bUlg(iuV?*cZ<c=daxoClmkP%2=&T_wZ
z#ps{D1;_GLS&2!$_^%~MLONHkpJq2^Cn~bF<+24jlBmASP8Mqw<-e5ed5_im!zXT>
zV1xKRt7dhq#GudD2FrO^9Kdx#68AHGS^gh>Y~Ek!Jj8`$`E3t{{4&b-jQbBE4Jfq`
z>%=&n98LJ9eX0XXTUWC<hIgO;e}->rGGv*{`k2*xP+&sP>R_(z2@RtAqMrU0$OrKm
z-R6|$bg8Ufc8(#{j9q>Wcq2Tb`UJ}X!jgWd_=5*SjuTNF-U<MBiHFIz-SwTGyDhnY
zTc2kvRhs|y7>*fG#ijXF4JJxN@~a)OruV`A{W8R(Nj~|Td>)Fkyf()+GOL%()X{LW
zZ#$H6C^Esp(Uj}dh45!@d?(^*?R44qLU<OUK4{%iO3Yc%y<XXzsJ*_?c7@#BNYu%8
zYx!CSm-9yT*~vyhr%HvXr5SN<fjUc~A{BqZZ2aD?{qbCpUs+mv_O6(Qb!M=RGt~-{
z2|iHmt^M`l?qz_ALPi^cw>pDPd}1s^TV9JjCs2vWf~KWAH0q5xav&i?2F2){!Lz3@
zTVv4Pn*>;E2W>T}xiNi1xrO@)Sh=h#gpA`Q>h`VtC@s7u`RE=v6|$E99|HS`C?f}p
zhUzM)kIqCM<Z+oG@*Dsg&R(Mb8xluC)@T$mRD?LRxBXcfpW(g+6POVigaYy=e8taM
z1)5@^xBqZgsn>xD6=cjam&D&A{~uWolm4l&e}XsvKkt1GIfz^2Nqj8`&LWQIOiGGe
zs#6o8CBl`JJ%y4UGX4VpKXkoSR9juRHVOrb777&C;#!Kk6p9yjr#J-H06_``id%se
zEyXpsy9IYhaR}}N4f>tzbMcR{FZRW{Udfu7EAxHSX5AqCx;MThiu`&9Ix5|?Kd3?I
zkjs2A6(zyXykl@Tt)#f*S{Um^s@cJamrGz_d|J4f;^nI-DbI3>;TupD6@UIDyO<H)
zdpAAEx|Rtuafip<Fa~d3S6L7`X*<%=cDKx(rofKY$<o<K_;5p&HUnRL?q^_hKcq=O
zboAjyi#KEJtFDA&r4!k~1iIJV(b8|9<jPDAZ)q78t9k6v3zbVJuB=lRo-6!f`@8)m
z@$_&GJsT^ejxz?^AW_a-Hn^k(j-{(Bm6T~|`D*P&nui>|=){o^;R*aFkwee{F^NS3
zC)?&66{Xf*NbO0`@#V1|A{<WDyId1)u+ZqR&Vq4TJa5mjcHzMqVr^mdG9L1l5q|!?
zLnFw8HXoynxvjCoZ*KBv#b(vo&gwWDANAA>r;1CXQ+Wwl+V(5N_ivkhy#>(nKuDN!
zaHuMza@Da$Rj|<S@>Oz;+|^f^)j*q_o2qBr!HfsNs;;uHVkT35c%B->)dz**pLV@^
z_e=LWj{Ajk8C#)t^}_IYx=~AKpH?EkTrvcECde<viH=ZiTijuROnXL8X1Tn{69x16
zPQCMkn{Q#-plk_GC)Pnga6P<zkWA<lo!GGnub&q5QM~02^;hC-2Y4X&y$io;u3Mu#
z_u4>t@xJDGm@-Z1*mf%P@S0>0p$M@bWYuZRG+h4=MLoNp-=u;=I3G2N260<%K~&8s
zMQ!b=(&PI6ipDJI&(&)~!eNLhRDg|5Ps?8S*lX5PJ};_yS*<&I`RbHx#1B}_Xd7z$
zZ`DPb_p{Cw;nC`Y!Jp$U=8m~P34v53^GU?}3iXwq7&m4c>{0_U7w7nZHp!vdtw%K$
z`y8%y7)FfImk6?#0Ppi7fCenR`Au5UueQ2JXMARHs&U@muh;SyfL}*MoD(?P-1p0?
zJ!DnhWqrBkW*uzP7$|Pa?Auc+oCT8_<)=%0bg2~D&p+}<zpf%6J|<hXQTDO7e{+qU
zDkeD`G4IP^=py-mEHGm2rL0=Zc_}I~Rd$geb;N}THr9Om<i3>XupR#gz7%1A$f+El
zQ&aXHnAe)s;4b>Mmmum#uRScK(`!9^I*60$qf6R<8?WsZnA08J*vSd|l5QLyS3e*y
z7Rf_B<1$9VNO2Hct_0R>jFrH-l8&t3kS}v;vz<Tm!^j${S*?6UvxHu^i3e(-kpy(X
z({_i#H-o&i>lnn_0~OO*IkP`fdl(wrF}wa~<H;00n&QjoF&@v{vN)Mg7CL4@n5mYs
z*Ijl@Y#a$^H;I9A{3qnAjYqbgc}!Km8x9WcTz!6*pcOi3_w@F;Xa%BA^v~%*vt!W;
z2%U-_chHJPKfT%1l_rvKc`krOSE>C7TU>Ib=j~6w`t1=Zo=CnN5E9VhWY;xQ?x`?e
zLp!#i*t>xvA?H$z$kK0Uv8ppwcZZaqLz~GpT+^<Q(-!w)McIT4wIiRYxc}sUzqQ9U
z$-xUDVuYrsw7%=IngV~p4`fdp)dF4=(fPrqRd6GAwz!m+3il&`A$6B$6kZnI0ah{t
z-(tcCAI7CfFRFHC>!SDL3*!01JVm8LtNk<)6D7tgZeduAN&lfxr$nM1U>aYxpOdXV
zeS*Jp7k!j3PnpHea&Q+%5yN@N-v3ea%TyqZ-CWH9l%UpcIPS~xp+VF#XX&K7=5q`(
z%LKfO8*!N!{QGscW`~5ZY$5)_ee2^JV8Bf9$0JP>Q|?MsGEDI_T(sVa;BN>yEo2iS
zRf?KQ$mws;D$@n1Qn!|zo_HAY)nZDoHYv7!EpNvA;<A~`SJ8{6C;jcjyQF<-u5dig
zt3a52G<q-xmh;UIsUh2_sn{>+dRAumvS}Lkd*Zn_*C!$5jT^*IUKV)ErgC44jM@ci
zlYg^n%6?1Dm9hjvR4($!fNLGcIcyt^)%h4F5!I}%<p22E{fLi5=(c3baB4igv!Ait
z(?p9--?^=3ZGN6ZY!8Gh<*w+~lkrPJR&pmzkk!1h*<XRwpoO!5yq-0?+kSOq@jwF?
zW1_}~>Gjf|Q!MH#!`S_==}D13cyK=*p&IPp)|^0lGhn_snJGa$smgs#9ZM3*=y3y9
zSpbRp2o?P0E{SN27gkTOPa4e#Twjz3|E~ET3cIUUn7dTtwFtY2j%jSNuYFWZSdQYv
z`F+7Oh;eJI6HUF9tWE}MAWYzX>{MhW`|n<t)?@HP!<MC$Its~^{h(Xy3kL$X0->n(
zZDO#aDdB2q4UN}hpIYc--*+S6CKA!?2BX7rGI0F!*J_z1!R!P_AolK;eW_&qatEIN
zhmYlR^S3n!e=)}@0_1PR6|j)muZpq{7=b)rSx{^!-X0JsMNMEWZ+i6}0FLRFo#ZNk
zq;peYdx5d+nf#y=p^==9T(K9ytKj^<YJg%Bi|%Bn(iXx#l&g?+h|Wz}nVxQALZ+67
z`aX4Ng4lyqa@~?<XGL{Q`|KG5x4*+z<UPk!egBzUNa$veE~|Bxr7x~4=Yh}jkczBb
zJLqRIy_T5{i3zsBiDNwWmv<I$<Uo0m+IL6GiV)xW;k-EHXr02DO8W;pQl{W6`&A%x
z4-$3qW+>6auY!qhke8Fn-JDMxe;e7HNLMdF+LqVPL%_XW?yVY28n3@v<JR!1BT6R>
z!<6&c-1N}d+Bl_(R&oB+<%JAUzM_x`Rc)E!;yynczgyHl=F<GRjF}$cPgSEz%Wqy=
zXtKKOa64lLalwNRkrdRUe{MM-lh`Kd2Pwi=9~2_0KNVxSlr%P9y>DeY#YErnIsuGI
z5N~%QgK;cWx?ABtkFEV3TzAJA_D(mvTn!QLbwS}w)~RL<yq@FCBLG@kQwev%+X|gS
z16TjjoX&tn#qT_4H#|6wWPa!GGE$czOjFnxxFqPw3DO+1erVY<Y?sZ%K-FCKeCi#%
z6fDtASV0C6ySC9M2-~2>9tS&f>GJkBh?7EvY`;coZkk|ZvG=pe@_tUtzf`(4NdV1R
z6Ok&Y<uGOx3X<`j5Q1$H+FmBLzxM1vO$|fcE2^j<qcB>%b0|_SFi^mc<D*djR0$?Q
zq(l1xXch~6G6;Fjwluo=k$5fJnKG<fP>S<q#atBe6;|q9MaWOxbnLYYVH68pAFvEY
zF?i2<dcIAyf&kw<^ND|ZyS4WL#&xs&=Tzq!CG%>zzTRGY!SpezciDNFAj;)WhYw(p
zM_?D5b5A_Oo!}3bObMWizH#P+xxKwLW^wJcv2r#?VwvFRlLUM`SL^~m9z4=W`9dd7
zxbuNerbi+H!=LOF7cK_Sz&~#D7SitJj``$6Grsxm=lvg0K@088kygn>iCj#>z1~9(
zYYfQ0$VoUexTpvi_1WYYGpNkRx67m=ltP(0yk~#8j%BeS$M;Az-fK`yZt^zr?V=w?
zl^g5tPD(!YU~^H4%%`VC36nsW<k!6go?J&JOT0Rp^0){5&_Ml-xDL`6yeQ>%HRCD0
zaIN^l7*)0ZP(I*eS&m`}#*TOX{K?Syy2gA#RO!)PZuVMLlDBeY@P#t%ylN}#;RW_-
z|MN^e%|-Twl512x1^90V<8~*e$vn}N#-jJ*QnsyibBlp>LQC&nH*M9qW$V25x<9BW
zIqW_{8I83XQ}9Ok<n(LRlNbWJIl;m0?GzwX%#te}l)`|lh>+$i<xm&<HeBH!HZURE
z^o*5&y#?D<buBqK`A$XkEsWsj#xOMB0d%lvc(_w?2}Zx@0)wT0xOtz-KCI{@hzq6f
zn8?*~Gf8`X+!##G?SP+~-{gl3Q;v0?8QklWm%C=q2F1JIkSH}J2gk5g%atO}<S769
zs*$kXrs8>hsNv_m<Tc=db|oHwvpWEDv^*H?^!FSRuPq9Seo}?yNcUw1nr)0Te!A23
zoD4!aw~#<=z|zZL_r^@Vb#qq(SgSQi-1V-K=N%Bqcn-Fuu5GB8G<bwx4oRX^2E3TT
z5`+i#=F;h~R@q*7pic><y^2Vo0q5n|>bx-$sd|&`8;mxm!uDE^kN1Wt^FFw%{(>ad
zv5R2V(j(Huhbe%F{~2(bh{twiM^e7x@ZvmF4MDa+eGlaWJQ%e*P3nvy@6M@Ic(IVy
zi#Cz4?Uak4-w6)usMw0b_So)ZX3`wn+sB-LCGV3*BVmmX4st78R^F3$QXL(e?v{~8
z&6})!!Eu}j+Wy6i#_mR?1evRO@p*#e=ob9;h!EMjQPEOgGhRJPNSc4p)t-?LQD^+g
znbe3#E@_TA7oe)YHTjjzrM|zL!B`wfd3?Or9Ul;Q_#&3+s^`jRL=r^{xgmj58)aL0
zN-**MB$-XoHvck9sO@V%YZ=BTS_Gy*Xu)ku9Ik`xv}d!q$UX$$J#qyF9WQ-Cw=t+s
z**7%3!l@OpKWZ!f@)ve8h<t1tO#gco|M#l06UeD5sbipk9=GhJFQN}mR)bG2q}K)E
z!l$DTxlwS=J}K7PcxEBZcD7&zz25t%5{9mYi(}-naav*0GvfV+(i0ETdGs+m5`)Bo
zc(ywEP`M{g_!#1Q$heMBMmD{VO&$|c_m_tNzjaMZM%UTlF6VKAyk0?gS}vL~N$%yM
z5_pdbs^a@|JnuV^$-@>nX%_rx^l@+Hr8O^JDmG7*t9(TM#`x?ziFMPqQd64Pv@SGa
zRh|^^t*PZiH_AxZTwTBJ_*Keg<Qzb>=Lz*lJvLZ>-{mD1&cDeZzf#i!u9ddw#@on4
z2i7b3%g0X)Hvw07BK|`$3X^#-fEcv-7H!3UWwuqam7&`4akjCsC%Lsa35Ox6rX|4D
z_>WYD^xCH!eDn?|IHTcbb|9@Qua`j4>K!+0FIhUDqt4ox6|}}&&CkmZ-A4Jt$rh@_
zcCKe24&w2)6VVA%qk{#l#}+#I`HJH-9aI~A!YjZb6QSO}0_ShT6}n-#F4`s)IXcRD
zDh+tay{~5kcC$($<04v#0f?yE%C^>wZRUlA(eG`S^p0eY;2I)nv1{IxGOV>uBgl8%
zy;G9Eyf-0~Ah`>daqhBX%J_CuI*}nL=3T-3=G{%zIq8$le21-Hk>ktTRK14G&$wb)
z5W5teCC>nZ-@x#}fT%c|Fx4w60qojWA9^sS^<BRO`Q<w;E=MH4I$B%QW%hfsrbq&l
z?F9A*Y3S=Zikd_6r?&Gbfvf{#E>#;xuTA_hm$}UkBNg41Bn%X{rDF_U1feJ18?Thh
z2dJ$b+mlAPzT1;?PaC8n@=QA5YS#~GxASeO8Q4SHtFUrlpkDh$b)#F^QZmg#MU(=g
zh{$ynDd*e#u0jb(GVTWP-@)$@Q+;APO>M<RAzY&rwCjK}DSe1JRcRFsCoCNtf_vZf
zex7@eFpry|C5d0SSlG+lvC`=ZAhvR3AacbVH0yltl`BF5bud`Ah_IV!4D8=!Zk*50
zHN-0)x5n_y{|1q2kT7%TJ3SJNEMhm}#y{Vj8j^HC<T^BtJ*#RrBGtS4Jhph)NFtuL
z6+CN!zu~yfdl6?&7&xL{<Wo>FdQ#L>!A8LqkQ)TJoZ9kGvl#R`632gRV&%x!NuNUT
z1~0fpQc4aSZ@K8{1&`6jA{#aL)>V=r)0DSt8Y`N?3%Pp0K#sAcztRzTueiF%Ah`cN
zWO(_%vlDF19j+HL6f)V{iSxKAw;)dKt4G9hgA}FGTzmw$hS)3}!d(w0mwFycX!s`r
zDgVf${dv^|K#aG2$s-h0Y7BCBe5)idWVrk;Nu_tMKL<(rMu8XOXkVu}wN?EXf;nlG
zc;88U>$bMQ1Ngd?_E-5Y&PIkvpJb_m%XaKKkVx*W&&6|Y8p~hq4-vH%LP&b1f(i6A
zaCRTyE%mo+`a-|+L+cimzkQ49lIoWVK6))Kr(HQqJj*z5aO@LcE8b7HzIDDzP_;$C
z;SBWabp0UbmmLSn5DIPDf>^`HNtHTdsiBW0`fZ7IZWes|QPTG3sK8W{mf6!r3aL34
z7n-sA^rMd^(k#M0rd~JINY%$C<h!$=kyXr1bbQR2q0IhObzWcB+r<Xesm3G9Y~RbH
zOy?Chqq>>uxpe0b$~)Qnf>)9qe$bf99F?HKAA1TC`-`odR;4Pl#SPbD2bvXB<%v2c
zJmDd4Iz+cl^*%8CTpMf%cZPFR@V+p3Wyd^{ZSh2Xo$*F{$GbezCP$y5w3H<}JT<Z0
z{eDhw(c6#VjruhT<~fl8N}vz8L)xl4PRLlXf3be??7aH??1PPMy0#6<t8x^keME$(
z+S~xx-`Qcl)G2r05vGBqMlj@XQ^l~@=b}C8GHI2Q@A%20ZPb%@xEf$^QQc`@g!DrO
zQ(ipzg^8Tv|2gkcW?EGSoesgsF9TBm){tCIS~5fi^G)X=5G>SD>n|S@hlepjqg1)n
zp$xMi0k*5uKk_C}xG@l!jF6>2%GSHGdTiq?7=qNC_%!n|>=FM)8*zMea*QO=w)W#N
z!#WHz49wp|eW{Ivj?|H6xM!e*Qsgm_vN}-Qf<YIG1BfRV-&(mM)0NK$ll3D^&QUaq
zqXW=EvBsy27nYEQb;-tshG5lbXFD75;5$_Rp%9$gyd^sGNEh|98D`?~(kp)M_CGkM
zX^f1a{?!kSyn1<pDne$H#+v!6YY`^*wC!-R&GcwE@u0C?XPK31EEcE~mMp9g?6Snj
z(18??NE5Cvn{={FeX+JD7rGq8h<h!HlX`{M74oci&B*#ol$8W-kkDvx(oGFaRqG;_
zLuvO{UFkVP(H<8^QO3tcf#z@!<*bQ;PR?)3->}c`%JXhn;DeAc3!Svv$}Mx%49Tl1
zwLKCi33AoyGAEq;=7=|&YGj%n4XsVxzl_UAJh(`);IdRqM1kIt6%`1hawElU7u3%N
zbce!3T>KgiBi$%>jN!fLzSa8>Ivm%=Q){z%twJNZlT$Z>WeSECEGm#E+cu`iUZ*pc
z*-sD6-RaHBx%Ph5UvRA8*H4lyO|3aDKJQCbG6+CTg!hbY+5{zAI-f2$dzz94C?Q5f
z!-v%RmxnXw$aGysMs!d~XCPhp6L-18w9_qk>o*Ho-ItJ%fH!3dOywshqL5ehu1^GD
z(-BvznX}XDK){cpmoXO&@2sJV38WX})m9Y6{&M?*7`~dLb^K&EN5Cqq0KvW`O(6N(
zh0`>;ni=~orENRS)21hZguzTM<%Lx2W+H)O#?<?|M>K5n+avT8M_i9+5%EMp;}wPO
z#S;ORN4#_b#~`W>{&6NZ?oSk}V!412Sap5DK`?>EX_m>@igL01$A7P{)UiaVg2Zk}
z`nBJdZfj%&P5v6y)Xus6cfeD5P4J^lX3o`hR;dxg2g?OrjsA=4Hd^tPsZ`blROv!M
za|vkVlcP9h#J#SH`)}(X$)z>@4NC3dv8nJAce}U?C9<tRB}(71VP&CZ*7>|@mrv|u
zg~7GAuL(GEYG!-dR8;DaNq_Ml%8y1GTEj|8KvtHj#rmp5O8nEusdaQH3&Xq17KzWK
z{Y9dCM1}!58u|#2uOH$!X>j_sU%}Rwtlg=Fu#WiGTh6J0V3UjUXx2<XQ@COr>rZZ&
zvTiMPWyhJeItpXVsRSn8VlYud*wI$?eq5WxS(a)NgcYsmQw2~%e!lVZysP($|GD+h
zQjRC^@CMQ;A;mxxya-SL=zsqilp_qF^(Tw-sZf1Gr<GyW&}OEtq`FMr<B*p9ikK!;
zMD$$e$sE2|Q0SOveenbzEKM_sKEsJJ0ScF=zFZN1yJl_lHjpNG5;*jZQfOH5lv6<u
z0fr}E@8@!4BQqsma;!^NJ{2ptocEBu&8~45<6$jn?(}(dq8{~K$&V?rNb7sdmW0NE
z<i5fTy&L9JUM4qmn!^AEC~FKV-%psRUtygdabi3vgCP}1>1`9Ut42=P-c6h?d}8!6
zKwC5pk2Ao+DM+~Rkkrw|v7{G|aF|6`_h7pKc{=^IC?Q&Scvxm(;&^*uu8Nnn_Zc<e
z)6~8)jJ>^DdpoK$6SP8?D^0tf^TNcFWH>4C<Cf$&+ru1X0;YiOBzqt;iAy0yY`*`f
zz<rWO=sXyjr16|Z3#!H!1#`3}nyUK0S!(&{ZFM>by3vTvJqdmnoEJQCX0fRl{>e(F
z7AafniT6K0mHXTALc8F$__awDSoPV)D^EZOQ1_gD_C*@4gGre9<-3SvtKitnoB>`i
zl~W3Pul9Gs7X(=4XJ!Dko>gI^6bf<Q<#;kDQ*!p(u?dGtsDZlzYr0Xgh}peMfn+Bq
z?^*2XTTe=bqpm`z3ycSQVk=%)qeb{w%>0!sie4(Jh6J(|^TFVoww6x4q#?V=8ui3A
zw(C)EjX?qGM3D3&8-mlY`+s=l4%IRzHSSWLH{}#@386y}Mrpr83!XvI&Q?RCHN6##
z;Yn%ZhuBTbh%*odyrjo>+Ns{$=%}W%zwf~MpNvoMm*f@EyQ+&D_Mti*13SHZVYSP=
zARtwbCPHd`XXR))V%{^#FXl*QbbK|Pm4bB@+TsvSDVekxe26TvA3wReHNq?xz67fv
z_sdi0iS%*I&4Ym}i)Z#+@`x;939Vt(8>GCdRXy~7i@()>qN*A#oHj^`1+J73_7kPE
zJ{XKi3BY}zaX!%>_U#NmF_72y@gSf8c>fSYXFf6>@cvP-c6?9+?<Ft7-z?-K{Eldh
zF52Ih)}lS~#q9-kL0!n;t2_x5D7TeRzl}jG6YJvmAByDuFy?_cbhm};H7jp<>6Ya#
z52OC<>W%~0Hu2UsX*;-5@)lwepwUCaFe`J{%x`X;ljozcYvCam%0D`*qC0QkJ3~9m
zid4B?IOno0GWthO2(5k3AnL~b_9S`-Hi5o~I<#?S1(NT~(@2>@Lc`(brX@q%!8C;L
zFD4UW?VT&SJg`>UXMj%={*kGLX2%)urKQhvQ}289UhJ1Uc}~SvIYn(nH9C#D1N6H(
zQ!Ytb8|_Qg9_1|RgO9&NlRcL(En@zV;s-pezCrh7{;t;VPqC`F*tSM?3(|ORqSNgr
zkYF9^E=_Er33@eMU}=-PrzuYQs_WZsw#%>CM&pihbI0J%>sS|9mYKI6)Jj)h_CpJp
zGH=~*R7;S)MA~hA@tfFbs*@Sdqk=!T#}j^92z!}}*Qq`sF4oj`SYyAj#<KB$3tlNS
zSFRpE6y8BS$<p<?M-IeMPt8eL(GgS`gxV^=vh}sUZQVlJpqHour;vu%6%yZ#jQX8(
zI{FM3EuMG?i1(kpr8Pd(J~3YG8^WVE07QdM_-_W5a1jAe_l^3&e^HzjihJAnaj+5s
zow$03AiKDd(HGSn(y-~0Vo=D!AD>5;Y+?2dJKaS{Oz~V7?*Tw61=MLZOiDU?aZ*xx
zcW7=8>wa~#j{l4MiGBcrEdeSB7R>s4OeTh3f^k#vYcKj6xdh=Vof9(X$nZ*xFWo4Y
zmBVwU%(Y|gl8$4Iq&N(~8JVC9w38dH=|{7W0ns9&{zJijlXq)-{k!{Huz~eUW5|I1
zBl6)Oz7-m8tp0<%&;1CKC-=x*BFXrAVWBcBDB@P>T3uBf-TZ-$@z5eL*?kC*v~3;J
zqpQcJ;S*>ky+ARlqB4Fh#*T@i4L$p@kK7i&F#a#!^ZP?pB?q+qDop8%xMe()V2?xu
zmBB!Fvs6~u;X3~XINEzpK2XH=eG4;AU3L<XG4s*l^LBqaf=Y(Z<M65xWbx?9QUV56
z^qEu7QNHKC=1*MzsI|a{ErB}dau&!s)%e47eQr%k5qdK=_12u}PR;d<40kueT=Jtx
zv135|dTi;ZAZzy|Gg*AdDmHo;!GROi1m$DD!G?W%nnVv80dxOro$0;eI-|zGM*yyY
zO>2uwZ9^rA*MXY9a({+e!foMhHEea=$(*?hwMoMlfoiGAf7n9~MyiIb^WK;rP`dqK
zXveA-TTy!Di#b94q6gn={c}u<x3EpDQnMC8#2#@K8sKH&^fH)B-wD^xsh$cZo=Olm
zyo`<ews&P-jh2zFE}1Az7VJ>w$8Pu}8`~GK&=IAQWU5f#U;5?47M-K#y#iCWYrr-I
z80l7XoDu4V&)zPhlri^w=NR5bNh2SjwqEc4B4N8(1ZPR*PBHEL@zY9~UY=_d$a#eZ
zUF;U=c9O>20LsBS*Pef|qrVn`rTIGy$63+_i9>^hR5}F?tF$2BWAlZIuk8~NQT=`|
z*z?Q%dhyn+XyVrH+jLr)6<axCj|0XNO*th)%<V1j85J!5WC!GO8t5)Gf`5orYLpK@
zL>6v-t{ZOg-H(TK&o2%YZLL{s?sXSC3Dpm|X57`R_WhMf5Pu7NI_}p!dX#LG^b-TE
z9C)?8<Vk(=@v#jeSOUYCZDc<6(kL#LAKcz$cKzWNK)lTOh~5*2nIwcu9y@uJJt@Q4
zQf!Hw3=*$~bs3N%c)|k=XEQ{IE`n!U+;L0DIAWZxGg9x90IO8RTw(w+WSaRzLqfF5
zD`Ng@M}k3Zt84}?Yq}K&s{Z6hz@Mo8W0(sARLLZdek7=6qG6)Z*VDZtH-|$~?M8zN
z*te}4sAsbB+ZblSE%e8&V*o$=P#?rvvepUtjWPSLv&&W+&beEg5Qinm_kHz4GrKy6
zqQ-^!jQ7+#mfw4rxfCiya-4i&iffDst9IQQU1U$nVaqhQ{Qx^!-TF|8%QYrYoehT0
znD?p0Z@O2`f}H=M#Aun;Ja0#(DBCdzvX+fV;6aZFzIV`70M?17b&q_b3zgqAoD()o
z^!@BzuCpg+@?m7?O2i-!#5~o&q+oxvJ!uw?mxlNTfNvRk-Gp<>u{Bb9TtgM4{kwC=
zW#OwamvnKr>-LG`V&C6*6l@sFq>d-4G4>NFoiaHQVm<F^+S7-YEO%P;uVco_!0no=
zaEpJtHT~fJ?cVe!WflY3Y+s`>tpzhf(_e61G~ppKJ=FZZY#F)EivF<sP5Pz$q(DE1
z5*j`W;davFoY^gHY(<uN;|uIIU%XDLHB-1fnw0>!U6uZ5cZucVzYN2)9t7ELXQ_E<
zl7%bH@6HJfpBY8ejU*ZU?sB$9zW|(B;2N_;RBj+#N%)M7Oa{GKQlD*7R4&QvAk@jr
z9j`6$oJgB8+P;gOefw%tk1Qa!?`*bDVK(weH~VKD4pCR4InE-Ctcdy9nPnl(Z>+Z!
z73V*9n!l4vJnQ4Azpg=Oz6u~!wRdOK;T`43XBIucI!p|>&r?or8YrV8AttdW-)0p7
zcSwkChLD&7V^va)wQ9!>Q_V(pR$2ljkMvOQhaVyD74J;ompYFWOF8^1$g%BvG4j8<
zVf*ToF>E1L%KA#g^ujj=mixL=JJzwAu{@VA%T-w*F&hj9rR74$k`2rLz1{VN$3a^_
zlz~?lFVianav3d##)9{;=dqoJ8cVcCN2)793|E>##xsn*&F$eQ_liseS$VP^hvv_l
ziDAvsSiv|*uHR)T#L;ZU^f$c;g=$Uw?b)Qxf}+!G?yEwbSf^8y;2qr|ot#V!#h`ZD
zuV6>9u?c&RQdLemwlf}fE|mXJ4C1`+o9#O7x8#eSf<<PFx?2EcgUh9E4bd_dEarUJ
z5T~sET;j~R-e8W7w(o04`ZI$bxZd%kpU2n~%*!i-TgZD$k-hCMXyfhO?JcU=Xm4)1
zvxVN-T_siXUZHdkh%jw8zPns*u%)aE_$2URGe(88I<0Ed03E&tfWI5O1x8*O*LE}o
zw*R)b3%jQ^d^M8r>g-+}6+Ph(GD)^SB+B9<Y?b2kjFRz!%cwl<^v9Ea3Tf}xJ+uqc
z=`O3J6+$Ur=EV4{B;Hh0r3Avwyax4t`ZHZKkQ;ksh$)PI`M0xa5PB@dchS9!9GH>g
zP%uq%<Q`J=Ova0CE}A2=v!8};gF3Zke);Fu3RwLH-h7gAVbLc|^z^=Z1Cgjo8Nbj~
zXc<3Vouy-y{Z;8qEkM+V!+f;JX`+bA+1-w~;*@=+Fm3HlT$11XA|mS`+7B58H9J^5
zjx@MgGuWjvwPSKAZRBOPXXPbG<Bz$8kU2UPykyQ7-0CANanZKElZ#NaX5>8ux3+`7
z<)P2%b<8o%R_1p$EbS{w?vypV4<9{2Kd--TUzk`KA)iYS3ai^OxU#EwnU=<%8tvkl
zGko|h{V<;jgnmL~Y$d)uG$&fDYION>c=eUr=Kg10noch772$+GPdo_YVyZ77@y7|l
zcW=aAT^PFnV!x%88#In>iPOY8O%RZEYduqWEuHuxJ$L=c`_=wU=Dlw#>nO(b>BxR3
zfD4~SD=okj8q?ME-Wt$WTcEv|+LR&I?iRJYp6KURGFEitXX|FHH{Y;C__a9}yLl{b
zSg4jWEYK@%ul7lA%gj&dV!621yG?)x7(5BRIvFt>_7m~jjiyd$Ip91}BBm)HUwmuv
znG{A|j5|z3?;Pv{(;E_-_TFm<N>tB%qn(m%UiyTX?ZB=+ymat0km9=7im-iUAElqO
z;n0iuHJ1LVMY0uK#U;V*u}y%5@Z6(1wVHg__*0;bdEo2sr{2(&Up9m-@HvtrLSUf!
zWN^O|FS78@;E7X(ZI(P;WX4MVpd95@N5C&9{@8@JJ4rU(GP3a#Yar3=mEuKu&eu}^
z(?CjI-xkZWV6XUbY>XPkfNhY+_Jn=^^3(K5L)~1;$LTSDytoXe@Z>%4=yyvz!b!j!
zMY~-KG9?OurV1z79t(yhQio!@XrIZ4nR>60iwLen-g@U0H;D2QmWjNa9=WGJ>Cc0N
z^CizZno^z%)X5eTohw6mE%WJ^Hf=NZ9u_0=271e$B<dEc-X{cUUy)85E8NR@D{Hq$
zU4&t?KK{v^pL-!YpmhHN@d~hFuUTL1SRvuld%Yd{CwqIbL<9XWU2OKqy?_z?>kvh{
z&4><l2Y2a*rnIz<SxQ-CpyI=cmjZcOyF}A5EF;DlMCVwh_Bt!jBcw0{Ad3S0u9A=U
zqknI0ARIF;$txxiVnKRxJw<K;w53Je8~6_ekZ!-Sn=Y%R>&Hs{;Bjo0*4-aOpfG#p
z{5Nv%jKU=t(zLg`YZHpkAPd>C_?i$tts|jWuw-EpRKB->cRSOOT#Lr$OSl4lr&3Kb
zwl&?NHNdu#ReQe#2WyK#2CS9?qiF;h<G*lEZkZFZWWh>NQ}s-S8u79DL~Su8@4>Fm
zf1S_m5wT904j#g{Ae(#chV49+%j5Pp0qcwU?SN$0?!fV%+wi?E-=fyF!~mQb18JpT
z6y?M)TEhQOz$7nrt>9&W-(56LTJFL>Dd^5|mJzQXgRy~1_}x}?4}{e^xA85~7uAB=
z*my#OiFXlxb8FOTBy&=fWLC=dQKP_27WyVW>?x<|uss9Z?ujIO&Q`By0EbCBKT+?b
zI`#w9q8jK)LnS{4X2^xfc`Na1yp=7)5H;l;7H`Y;7TnVPshg-x=qg4I<@lx-HjH(x
z9+DFz|HuktQI>GrN+dRQN?zm1w2E05UY)TM5^+<{;oJq7^dsSOZBBGwG<t7v*$XD(
zEl3oxyD3uD$X@+-ek;YF!3VpUYTliEhuVfXp_9{zgng)7$AGT_do;_#S6Y#4Md*z8
z3G?2d2mw5suEajx0bhdoYev37{!-KRb@KGPbj!?*?EHH7lD1^x?bUCs62n&c=2Z;a
zpZ|B&NO-^mF1jPnd7`Nne1{|rFF1oc<Zi>Ev8#>`U!2|lOtH~C^4x&aV4$f-R*s4v
z79^FOM(zgoi4zhT{2jBk{xq@t#3L*PQ&sN_;5LOv%A+Rr4I39cQHn7jEnCa~P>zh6
zl@rer)Pl?$9ZAyKKA{8NDZMJE@A)4FfH#OHF`?>nAu6AMlSUb}!JOVR?^ZhPch93V
zSmzz5)a`+n-s=BP`UOxvC!bh?a^SDw;12r=C5T8)QV=HHY^T>IPb92i+IAra&2+U@
z&q`F6CTbpuufe-1@-;}EjsjwTOJ6gZA71e5#oYB)I9E!n7*Ws!p^Col{*90lsDR5m
zT1heOEIh6r<@E&!zSFXpV`c9HIko}ZP}ea;t|&C0vB7yD_WV3TL?lEV6IURVmnNg^
znR7)->S)FUXobt&KiTr@ZR<Yni1cX3%4Ub12JO;j(7e}!!BrxeLhjc=Ll9REv@P>~
z^)NE2^*S=E#N<$4%XsB;O+RIXo>nNw!aIX&Ju#0W3@lD2FN!Yu=~Iwgk%p}wc?$cx
z1V#D><ne}4Z*FJShqHn`WYJ`JCPjR6Tkux=qaM>W$)#evTfscYsC-pEoN97K=?rxU
zZ~=bjeoewbGTW%yc$5(H<!&RaS<P!xTm~X#A{LAS^*0Z?kYc3!M$d{U^hC0Bl+Ol{
zt3^M*W;gFD=pcR}Q+BVv|DTiL|4fYUi~fd6c~94X#GOA$2y{R2R&0Y;A|aY{K1e$?
zFhjMC6q*V0A_3un*}SIcB7&mx->bc1W=h>tgTAyif?OUw<ja7uL$ufzgWt!{oMat(
zgUOhaKuEFx(7z-VR4HFHb#?~wsya5#_yLw$2=Q&!PD2ZE7stmWp;j>Q|C)*2@%!(6
z`e!D-Jk21d^XLwKzfCjCf99+G5(P<?o}-G@N_3-z7mJx7jjG<_Phy`uM5J_7jKYO&
zd(HqO+ELt#kU#USm3I`k&lZDz>~3Bj%+Hgr%975U@wS;R0f*<IndU`XR9YpS*XhW2
zWA0kfqvUk+y^uzzX~KX#$yG>92V*IaPFpumr#bz~s+F{Qp!#fy-fOli9U1Ft;Ztp7
zv0`Ry<kS{dj8z~O7XHpD%#Lf7c4M-0wODJ<l{0^PPx-R&G57LvZ3UQ?zA<nf0&qXJ
zbwl^7oRc-;-6I*I!pw%gFFn-nlI-r7Z#3grRIYq)g55Re6lc?7dLN%63PCY2`3koh
znpK@)`DSbH?^IjVF#XP9k12Gtx}fP3+H8d~tbI-KguQIp*rd41`ObI3LE|EAwHoXA
ziidH%vu*W=V6FN0?zFp?`OQ;e&XfEf$NnJ${pmw>P`gNBB)8BcHKtt>(GtyV;_y5&
zs{hr?@`l!|03>~;preanl<)8Bc-?Q8w@G=UogN)L&TSPNL*b`H97AVfY1&G3k=yrB
z5Bp6TPW>=tSLeSu)%2vZ^*r3<;$hGH6J9fe3PRe(G<r3Y1|9)<l8454laTQ_jTM{L
z7`BqPGEKGh99>XtWc>Hde<(B#V)juToPsyisn*o+5keMm!(K+<@M9;0<RH9f*}G;{
zVX?Ns51%Q`<L;Lw8p1MIuf%`L#LQ}>$~9lvWreE1qqi4U4g58!ydwKP@~73pjf6S3
zp^^Zi=ps0gX0JF&)gex^dWj-qUtEL{Wz)XO>F_R>Cgn}YY4E$*^sCQJ{9pc(FB!|6
z73noy-=j`-B7Hc)q=#Mf;p#Dlvmz(!5*WiQ0!-i0Jw^8~D)^Cgf@|}da#9&+gE(or
z6ja|t-*<OTN$h8qNC^A|6ANk(QaCblZuv#Hd_e9N!sq7Cv!u&ZJxN$q(=}!>?h3sS
z>ED89Lb;||l^&%Dg5-LiLNRNqS=ReCW<ON>u>Do4E|#fRDxnHJOrC>R7)wW!-tJqq
z&|klAgVHz-Y2SI9C6sHqCw5kdyZ^Zp0h1$|3xNe%aFx#Ql=I7;%r%LR90#&3$l1dI
zPZ+P(ER=SA;qV*=z;)5*<}TqbRVBzxKj1Usk4qfN`B0A@@Lh<ga@y=mJcA;ajjaKN
z=;5mF%)n5DdVH#REEre3&@&JJ`c!45pI4~LO~BwWN4d@N>i*MII!%-|>P?v-0Xi`F
zzB+UNQ%z3w5B`Sq;UR4?*WrES2e%lYp&O85n7^hGGCFUR6n>G)kHKV+{?f#26b<M3
zoS}w9BUOKB56O}Aji9l|hmLF}s^9Pptg9>kE1hY0=i<569CadqU<w=R!({?K{k4o^
z9p(SlbDDY&%`h>~LqaD!itsmehckz~_k?Tgd{ry=!7Av>Ql|T?zMS&{|Dlkq939#V
z{v;z4y8FQtrmIe)A<LNt-;1t592m)!tQa+>-unq<%zc^BaQw*nftXI1yypR`kKe(e
zHl%*AJE-&1s))qS=%PBm$e~Tn=^-25xek^{4c;}Dm8C{U!Fwu~mRRVf0JKTRbWup&
zWXF4zj7c~p*5fE85oCWHTD_UjntP!;4q)l7aw09Be1Wn)3Jq<Iq8q6nhbmDM$w17D
z+bmFlf=|+0zH>KN+yi!g>6}c~O!@~Jgkg&GUMrnG6EoqrwSED}+?_e|NtKaYdk^d4
zC5P^}jCGFZE+j4k9)oNtOenUp!XkRC%<k?O#t1*s3}h?lV?6Vs67A$X1$UlLi}R?F
zt|f*j^ABoJ58OPqg1b7_WoLOs&V`t+_1#z9yg%UFV0uJ4fF~}KCGKJ8g>Jf90Me3m
zl8W_il=2Hv5Rlq$5TH^pD5_&@8a-!dOPOdw_xTDMs5i#KwCw@T0AXxDTj<z!BGWz!
z7hji=R0af&eb4<DaX)TWSJ(tNG{GLuwk*S(ZSf%Y`?S=a8-a7w)}}88Oge#>#ys63
z{9!>B3J6EHVq>Sv17qJRSYG|c(MO`Hce2Q8rXSu%8e10mO<TEASgQ*Bahp)&Sr+w$
z4iOIH>761vcz8RT;oI7_<)hRw$hlK3bb)-^ovE=Y#4G9m3VJ4Wcl9$%I)Cd71@l9F
zT05*^V;WTED}!6dD}gkWSj-HZwUeHx{n;NhssV+FR+vKr0hyzLpYO8V`f+;t?7DKr
zVWi<^pQm0z!2a1cqi*~sOk~Oq>H1L@X{{7R7#-F|u{MC2&CYT|?5X3Tq{=ss$~%a5
zANHoYq|7Pe#*A`Sx?#!eFvZMRltbMbw`WR%+869uP=GU<RbLnATi1M_%O%-x(3T4b
zepU`<b&z7Kf%1N>I9wDXi2nOFHulF3;lR3*ysV5k>ZHM{zWvFg)nZ5kWWdD0gDcsH
zgFg}Wew(6lBi`bjPcqCA#49)||Hs_%&;vl8Kwr5h_^*=usoX>g)+B8|4@6>=8$Y5s
z{`@>VGF0$vT_bf5;!M{)QpC`jT!!2z+Sp@T)8~i8Ufa(*;)~(rkiAYec-3)f5nJlr
zO}Hv&!x;3zRw;h$RC(KOnQ6*)l{}aP{_bEB+>=;aVf?OYa!N&Oxg+&9tf_m^h3h(=
zN_(EG(LX<3i=^`So%Uy(3jgoPYmvND#<>t!F1XZb=1@pK(`@Y|6~m<TgISdl+qlAs
zz5CMKs`hbPrPPNk)u#658Rr}KJD~~ED!O0!+w3ij@K8VY{c6P`-`V1eMiP}KrK@AT
z1dgl{4X?I~gd#u%(7f+*QhB#2g{xw<=@7_718GGkL>Oco(@~ytyR5sNJPIT@6y`4M
zv=1>VF0VVFaRgZ6-GJp0fD*+*1dn=MjBd_XeBpt19p-<V_&xTox^SP1I_$r05&R&#
zJuH?P@$g_v5z(<krMA4;*-6z=+qy3i%ksv43^r7t%5!nZ<w6SH`)7{sw4S5Yx|dnv
zC%;&`DoLwcO}%+C?_BJVct~3wM5&)AbR%}8;<iP~c~<{J@nd9tPBjmF<a=_y=#Ce7
zW3L8Bzgkv&#pS;8CD-z|Z%V)D?Ya5465yR0B7RF%P4UaL%Xr)6l+D*}ms0L6?v`N%
z;C&mxxxN6$baswF^+bhE6;@fZO&mFLQ>UEGnL;O4aZ5~02XD=gu)4Avn|73+*}z9Z
zx4xJ63+G>(!u2|1HD6|D-(1-Ic>k@2uY~5)8f3N>c?Qpy$}crtMR+1rVRI*kxc+~Y
zSViRDD~T)1^iz8?PS0-;oLSX}$~{Lp7Kb<<o_e@&7sj(_DLyo<4G(PsVVz<ZF~u9q
z2@(=JM?AquEdnh=W=OOGr{}ukY?_W^@02T`$NmBu!<Ae-|1!f}W2x*I`|Ugq+8jLn
z5VThWr(Nfi`8;OzyZ>~XwbS41CA#A9c2?Qvy`dte_x)58{{-lJ7fX=#zh`0uP7mnq
zMH1_aX_RzywaM*w4e=hz%=8|YaAfZs$s7plKa>>4E#5;L<eXp{b&99)#JOgY+E+I9
zgk|6(TsFa6AjKGYvN|E4fy?;5=j*V<VorDFA2)qx@8K!w9Ghqx$2u!}(@Q}8;x(=r
z{+Mby(uKokHeiz?d9<#Dncpj21x#c5c@pq3)}u9?FTUF+lHltIxU|~_jA<ks2NHz6
zUeG_go4SnnEA&OCAn4?3<<Nrb^SOuLJ9R1T9^xCR#v9C@95jWCeF#C+r9(4+o4Gur
zsT^0#Ahj!+xVk9y;=h2T2;IVJTjT5^wU&0eLgPR?WcIo@9AQudwAt@}2v(4G&l~O7
z&_GvECcg*FO7Mqoor=>)M7-!NnZOh!gai)$#`OG;ukHV7XytmqX<aNwQTp(%k`JC`
ztUtTux1Rt<jw?1FAT<*pw-8S^p6U<eyG6;_FRX%ykQk8?JZ3zxN44fl;lf6Gq>}T#
z<B+MTC1n=4A2F^y)SC<~Wy}ZXgWkYX)fTH5!*$Y}!Sg6c=hGeLgTdr{h}gqA9qfxe
zfu2|YF<FQCc(lB#*U4w7_q_~zAewzK6N#%R?3bM=38Xw5IwY$|Lld=aj3jYx)EKmw
zbDjtA#JQsA(t<0Z;L4)R7H@2K#yd0Ye55HFgl8peC00D%{3FVznUXWi#f7Kshc#L>
znt<TKV_ZxZ$Zyp;+o9$HHy`wtbaSTs8^72bBf@<UG9?HBhHrIsZY}+`tMi9pM*qS1
znRsY{`+KXR(t3&yFq)ln)*O43DWGONe#cF`O%^2xB*{HL@!bBkPtFKG`~vObLj)>)
zixYnR00Pza@TZ;y8cZa*aJfW9Pe1S_t4B`yuMmD>iki{Pyz7R&-*-){(=`wdlpfBr
zC)OG4;_QG&R^BzcByJ^q1j=8N97xxnMP4~IFIQAEM4+=l+G#a*Fpo{AB3_7(a~Xb9
z8dCPni8_{$i`>#2yCIXub^4kL`d>%~gl_MRKETs`&lC~RwA8+0Ow#(3vqM&&pj{s3
zrFS=`rFToNTj9?(Wpt0@7`j;lVlHiDDGwN0^S?1bX?_(OM_!~Y?JX_7(vbIpOaY`-
zV!K?fIT|6{t>C7NXrE)@8&fI(^eH*7&dlf-iIxTPnFPg{iGTh%CJ<Vf!P)ocJbV=z
zEr*`L&!knBVqjTbkfK~2tA_A^aqIQ<7k>#wMl=*y(&hO1t`pTEl#Aa03~ag<G{#(B
zJuie<fC8X{*6emqYS9m8wq)vY!Y)S4yK9-8@<y~}TV`TBI6(8ENq-`KJQ;D~Z|!Bz
zj;!#rZ_X<=3ohTTiO?+gf#E}x;OJ^&z;P=z@#R3JEKdzdj6b-j0;b)kAOgZ5@Z=b2
zUKvib4>G!5Z-z(pXMV;T@w*)fR74q(j(0?04n_?b;~c#qkBEzlK%M*ueCFJxybD>{
zJ0G9%5w{9im?S5#>V9^*5wVW<SX%d>mh>)oog3Rygh74~fb{lSv}JF}ztcqhKQ7G4
z2Nh(9)o(B8MAm;O3Y{R2NAH8XTBl$#`0G62t)H>8S6zdvRur2bC;oS<uEE&^0r!ty
z`>VlpT>%Kl?NO8#^vPsX1K)6syJkKP{<IUpW&Bb2EjC23&0RN7YLQ{q%d`X%um}!>
zsqVFRcVs?nMdH=%=D|hEZ}(t*Kv!<&^yR$|+J@nr>^JD%6)zty;`c*+Y->AmMUgr4
z<k%br&}==k597znjm3GcGoJ*<PK}tk^fWfHpE)7giT^W4Z+`$t4zsqk&%1j0`$^7E
z+!;Hkgb-V3zf4g2L?&)cIBjd@!icdNGeu7(nG!wHM5fTah6RxlsF)6^^>+*Vb#3h?
zv85y$XP#tCXd9Su$h?J);3={A!Mm_0^~>%o$}DEf{lC!`lAQm>?5bA-Y3;;5jHtF=
zPh<jFG*HI^(uH*#>~@)nYAyID;_`mITB4xehYG?dH%_UxTnO|Cmkj}Ava>?X5nxt@
z%T!U00)*GMdz>A?ATh(6ir**Bji?2ZJCU4!el@YD4^f@lUn6sC?Mj4_t;^RG%1@eE
zcfT%zkM*2%{4#XdwhsIL)*S>smz-K#TDZ@apw&2%Wj+#Y*_9#5db)_yvvpM5Y+GU1
zBh;71d*ZL#xK%!|_+-mC>G85B3*%=wgi*yYrCVeNQxj~)*|l09w{yu6-x@>qmPV8%
zPApB?aJ?Z-WGxdKLg=F;;pO+Y+{DDVG7-;@jL;?C_ivM5I%<O9o0jv%QiLij>W7c?
z+ry^iw9cRU<{?WTmKh=ztqeIL@YO}=KB5~WgWTJjLuigUeTr8a96c+3$A!{mq|=L_
zZ{nnG>c^HGcS&3k&8fW_SWzP$e3xT*iE1yAcx+w*t#K3)5nrj@>5%&HG-@1>_qFlw
z9g2bIcI-%l^cyF?rhJU?x8lW@DCqbdNz(jgh3N(UQ=<h5oT-T9;-He=%)aO3^LjKZ
ztPwoOzXag%px11DX6uSpm%_{?YiuwFFjl**$xQa_)4RnwzR(KF<UO`~72YZG$p9jG
z?-y)DH8&6U^(OaDm`uO3J_3}a$VzbsYt4(zC5zI5Ph>B%B>;EpUjcqBEKr)3I){BE
z&n8YBs#3mq`46Sn%jig0lO)NK4UIlEG(^s{wIT!h{$wHj`|c<YuC&A1jbyB0u9??B
z$QyxYalI^!#SfL1N;^9Ju9)fPPb{58u!r-l+m2kyMIX`yA0+UjmU;T{6WL3}wB7vl
zx{DO)G9dOVKs@$M1xzo2qa;%CE>`yJHP~LEc}+3hmVs0s&1f`+_>YA$6!w%|QV7H~
z8+kr1o8;4=uFXkSNXV0@zB`+6(DnIvH2grY)s^J|$AsO*JA*_kOdW+~EyNC|$@nf`
zf5hs!1}niWVo$QR_Nrc?wyjUXmR)*W?e#2G{ifzK5d~ZSp`3oD3wtuDIF?14ZRhC?
zS5EZ%gqVmty`a*@ki^?kq-pOK%QnW)l_f>ts!CNnlIaQ3ZM<KCUOv*C-;te7r1TKD
zDPiEZ{>p-k#{3r6*QY(Tqo5@J#UrJM;EOldN-Y!VEh4MV|D`6jIxuR(O!DQ+zh(T@
z9ehPo90YM6T_Y6`uytFs)s(qImCCMBAD{eYUjiHqI6YqyhLCL#N?=GX{z)IbZDt^s
zZ;<_1`)ekO0*N?4)nC(2Oe$ypE1CS8c@!vwXHT!|Wk%StpY2^m+O%Dy)md*79TS&%
zY?5*-E!6Fhx6C*cz%vk}s5&d57)Y&YszNKdS^jnhLn{FV#lzgzAHEOqycZVREAzCp
zLibX`u}riwD3R=R%xe%_UVbuz2i2Pp@Pc>Uc%xYN1QV@cfi(8L7Y<@My)_A(z75JQ
zn;&F?B7W`GsWWID@BynO^jR8lI_78QBKv16ROalBz`^szdAB)*ZQN^X*{e}M$7!+>
zP((KMr;wfuXF5{Hht3M8yXA<*TxyCG+`o0s=i$fZf`BazJfOE(mIaYwspLfK4>`e#
ziuc3f-+F1v_ev@qmTxQT8h?tJzBT5OF)p=`>}9IO`D6d*5HTBRYhLuZ(ZRDv>pPXS
zsT2w5Q%&22K{)NprK8);@VDlxx9#2NyThCAVwv~Hw+;voB-)C(l^1=QI?$F8W!<ni
zelC>5(zhx5nrhw;?2UN;SFP-c3SoC!TA3cKduAFci~bdHL$WJfml4~*gZ{(=U%UI^
zrlT=8S!rcYpKdktEdnhiC?co{yD_T#kS75C^hie%_a6$dh%#}l{wa~Hu`y9K^J+j$
zcb!j)IIt!|iaydM(h^@dIU(ShwKIqnjteV#SnJ>7A^5lKMEZ~x_c6r9Y=q<2vhF}I
zfP<PJU-24@H3u$fyAT3zJ`(&8<B~#YZY5weTN%w5VsYNmEH>Qnrg?-a!rPT*xPqAu
z(&vETI<wcJ4OxChr|&&y#ZVYT@c7&VHm$l68U@WO_2kRdS8nyYe{X76aJ(x#?4&aI
z59QlVfZ`xQ_+p#svUzJo<LZNnF|L}qi7fTX$2bL690O*L7P>FtF}q!Fos6ZwBM0Ba
zXkp^Ds;(@IFb1V1Mn|CRv-0*;6;I62<D<33BWZ1wK#k*DtTUH_|BtV?3Tm?r*S4Wh
zXp6f$ltPf=t}X6R2%fe;AwY1~Qi>Fp0>$0k-6c4M04eUSL4&@3*4~;m-~1byxo5JQ
zJkNbyryR-3l{)!fm`#~P`*DR84T(&leci7D`^*pzLyM*<xm&{Ib&Uh+J;TIm9<1+~
zf<)KP743ecIpXLojvl34E9Ht6{tBy$=~&B`&P;*&;MaYI9lN*8-|9ptG;mV>_$RhS
zIo!K`!Dp_wRsDK@mEwFdv&73_cTz|ANFuqlEs*EP0!vK7(DJ>b+(=bt!0R<h19E~2
zCHhQj)>yK+4)v5n28pl?!|fUtSE9s-enf1a%A?5nrN*=%viear8D6JB{ZWTn$RSvC
z2pg6NdcXGuC7xL)tvT#Xi+-vGd}Xm(Mm%Ik!jGz#R=iv;`{wa)vuz?K)o$I0>q!03
z35QNb1G<f`{FQpAk+6@`3}#J{dL4GY4<q!8CkbK>#)fj*9zU=sFrsjQ3H=Y^w#mPW
zCh$`>jjAfEBw?iGXd1294x0nnZJlA7b5|P0eYKmh*fs|DRnZU{W9}jQGl4&;3#v6T
zBC<5n?d5~ePlKCI7lrQ%1B&y17KY^;Y4U#~y<ZELrbo8-tTLPz=zzet9PT&K(ieNL
z8DENBny`|sK$*KFo*D-SvdO-JQLuxmG!~YHe)hD;g!fAqA4n#>PeA$f1n2JEp^w~F
zh07+3>Ngwb7LnU#<C>)OvimY`9#5YNpJ}`zO_9x&ri&)zjS(KoI?V(rC2#m(S#wY=
z9N<E^R2yBwfS%r*<Lm(n4xY(&&8;-(Y--HW<dq+LLa*AY#JbJFxQ<$Y&mWva6*TbS
zS~FFawI*Ua$yCRq9MRd#3X2pDu!J{TWS0cT@f%u{NQ;jMwzf48iY;rT{@$b=+ob?N
zj>f+w^=Y>gx_;Aab$+He^T@KPq54iz$=g*B#rkWPJe*W*0wrj53(bY<lWDn-gK4i<
zL~urd8rkAU&B7k<g`@7<<VYlaBG_-7y>+IQ#4fQ}F;Hy_iR+q;Qt)tvhAt+57tv#@
z=5P&LmIv|b^D4@7C$Sr{?KNuFIIoDMhc`;$>H4w$Ftl;ek*@;5Kd|YGv+UZRQVd8o
zRXT>OQ@M+&3};^`kF2a61VvPz;A#NJ!~pyjKXSEJBRrKN{d}4e_BQQn2G)n~KYzNb
zosv50DL5AiZ)lmAJLg|2#XLz55Ic&vnOX#>x6D1iW$Ub(OM;MQj+44e9gXq2;jHju
zr|sG#k#4>C?0SslU4`viKWoB}Cxec9?7dOz`+WHvDkgJAz1?l2+>a#C*Zc>1dIi)!
zM{RZof1ekL{)Z;dFb-!yAmdTaVBpBeKLQyYvxZx-y?SY;|8bG<d`(~uC%_e*l1?hc
zbSRAzJ({JRSMOU_E?~5r8eiB4)WY5D@BpZ{KtmgeiYxsA3vu~xQCh-IF;>?Db14-z
z3A%HQ0caMvgbA2k>JK_dD`5DU_Ah8KfNl<^Yf@=r8ooFsq0X3Z9aDS+;xcNe2Q4Y^
zEjXN#ZL_1xNvYga7YDpTddi)zLAB862(;DaGg<8t60qN_w*|#v>!WS0Huld&0od4l
z<BiiZg<-Y#dPTTQM;Y{X(~sP-NF}#p+E^xU)cUBBD>^LJ51x;-epWb<D83IlxT+dm
zBNof8Emj~kzzX_bv&Ty*s|YaAUOfCy>@XZkc4LrFk!|73a66rHNrtGUWTnsR&U)0-
z%ErAndJfZIEXa#^#9cO)n~!*hHi6RpNQ}+YzPOVO@aWq75r2OyS6%I<b~W#2C((mW
zGEip$V-Z5^+8xG*RDpVY<k;Cqpoez1yf_Hr`w2e*q_O7eH!_dbzg?+drm>}u(AgZp
zTJU^L2Go(5;YRySy+Yszf8z+xZQzxX)WWEr`h0r-GhTN~_;FI=m?B-IGl*M(W{Ptt
z!d&Td4!(<q|7*mBd=`E<#&`G|f^9qKGqnlSbt{vJ4LxyUCHN3aAyC|TPgq7K_q)UN
zE$|t0@(-9MYvKHC!zwn^{%cD|s6?hp&o@t+p8;dfLaX8NiZ9+Vs5-6d!p~X*fFWZ}
zi2jZB1hu9;2}n38{`WU`Yg<D#x2xQ0?*|6Kgy_Bw4l2)}B!5D?o$83GU9VgHJy9na
z#55=qnP~pWB}9|jRmF5Bd5<k>T7m4b&i$pY%<(QXpry0hCGbid5pmPKF!O?Weh2z8
z4>T--gzuYTrcaeDO<f3-o@Y%fkOHp}L;rsbLw-jEjL*Y<&d-UcKSO>N>Y3NxAtg1C
zMK^!qsFAsv)r?2O!Kt(?hUtQ@;2)OXb;9!{3ew&Rsy<uo5_@X7DnBFh>POup!ypdN
z<88rH^!Ogh<DZGK&5N3JqrlBVh2cAiX*$cuyv^M+gO*E29tWOn2epx8nbe}E2nCz%
z$jO+G4;8_<1aP6k&9&E4>vWKYhhLAk8_kT20UZ&Ms`U_8qq-UuatyZ(%$7;m9Xzg(
zf~GQ7Zm`to^ebpZ@+-J13vAThrAB>Ud?Wjpd9H!mXYtx(v^8Q?Bf=w#T3#l}Z($3B
z2i@p&*c_>Po<+R8OLBV6NGw&GcCU9M*yYWA-8VV-(W!)L1cM(~9F*W`vpzVupSrN$
zCb4RM;6paxT9xVP&Jt;JD&ozF;eh{YSZs*k1BlmaE^o$9Z<CH2@^KzvK3c}Q_uUC_
zI2A_nZv~k)x;QzrI&t#N_ZK_3SxtDohnGc+HUXOsu+tr}7<Dh*y7}-&-~8jO732HK
z0Nc}{KEcH(vKUF)Lctw&*Z59y7^|E;@!VVxvEqBB+Ui+?U}NsC^7V;#6D{dt`B_rM
z45CpMGMNDyCSFh-xMc+32g@&$(~_aXCt@TKg21%9X~s?TjHNE-5^z(^MMD3#Q(#D$
zlB%><C(}p-yS9k40<7R#IpqQGdUasVI=?$tFzZg^`^!+GfcTxf?A8urFmg7{y5~e1
zY7(hO-BivxJUk#cN_2CDn=32Sm;K9}^BLaN7;y+z_#JPe<c!Pbp9KU{d8(?Q2z&l(
zJ}}s$-WJXp{sDC)$QESN*+G8dNJ@^XfQuXWQ@^ys;7fM$q*@ly5x?c{5}DF>>RTEv
zgtbhxL`EM8mTJnz^b{dBQ>WNXw$k1^q=+4DkgO3{L+#UB7XICkR>g`Su!_G`RxLMW
z(k9w`=5K$u?2_As%K8WB@4%m>8|EItj#hz13oD|Tka!2nHK+F9!sj8*&4}vH2;T3F
zc&e9r!alz}=8enpRtC;bof|CPxeh7O!n3^6H!^N0cr4l)A6~Un1a-t-#VIMQ9V{IT
z`e?_{!?P+b_D;@h$^qF~G7XQ;atNTlvW0TKQ31M+6B>3<#HB!~yaBGG5i$SIpuhj2
zWx$J{r-dnepaUmg)ohGSO+`gdCcMX`Um(a}W&H)q!&85mEwc-~42vJ;7f!Ti(iA9J
zLDG_?C~Gx(T60eGLRE8zLUZ-Vg~Np1KR<qid&g32m=HGQ5GJesegFfqZiNLbDH0$|
zklK+aib?cX9zA03R^Tc=IPNN_LF&uWdp8=w<q9fhs4)&4Y@dZXHn9iZf1wMollkE%
zC#YJip8AQ;9<kc>@RTem##4CSve;D(DGVGq7T{juugHa@Y_G>wo6jAtgD+bZ+HJgB
z7Bk{?RqwNH|MXR9sp|u($UBm^hCBnvXSjq6S-{+TDh=)tD{0DU8z#5>Z(W=QY9@RP
zqKl+ca~2k+1eP^unXKafBuvEq**i)*E|;58X>yq!;A~^{0>z@NqcShNnoV10ucd^I
zPOIoL|Bc0{j6ms&TH6B`*f$!>3DW=&M%sq$?aL)H*Ugu^g|1(pX-wKncFuSDwA`Jl
zMrT;mBOOHWTXnbpLu>!kfl+ce&$4kEU%G5+8W}#g)3}u2w?ENN9zAs%AAU4Tv~SmC
z2v$uIh##R<C)3m?NkYayh&^(jH)Z0DXHkI*(tS!JcJh01vNT*g8R|j(W(?Xywgx0}
zZj~e-lkam9RyD>I;V!M_Va=LJSG>OhC=cm5lXq8-KE-GVj<D7!A`<o|+f@@`HhT=l
zhYnrT;9FtggTh54aI-L+!<~wJJzsnqug9J8ZQW0&xTsG_3l%#NiHX5=5{^H2C)aw7
zA&t>>#>TQ)pPUs$Q{{tWXj<;!eXDQ&UYl9;F<)v<^GM3!r*B@jwbg})c!#sl674%F
zZGqg8IQ<D;)|v@aMJlH}JoLMI#P+h|-ftw{+|i(>y#LTP9D_Z&05u5grH}Bm_%z<S
z-d(($&wKGPcFUtXLbM-i5W7A$UQ`849NN*|E|u;Kn_lh=WRK=BNucw2q>dTS{7WU6
zE@7S#I-6O|d!HDBLeFmU5ELUyi+I`lrj2VNUygO&r+`ReSlMx<&*U_Y|1}-LjPI$X
z3l+kgHGSfOqSSIDpX?Lg^GL%MmFkA{v4yxVmMt)%g@B)FhmJI23LO%voNIHFR=A`V
ztmVbyXHSNgYmxW<MY)@Xo5Y76#KONYn}nO}vYR-Il-usYFuuF~OWO~$zFm3H^;)k}
zBB5h@tsJnK(c8DxT=>~*Z41~(Knpq&@w7HoamVr6P>Pt)KUu)Q8(ykI$NSNVXY`cR
zSWZCn{CAbBdj{p-KHi(|lXW1mOEL&?kv$u9{}iI|qx6J%E+0NeJDVvIU9`b^#*-EG
zKv=g$xi_Dm2-f9Gi;J+Ut_<*{o4&_Qjyk8q7<gt=Vez-q?SNJCRBR{lynVB=tc<o0
z^0bO=wy+U&VsOPkXV>hxN)>g;ujVNk{c@rndO`ZMZlr|alaP~)`57H5q^2}2DOVJ}
zJ)ffUfH#q`)HO7teEj@*Q-OV_=lM+AWTxCp8a7yqZ2ssk$4mc8-Pt5m<wb*7qHpbf
zcke~B=%7C@H^<v6X|uLpg{8UYyP)ta#`D(p-~npz_m$;5|EiVk-!D@`Ur#mD&rKi`
zZU=yE1@q0)T+_*hRPo!-lZj&n7;K(<RP?FUT1Yl9clP&Wj_JHOkXb_1ds%^2T7N()
z!m;1q&Sb87W{`2F;xuy+oZtFQrI*$rj1n)yDyYiQ4%=8KLB)qIV8}V2N}=gVQ?DPj
zLN8dt%Z_ZY{JJEsQLG$xnmono{9V)b@A*v#_=TSwqNygWbFQJ3t@1EmiL9-Z$$<4}
zWcwarg6dTAuJC#^gjOm+3VI#cC!Vr7_(d-kTud-nSpB+^Qa2qjP)0CuvZ3@c?ve+(
z$U$2ciLWiKpXG;@&O=Pmqzv!h_?@@at3E8%B#E^*RWCkGq0jqaTUFW#r%>FGtLsc=
zlkx^~2}mYDdfYjdd5Zw~Nd1j(=UTCvncNv30&JE2eu*OhRRRRL721~QW~T}8oTqUU
zPu|QN!F611)lnC>G&CezD|-yx?YWD&yhGQvrKg<dl{8JOoE0`eEV2$a8(fH_ODbso
zTkt_65b6~dwOr%UpWN3XoZ0nZAbj)-U-8pOdpBB;0M7j&@Y$NZ(~Aw-zha^od7@|f
z!IhG+4l2CaaSv<>_?xEQ7B*m$qZrL<BJ}k_7>!D3`!-D(w&~5<+2Dl#qM-ek^mpKt
z+NRWX?M?RagY#xHQom@~M9tCD`qf2#O&f^o7>zbR*2M>*`)JqZivs$z{jN7r`F5P|
z$G-)*B+$fjUB!7_;wN!Fm)VtG+M6k5*)se2+h;80r$sCbgrq^rpo9%0QpPL!$KJ4E
zfS%XDs5fnb%7m|OgiciKTVe;@AVlBt_~m3>4iQIRoX;h&@|Lq|9DQFy+s4{Ob%;uC
zPZId0>fm0gD6{ZCG^=Ht$mXc@yecF8mL94XUA6_40K?nQ>A%9>nx6Ks`kvbz5-c!i
zop)pb&aaO>AtK>}|L`1n>5Y%=Pv{<8L7aJJG~sb4pV)U<H@i}hL`D15fkS~|(Rq^z
zremx{2#cfwZI8!}B-$-Wg9gqrcU{|EcW^7r=iiec?A4;|p@NT0NDv4goO4aceo-wx
z^8~HpGmqW~kd!EPj$P(u2toB1$Nv--Lg|`4HUBIAiC!hbM4#6sixBz+^ZQV093RWM
zF-u^d5s-9)=LbhLD~el3vt|N`R&svRdeTxqS`RGKRHo<+4Ehm2P8>+tJCW+>_BwJe
zkCE~<)HN%}CD`5N@%`S;C-ZQN*8w)-;poi#m0J0IGwLH4E?XEYJ6ovWR?}knCGMj&
zCJ;DVD>+F&2|W1*$O|F!&>+$IHBCR{4#p>>9A5S>19XZXX>syEc7i>%_>?C;o;My8
z?O-KbSOC&)r-Gz;LN65|)Ydqz_A1eaPutSjs^^ylAnxu(yo^3vhs!r~E!Pv&dZ1pH
zW^u37Z{gc2uf#y3UHM@G>RJT5gaf|9FynHEj_?Fs18HahJDpvRV0NreXB0Edk?84)
z*IGg}ayH;Ca%>auARlK;$3sDRDWCC-3BRI68R6gE;8%!cq^L=tnrx?zSH`mG{Y>z4
z-68o)qVbS_BYfD=D`<~mk4IxynTlpCdQF`_Hw{_wW&X#B$fCv~QR``uFz%vK1iy5E
zWExBeaD3xca(4vSyOk^$-k<f;zpY0oCgGhF1SNf6ZrvepvisU4`?o`*)XR2j5>}P9
zoZXT0Sb0r`;xqQ$ASe=dPMTL@yX(`Q#sCNa2A8<ue#-<mr0g4hVpmujGJT*afMTYo
zvm=hP<PIoVd;HQbv)oqqh&prb3d%pl<a&}gQ*pHVcJ@)j>Fun;>PFa#Zh-#%o3ZLK
zWP8LKk$x11Qu1$MGn3PaFZlmc=X6;wTb(P7_K(K#wU!vA2nBBcKB_BkjU5d*AMj#&
zGGs$acsj*Cl92Zqfx60wKLz$n(p08tkwBOj2LH_Y(4p+Kpjqs9Itrv{|F4fOwedTQ
zy=ZP(SmD)!+0=84&mF<d$zO~1`oBV-+7c#D2OV&AbD@@^_ve743DK7|8E8(tJl$8m
z@F7sMVzfv^hspV^oJlM9#w=TwFxrlb`e(XUv@ESX6AneerG&Oxa+l1+TEs^<@nMXy
zHxJJ@QMMf?mB)z}E3>#2->c>6l&&jzsgYbr3eyK_6~PKL7po{H&{uvZuWKRt5WA=L
zD)0@lY7=6mtDh6v4n7%D^0^?*A9JtW7i|Pcjnm1c&DM|Ct2)P};-Y--N)ME^!uRb-
z7mvfapR=+BlP=){1bDq0sO!c-+;ZnZu#Es^lVv=NN@lY2_C`K6@xd~Qt)oS8`uP%`
z|04n1_-|{VD6QM|NW#R<4SnX-+<#~tgczVKl)QYl9SjY4+f2wcyckt*ih0@AEqB7k
z_TClh^LUSJ^c7CuB%m@gDG^XA83wYjNR+EacMf7E{M~L8K_S2didkv!KbEwxAgX81
zg6Q$5g%~h6m%+&}7Ou~yQN#fs9lFi!E{etmeTuq0-+<aV!yd}o<*KIxQ6e=p`^?qH
zhPE07*gV#^cD(`3QtBd9@r+@HHJl9oqtKuryMEtgvrMm;?1Z4i?d*-s4GPObp6-x*
z8c8!$8^vFx8hpk2>@FR9e%p^q+ISimOBHqwSk@`Wua`<e3%#JBT_UKpqu2cC(Bl2g
z=V$Y@<cs{5pD?@AG-uEmEmqt9b@-$9ZX({E5br|&x_KL28_W7MF_Q7m?Z(2N6<@D!
z?~xsM@Vv#JcxL}yYX~kcdB(2e#C0zw!&uFO5pQs9nheF*#kIt5>XvD_ptEBj%B@83
zfe{yr^|c3;`lG}ejo*g^K!T4N$Sv-o#*%|tBctvGR?Ag~Oix1R7>lE;34bZ>lt0eR
z-KOw?ZZb(JSN|=4)4m$O>w;JZ=fsYv#2A4LxR7lU$I#W5ho~ZPQZax9`lz34f~+3U
zTMPWUwDKA>nLa$n;GhNiT_UzsBXpLH{rq~rf73engt;zl$Zm<lQF@N{jFn}luXHVV
z%KQiFse}H=F`qNfoOV$0^IdOE^E(yVy?Z#!oVku=K$@<##_sxW+Ccv5K~v#&jO-&W
z2PQ8oZGe9Nb(DsohynQ>9dV&NiE75#rG#(n!sNyhNBIDj>yMxMI4Cg9sF!`!cA`n_
z*u|f9rs1ArTfmc+Qf-L7J1@yN6z$H(bl_QxOs9&AHwhE?{EoduW+CR+l^AoYnDN8g
zTeB&N+NWec%6s?niF^{l@Tvi`QJ<*2l4^tV*dR%^4Q_gW?k|mAMcLzNfDykLt5-5z
zS||*&>cOLQH)NXoZSr)*Kc2O>A4b1B2_SJ%Y!hvyfcKURiFCe2MYJ%>8zSNaK2ZsJ
zO>8eUUO3q`rJ9Pd%Z`C0mli+pr+4ZBcga43WhiM@kBK5~Jfr2mb|+8tllZF%SLy<R
zl|wwC?r8eOm2j)3Xhtgx(IM5uk<C^a!bh|eW5lmH$hB7OL7rhp`@4njM1(K<&Sj!l
zy{>u>bc%Z-Bem%9+}%CwggW>u69vdFoLjZ;H|0&Tjju@GDS#H;j!_b$k1tQ>WV6wn
zAPq#JqU!Wm_t{E!T6L7wNsNjPfok8*L6*xQutPt?xw97W#PJTRc4ULWoQl3q5*|XJ
zPe|{oLwb&;xgCGug{WFJkH0E_*TNnbe@HF%mx+v`&o2isKAKTk%_L9GxH{W<wDQ-a
zkITIqLhEJRlKk#pF0E=>zBap*RV{EUD6WqP{h2&}t5LpC*>P;Zf%_;%Cwp&DU@mrk
z5<QT7dF1haieXJL!_wE^F02LVS*_&)-*2OAZ*5MV_rm4f9;%XC4Wr_QieX5)4cZ}H
zH*k#=VlwT|99<ypL_RZP^v1G;B_mK{^DzRuR)WP%nz~>6{R4~cO~E{kH!V9bi>R@^
z0nZoM#ihsCl`fvfx8ExoaGngd)Mm(UMyF4!>?K>$tT_3#5z#&8{&+H4=R)hPb+9Vx
zx6@zR)3xK6py@2i#_w+Kc{~}MIMe)?x?5(ib8Zci+aQk=@!r~0AXoKQ1Usz&Dk|3B
zL#NknN#dTjX^*&vqm^pDrRn8mj{=M7v0+=^WFO2$d(onz5QB1?zOndVY0{JdYGBxv
znfVZzb<(qP560hP`wT?PJD4=p@|YFV9F3;$LE}5e0%1hLPsK9f$K}19Clpu^2%5oz
z-zdzdAxu})B$MHPYt^OseiWDVZsktc?2)m7yVLn}GV<<nQu1c^9EBjlQ<}}QG(Am<
z{Uf0!sox`CSu(zi-Fe!e+M~RgaPt9%caT}5y1Uce3r)<1-l#HuQl$L+CIS0f4-1@Z
zs=B|L#7LuHso%TM{6O3mD`tLM`TJCY`cED?44HTP9E;t3VnR~*L!&rHUOe1YJXPv>
zT%lk!{=Ka4NmErEvrY*OMJUaG{L@o`+1AVAlx<XgI#SRdkIimHaTPx5OcUntfv5%7
zeNwE#u#3Y6mnZA+d3EO1sbqMeH@Z=m0%R;^?fq^oc7HW7O3Iz8Rw+4ftPmPWVzToT
z-oTaTFW#N>nzW-ZM81|TEs=U`P8Jc-JyT&x;IQ}!D0`uA5$`?f#`*)#g4z&L$l`4<
zDB>l1<%S52<f&>iw)Hp*=w~LpV~^T`iSCgVUH5>yaZekLmh9YSx$&bNy?B3u(JAOZ
zGkAI&znt2N0d%$~{Kn(~W;|8~LuXp;<O%H-+A}{{ixr=cMQITY-pCLfPT6*;PhiHj
zG5r8JVjs<P*`y2w@XfFPg;W)G!-z+xAr4h}1}j|KL+ao0bC?)@30+&}&|X11b&^<)
zenK4prov1*8lt9SL}Bh}wjR<hu<LiZX#kwahhGhW{46E5!YQr|ns2&R9=dG))zEyG
zPLi&!IP^&gIuqo6dvP?8EYZ5v!KGfi@b)B(J);#JC>fu)*g3kxJ^xlTTv1DONWf^y
z@lE@1{1B_vo5>u@po|y(Sg7lVq_M+esCHjN<)q&otI5@`*sw-!*@J201uZ9*)CG;H
zKj^Y1>`9aBQsfnfBF1`t+IA8+2kWhkxNt16Da(tWTtvn4GT~WsCp>>oq(R9RbRO|R
zMrps_KV_{S%dsazMX3&SBvm1+Z)^IEN0c9TkjLe&2+mz5w+Jg(UuaTOS++VnxcNJ;
zV4OqO8rZF*=XZo@lay?=`%}JK=v)`8!kY<F8ZMoMZB|^%dtj{Df$;o$$zuJ6-@!q&
z>S}y9n_VtitJZBz(i=!Jl!e%HqbbELO>}-^mYc9(L_B{ehiIoJaAQ(=$R~?4b|CYu
z8N-HjF~p6?1o!!qy%F=v3qq2A)?{mbxa`lQ)hMm`XgpBBv>WPI{aq*{`_AggZaNys
zW=E@;5WVduM>jY#A+D~IGx9pS6TVorh$WXf2K|zj&s{OT^LyiiRdb-~vAg3jFH)%?
zu^8j2NCao1Vn++7A-cyRvp)(RqHB;@;S(3V<@;x*_2QOH+uz0R0F^}#eBB)>DNR~~
z&{_fl-ia<W*4JD?)o-g)a6Pd$-z#6Jxx79Asr!+@9>oeDO_5G%bUU5bms1>_2}|RP
zSXe!tLBY565%VD+Ykjb9>U{B(#*xL<lG^aT&pkZPOMS23*ir1M?-B{jI<V!>$$;k~
zfhZyec!4pS$(up-xDvtg%H9^Gg9Lr~UsBWyV5*<T`No{27<n$SL-I%@F}4H&Xd3`4
z!#NUd#8Ig%(nhEjQfWEa4Nki3@3y>YQSmQCUUBkF?hUygF`!rGBtyO`5M?S@=n$kX
zRbLM}(Q}_~uad)08}8)#ge@!{)&9++{MNCrSC8UBYX@!V|JICf%M_)p*W=e(DN%Ui
zA4z^#p42Xd6YoUa;SMQB|Big}ef1GVwS_i|S&5qy{C1^0B3uGV=z1(sgkrtDm9fFn
z0<(=v2X04A(I*fHcJd1}#a9^Fg<vlUy;(_<4S#b2vV|aAoFKtkd#?8`&WG>C$c6)^
zww^hql%6{SZ@z#E`n=Mpny{QIR>V_gRA=hC63(gy+}NijtxLU9Hl;!`j}-r!n2oZ$
z`R)_DV*;YKhnvn+>;z$_J9<H4uy1SsLz}N+>FK`E&qsw`TLaU9#ru)?&6|$IU?4W&
z<t$K@p!q*EQ~e#1WN=V*=)mY{p<>lz5`3FIztwIK4_ErdJQuU9^q_q$t<MQo$49T2
z8xuMSt!d&-lm(JM9DRlB=LMAE`)=oZ+rY(DQp8G+eQAr8-Z2`+9WYT1Qi{~5<bj;7
zVtAq@u{C*^mddzgp%f;-&}PNQLfsHmjuMxJ#x_+0P`r*f_t*c>v|x{BR-XREBU~P3
zaH64{U}*v!7)*%aXJh%3&;2u<ymecxFPPry_l_P~5(_L%=!9G&Q1@?=KJ%<2<Yx+Z
zGe+s%@V%>1+k7itW%_}*AOtVQS#UexVmk&kV|o4sP8gH|3C!J#3k6RTj7J*lpH#*2
zV^-efH)3^5CAQnwNTzXkk^cTJ?r)P9Axjrcs*`4epS>{^7W+%m#L5Ba#@C$ATQoi4
zZ%{@iOZU<{w&&~>9nD97%?;t@)%7YR&fwy``A+HXN>QA*-sT2npA0fJK*b*t3aa`d
z-c`?x|M=fQ+W&JV$g)Q#Z_c@*xHY`@J_9iatWvXO?#AcZlBl0+q56I~KQacs$q4w-
z)z(B)$t%Y$<IuM6{U4h7HKO<gmY+@RRlKnpbIWb#=q-p4aOk1pi@JpFnGETKh;RVP
zsaje!-nBCjV?8+cQ?Y*KH&($G^j0m)iTQ+Rk{h%|cK7Re=^5Mkf~oc2yyjAryJDoS
z&NagGHLa~lc6>_{$~l>X>*Nf_r~*KDH6_O^rg!}2egAk~_@_n%87m#P2Tl01KhSE<
zG*z9pQ{{!9T-{}L05<7^z#CJ<Dpq!Yl@HWKZ~ZJ2_yZ1Df}vQQu$vE@&Ej1I(xw*K
zw`rZYw7(n8V$@Z^1yfZJ{QcUfC%biq@LK^n1i`>GlrWP<`*+PdWm@>0XE%`$rJu@E
za&wco8?okjs<pg1S`Oh}6OAZ?>KzI6zHvQ$km7taVMXXTiuI>omFp~l>QS})r<ue<
zSKUhL=s`EWMyka_A(cuN*$OHvqPS7Jv$Y?_o*@;FM2sCXXFSQzYsWKrCLIyOy8J!g
zMYnOOAE##;SM+qVNN3g4MYgeM<QV3=l{&Ef!Jg;w+<9=znMTsrT=-TA?;k8;U4DpX
zIbnA~QdVYnT9XA-{pO`ywY0F8z{&GO2jYDnFzN?%=RY4Bc{EYF{s3sHrSvrk!=2Iz
z2+bN7qQ-=lNz_=pt>1~z_uN$2@e<kMl)Oy}WV^0R$eAn5IOR$n5583h6C;SfBAfT4
ziBEh8SaDp_Z&a%}H}|e)Cbb%tHF@a7^PS^;)hZI0x~b=Pp`&&#!HqqXW?q-F!<I1n
z@AyG}Rq^XPN-LF>f17QFH^XIzqle2s@a3xCB7S0dAntJ#yT`?yAH)f9b3|5HZ?>}S
zXIEb$xag_;O>KpF^GquEOqIT-;E5OAIF*$D6<fq7jdKAc7+Sr%>^X?x81hSem@=?J
zS7Ci~&OrCb1ao(!u?4~dC?U#bm|i>;H;l4m&7o5Uthd;bu7ie%t1hOwifeyvZg(je
ztq#zM919<@;;--1Rw_d#U^M!lb1EcC((mheZ(!>%+H~OUgTm0@<Ql3G>u9(A{S_U9
zZ@OzNQMkT8lw|5^YT^FEuJi3FysxNtyF(AvgewdE_CxtkjYQo*UX2(gZPrWw;G#v7
zgZcO+V<=q*Q536oj=s(@HVQaJ@bVJLt{$rgPPnf8F+Az~Zg`9R;U9F%JTNn`FW@!I
zT|*kMqIjv*+0h_8BO#cmz&c(sk=4R1kgYziU(98)lh~N*mQTyM8__v^!mPmEpp4@_
z<XtFs)O}S=e12uHXdR2neiU`3Xv2X1JKMW@HzTTnWwA0m<J%dx%$-{OUA(~qysq{)
zm*B;u=KCW+9A*T8BBdzfeZ)q2nA^2+=I`1!MfX(Q#2uekU!Qjl6-AQ9QlW7T{>XSJ
zOS}h8rGOe7>fF7KpP@xub@BC2Z%ti?|3gc5Kgw?KOb(zjPicAJyR^7NZAAn|pP9QT
zTIVG{u!nE06%O!(u5p?nSr|Nb&Y+#%?&WiZR`{UQl{e0%9%mQQ$0$5}hnLUlo-yh*
zq1qBZFDm$N`_FG}9KM%wXy1zFq`7R8#V3Z6SVeYkSfl3!8(BvgBs_esWRje^aFfz|
zj05sZZAE-M3P~^Iuy5R?Ei0-b%!IeHQm5?o14%?e^#=Z~*wQo2ZOuX|0~Wrx-Sqs~
z9L5Ze>ehbWA8~s=TRI={8@}vyT|QT|82m703Tvb>^Hp!^t`8Jm+`!0X!N#8TC^B8R
z`$?8K*8jq5QmIg;f03;#B-aRh6E)$8DW|{uIC1JfVURuG<0hQatR-sVE7mn70FhzY
z#tq!+>$p?Au%)4Iu(m0df|`AZ^!{V{g)+)xvnwEMQ@W)aqsqQ(n*EWDChgrWKZC%C
zm^0652P2DgUgs!mh+4R|RHdNbWkP@=iiCz!d944X-{<%>vb1b$NvSpwK4nV{sfP83
z){B4J+12*&0D8Cmx8+LpN?6Q7fQJ3Cku0z?E39|39hT>nXwcad-;ur|qwO`r^|9cK
zUyrC{_U~t*{bw5SaKzrv(^H|5Yf&LOEN^NyiO<WSOMCjKDjs6ejb4wOzY4nu?b<4n
zGLIax=2x{#7PN~qEG-F)kGTD~zd!;DRz6ULA0*cqEh!f77_N;CLs5v@#U{?*N%>DU
zt~z~lk+-qZ$fS+N=|`1(WEN$yxJKu2x^4oVqP~j@8CtBzOio6e6ac8yICt!4v^D0{
zXc8@dQpuF|*EBnU!Ya|W><WW1(0I-<WS)5So7$7SnZ(qC){Vt7iQ}%r3am<CQXpbK
z|1adroI9Q@w!rE@+}PAhpa&nSWQw|XlQ}2fci+C|!qv4gHv5{+&&JuPzo@AjzudFf
zysE@;RX1dQCEbb3iSqq=v14C@pCkhcWJ17Q9d_+V;9q5_mMMRT9K-A3BiX6*j!uB)
zGJfq8U)uPVN|b&gk`|g*iHeY^c{^E>BZl8^2>gv7(h^(&Y-AQ?yBCkSmf8B`fwzS!
zC=yR&gfVO&`K4%xv;(g)1Dl-~;%1=*c(czJD(0-AKbn96V~MN>pn-Hi-8p$DK}fcF
zETnL!LU*}B_(E;ZtghuV8|GGC+<TdbmLn6#aB{sxTM;#1p~+ZJvc7?e0nG%~`ei0M
zeDsf0r!W0cbI{VjjPen!Ek9~$MBtN8Uu@+}l>jJVi^WV)A&n8g%$hrbK{ZfCAYRw+
z2_eQ1dZrwZSEBA;A-cB*RS@@RmuKJT<<N$PcTrBhgjCuV$Y}4Ugh$zIwQ0fTA2*_I
zk=_>Iy57?dRY2@HZK5d`z+rRp%AQj-iF)Ma=O3d4)j4HAJrhdI1Qmwg%1jHPu!CSt
z(LM4L4O@bj<4K271R0NV1qUf7l5I9!unq~Dz7foMn2IBJkHIRvOlLEVi@z<yo36@I
zo7+W90}*4(`+|p5+}MY7g=mc5*4qy3wtMl32j-WqmEgR;%jritkaoxP-Kz0>Ytgcl
zl;q^5-3z1K2)g{+(;gmz?n3rRh|2}u7qYw7skG03=^uJ(O!nIXa_tfOFWvR%k$z)2
zB^K*jzLqK(9+L1v=|r~X0X)rf|D0auf{<^XZ{PRczmvp>RXt66o;(#TjM(JR`B&kP
z@PhIlm)?&5Os6SLVwj~RLS-|$d8i79mkw&XR~eq9_E4-(E6L>O^>~Iv)-wD`_#o6L
zTX&F)nLv-FQvJI19Mf3Wzi7#zx!sbnL9RxtrP}E!U-0)_0ILFxX47HQo8x1Cw2^9>
zwmKN(3z&Isz169Q%lU<h(B%v=^`tU(S|%ur;bq4=0-1e_yR@BWi8#NP71nXg&y6rY
ze6}ter1pPkus^5{n%I~e0<<GZ%U2p6x;}rjQ1raoj=qa^73Mn!=-2E@&`%O_wdk&3
zAw?4~PAx9lh$P&)%*=)uX`;~#+i*N_b8%q57%gYg?>Y3wYriDh)=$^_cT!9Pb;avV
z=I<Y)6UQ&=ihD|Q?|zd_YC{gPwCPZH)PBm7i#rG%)>~>OyCg)#Y_<|725fucv$bsR
zEjGwoH%?I1l>Hy_!P5)2e9L1uyAgB|cT4pd7m5toKJy_!%{o<)Rx)rY%+o_g!!7vM
zMI4xmR8HLJ6k)+02JM);7b=(5doQ)DTens#oTr7H?`B~sGMP6np&DgASeT>e8?Lhd
zOI$-koiQd+*ik}cx(Y>8d~l%cYs$l;Wnj>L+jIU#d%sl3*y6;k2^}<-?B+FE6n)YL
zh*FxeF=NKg*wiR!1iT@4t9ASRs=6O}6nf-}+Rg01^<oDhPryS*O^{WFVk3fPfcmN2
z#0=EDuoSA?qrGNoU>>q5rPL23)+#oo0b80y^<czj+*VA_L_A^@Swxi^0ZR=u?W{fB
z+>9vf8`CFb^r)jdh9r6hAD8iqOUvh1h34(A)uI(?=GDf6npDuJzT6qS1uS<_Bem4v
z()1#Wkk29{6w%g}G(jg5zIRvzbm{P91_GnOK{1Eh|Imch)0E;Cy|Q&{VGhSkZ5(!P
zDyi@Bx3pj#z><Teay#1iu@`hBv<R*sg0gLAv#BsYDMy0-YEq%O3W%>AfH8iS+|(ks
zN<jboTVdXT0d@4~5O=ln4w+w;qM{ONb7Kxl+u(qeQ?>dw&paP?Ry==k14a%~7l_x}
z%AZ6Zyi~71--2OB={F-*Ynk~45nn<HPDvg)?z_JWMN{b1)uxdq?4FYle_X1+emqjr
zL#kDSJ&0HMd*6q6s?hQ~xYKX8GX0!9(NPp=a8DWcRHDcVXaE);ic2N<QPy>u7=|n<
zqyKrg8ep+nThT>iciZHw)wGJ0<f(*PcM=~q6QzW2@kLZV%6mDluvjgOUo;Kit9Y(h
zS!G*)aC7tEz&%3Z9cBx?7P1)VCUAGeSt#7;3AF=Ce4IaPmAkFxwi4Y_G>o;pBR^ef
zrkft0R`LN1Qv$8d$9gWj`c1X?Uez=+6<JJoQXnc&xr%SMgFY1=1~w{^?eQ0R_i6W$
zeOVL@=UMS&NoBFWt=4GUJ>Pcgu4hqXIsP)N_!#JlecLspm(3H}!N*0!Ws|F;h(?E2
zi~^k)C~|Tr*vFuLyPV(uck=cBp6?DvJWSTCoYod80`J9+wzHR-m0-Mrbi{|xA4vbw
z#InuRctS9FyOhbU2e5B_!Y~O=aB@)+X;zoeQ|na$+)oMRz;9_0zG)UAQQ|86{^qq@
zMi#(kL_Qq?`XEBVQIHuM`sHJ0sF92F*l=K9C1sTDEBEEj{wx{Q{Qy>^n#OrR9oI4Y
zgCS=f)x37E+%vuC)Xr6f6dP7yg^`KYTkc|~I=UkUs^?25>7tG#)~)d-DGKszz%sOb
z&Av+eHEZu8&fXmyWo@gSje(2TCds!(@B?AHwuo4|1Mz@gn>gueR9$npUp!RyxH{rq
z)1>T(veWti8v};35f9~-5Jzqq?xFT`T`dqxB4HX>VD`~ns&lu~xoBzaFgZ~r*x7A_
zsX5$-Gelx)AFxY6JSG(z(fEgJQSC^--Fa_{V*K%%g_in(XVr7Mk=x=yOJ%lE!0%s#
z+DHD}NXpl}cdzzfRjwc!<n76#{?xAl!jYHTKnF6qN4U8U$>gRC^);XCZZYMJ<fA0F
zuI}j<+xjV2V%GV6B4y4czJ>?jLH6;9oul)*4Y{F3;@6&jpWxsfUgmDL<3<hJ8!w7a
z-W@gnp)tBICEmG$^1EL)YLO9OFZlm>UKQou5-`nM9;B_NhSL9S&kxl5=doMU3v*|;
zX{Y&W%c<RwG*t=NP}(kGjc#RWE(9CNk=0>F2>l9diwwF0{`Lxl8po7ZE$r70_ib)|
z>N28#Pw+2Q1UDviYRo)%(~(eRV?tPLquHdqv{=pSYl0RxPHoTfKT(Dt)C6ly^-gL5
zN`1A1t(Pat5Kg@lnqB5KGjwxu+}*%!KO>ebz#Lt6-20tzJqT6Aa^AJ3dG5;U(^j|*
zZ|0n@$8l|a?OLn2C!z1Tjy}_IwCPX_*_0Bs0~Dy`FPh0Y)5dZgT~5*Rqp@g9pKb<N
zpriq(|IjcULSyanBTI!olu9fLROJdDi(qT?V6(bUX=xSO{i@WBR`qgkNG`^sb}E0p
zDL%OGpWG!m&7QD8ypvgF{4wm-dXFQs$9V}WrwQ>K;$?3@wJ^AsdgCYW^dS8#dICZ*
z0IkofGOOh<(@x7@)wZ>@#mgtw`HxH1xIR~GUEh|8gP;W1CUgt|o#hyIv~bN&49Oee
z0~Wjgp?z{fC2M=VQj0B?KQYfu)v~4Z1~AT^2#I`fc6W((#%%wCZHQ<I%5Xk7F?(4(
zz)ilr_-fDN!Iaw>i)CZlr+EW}W$b5l?%&uIUTi#<S;6JN^CC_@y&2=y8ZR4AjWmD<
zN%JAa%{=>syBB?af8j=V5pni7#$aFl4^4jrl_&URVJn;zVQ2$r2nc5Vz<NT{>1^r`
z>lYcc<7Lg4>Pmmt3V5W+^uUs;5AC_1ziBT~EB12KZT}u5NnWS?Gb*}Q1*;==z?`oh
z>A6w<s-k}l8T={4fs&-nsL%?tJzFjddmS*7>G(xq&gZIjx5d{uzNk|(Y|A5sBFc~5
zHFrTd@lay(&qoFuopuZ^Ih-u#td{E6ElA$#5r4AfHjK_~3Hj_3%-0w9-~We&6}e&P
z;6~Yz`DJ_FPo;{4--x`gPxP)Ja6=Aif3Ke%EzQ^llf+;vEUI&RGB)}W;+UuYo16KE
z{AC<=l~=ViadCKLk`22>YuWG2(n+|8Bw&3)_qLCm&s^jNzuwAere6}b-jZxl1=Ava
zP(~N2|5WL|Yb(Aocfr=)OOZ<LsIiVE(KAA8O$X>bm2@vLS?%ma6mAYRi=;3w^KA-+
zGY>g=_gh`~%)NX3QaU2lA>eg*ojy_Xs{j}1ENgDiBk73wLfqNx{dm5HOaI3&TyN4l
zuC3uZIT5T;{<GRSPk?cuP7>q5lNEeAPL-TFce1uv9V5aIw3fM$^~|ME*mv|vC872I
z(9TnBMU2gXLvR%V@I~D5xJL(^GP>2luZHg|?VmJnOPGPDBbC`xrn{J>&B(d}UQ<84
z>*SuqCDJ1=+2RePbF?(rofs$uQapF4=@Lfa7~TD?^A1v6mkV4+NaU9;qeB8*69zVF
zV|}j022RVjm1_yt6OP&eSxTr?T^9-^a>fIJoH+Qomk31qOD|;7g<4tjOJ<0;qdVVi
zww<Bd%^Y^|&+w28+`@HOn}HhEEOb$^jGsPCee8vr?q;eFiT(maBoq8&AN3dVEHeR@
zlbEU!j&6#^D;g_Gy@=UufUrkgFrF*dG3{~M?K#F|(apI_eNaLugjV`A`B*q4PyWjo
zMCDXTd08#QFtRoORG|<=A(scg%KG^a4PfZZV-6e1yOQhgX?|TwWS{xc1CpEGek!yx
zqa!SyqFKK7jU47$WXtl(1#A8rh(UMV=l3pKJC6ffDhD=H^3h<r?p2RMYxjar%(W00
zAlRu;Ip9yC%B;s?B&hC?gtBXNy!U7Li;Qg!R5G4yLT=+pYsfgJl_#Zezkb4RI{nYf
zn~Mk$j#L49(xi2a4BE8Y65T=rj#d-3EFn_`V@M&*p+DWMPef$aAHgPr6UY}wij<u@
z=Q8`1b_Xmzl-<Mlw=bMzI_pPr3P9lHkg_fmgS~ntK2%FJbqmO;8oKDhFV0~5WlQ>s
z%rya-T5M*!iZyq995>=FD5vw{bYxk=lWZqI0QsR3j}Jf7DcZASMG5TD^!|>h-;UYa
zrLKfM<8$J%6kyFH;@2e#cA}S4N$L#m>uc|5mNuw64;z5+uiNVMa?A<gV8PBb&yv){
zqOI=B@|qvtwBelL9MQi!H_y(e@t((fGfBdQ>(RI}gwBy|g^l<El2sPJOzVR`$`v64
z1R;v|tAkdoOsRdREL8$#x=_u0gCDIUw74AXXA<;$n^NqWUG-{91bDV>pPWs<$?yzX
z;x4^cGfBMlwZxrg2){Z34z3dYn1Rr%srge&c<;d0W9j{#zcvk;UJ#+PT9>0QcGg}$
z@mLYiJ#|EEum6(6#%bBg*0c?uzj{dbs$%N+q0AP@&8qa$s11TWpD-|CbYVYc=p{wk
zESbQIJ5pk&eR#9@@rFFIT!Fi>qjaZ1W#=SWBlYeBZGic;n%oR8q_IW6;aA08y~$8#
zcf7vtfoZ~bVVBjef7P0BNnrlIr;f=Xby8#IK)#ETV31L$a|Zofb_p^}Jy|VUjJI<2
zVZ{1DG>&3OAj815T36+vO~6LGn7s2u=MI6mK1tuS7<6}Oavm!x^NztsjckOS=Zfh?
z@^EtTWf6WRnmooIkJq&BH`Ufpc@4vjGQSu#oET%Ir06nuWQXjAPW2RG$lu%c9hz=@
zjgi*c%6jQ{{QTB8(&EZw-5X=QJA@B*toAtJDnpB^dihCW#A^9U1r>vf!S3yT!(3x;
zSo)-a`c97?eZCd7Wy3T3ean|Mj&yaaT{WeM6XepI8*-iin?Qd*Y<W`l&AqOO9G+z5
zi&J5d@~(mz%r$6y==afY%C_4%bP~Wx9c&3#Ed(+QEii`eVU%ok_|(~Y)Gldqpk_F|
ziIAy3;S^_lWLGlB*;~8>yuYsKNDs0Uo7t}Ho7WvKKRFDuUUbV1`u*e1;xJ5og;|Og
zb%pZy-2>Jqi*pYH$)u@!^A<+v<|<+7BN}xI9dzx|2drCo@cE`(gHMO$fYiC4)*36>
zCDh88xuUGJ5mz#==~iiBldca*yB)WxJ-vtiFMTL}*8hk0YBxLkZo3mu)jWXe1w~D9
z|ECx9f8>l*RyBTp@lXRw#;9PeyhK&isn3#tP3ztRu2nOw50QS@+}vf?AorV_YUVEu
zadMdMSY6XBENPeBbdU6~M|Ja4C?qt;n=5}i4%MwKQ&QdMRo?#}nj?n=e<9dmYwhoT
zh-TE?P-m>%?DljQ!Jsdd#Ckh$tBckWnC2DPCte*=g=-vA{!w7yyA{p8?ILn@+e@rN
zYFiPqaC_G((YD*oJ>sl8%t!Xzl)*kc1FQaE&>DXt&06z=;RQ0{`Cl+rE@g|hlrmM7
z(&l^i4R|or93@IkyN?VaWVE%go5L1g6?`AEAg-18K4DUWZ1l9-c!2Oj#AnVIzcZz|
zuhi4w6F7rB!#C~ADKlu7#YzjV7FB_kF7@+5qFaH#=ov22Mi<6`(%szNg`H==v?3qX
z+xT&Qn1%F>D!#DXD!rdqtVL*{y7oIIJ`pK6I$IV3zbQL8XFTisY9qT{r7AZU4h+)#
z=QdBWc9||aT`fd|xrSU_=6{P>F4oPPAA;tF@}^;=K%_!mMGizHJ`B4^a@EdrC@ndu
z2)U=6;N?zr&H9s)xuI8)O7e4dr8gcl=JZsO0XuA*sDkLd^LzFHxe3Q!MA|W1L$k4d
z=5D@2I&(*y-;v4RO~2Ou1=ou%W1mKUi?-`y9s`ei|3mWyugx1AuzeMsqD7MYaLWfc
zL$qs}1XUOIp|m#_xn8~JERa3NPi6K>!~FSf!1F6|cautK^f`O706`FY`lwN?kpJ)C
z@4<~+vwzw&s`d};jE_U4Frm_VF)7)E%*cwZxif+qppfn~CCH&ilLe*l-ly%8TSAnR
zImDyuHIm7{oZrk2bHVtUF!nn7`l{Mx`bv%a#R#`OWM&nUmXl!iKCM5r1)JoLs%TWN
zi{1&!7#LTm!yUDTh2-q-ZL?`^khQX>`o^;BYKDg@Rc)fcQF^H;_)aMqVCgF2gtBp#
z$o($~8vXxq#-2(>NsD?%L;3FT=XN2#^apoiFh9~&F<s|#!Vv6^hX$|xa}Pr}*>!;h
zwjPw_K^|3lquA&NesD81woSY3AJdR`bu6Cp<Z>OQ<Qb6Qckv?Y_*M#YvArkUnqp0?
zJs<55!Oh<`V97`{n3;Ktt|E&qS?+vqa615@k)LUFrU>iuwWLZ=Y$1Lxc1=rUm?jxF
zQ4ZeH&J0OZe%Z6q%(0fWas<`u@Q&Xf751wb>SA7U{;7C@BFR$SR_AtG%qN{)e``Tg
z{-TMk)nSLK>i<$`e59+C7c1O@-nep0>_lKLFy;5=R%U_e(!UHB?W3)DV54~`-WrG{
zmbkJw^*S?NS{s`o#1DYrKBL$~)l1IvBmCRs@6<2T9@_dPWQMv3kt1y5^z4X=Wc$qx
zN6@#))(Ja3-LEcfxmlZR6z_-y?}GW!gHJ$t-Syc&uQV)r{tBI@fW2!O-T3<|e^^k-
z#9;4$lBwN?nq8fV=8U(#ZS4F~M3<hsr#q(@NC9tb*R{<#G(7PGw8X3%0knzA@kRfF
zB%N?jMT2hZrK1HW6c*`ZqOh=zD*qtsqD8jF748oC9gB;fxr*zllgszM2H1lI(S872
z*uPB8d7NRZtbdGO_i3^S$hIs{9PkrKDQC%)6x}6rv)^?c7xF6PvtukV3#iVfsy>KD
z!QVzT()rUyJ1W5ku=<2spYkbPIA2A$2(c`-O?6HvzT0jw2S~54G%`fhAw$0^mKR}A
zoU7{g@E;mdDF=44QQH}@A$YK%F(bgD=us*eVsME4Hh)f1-_h5*kfzdD<LmDGE_tX|
z?6%+0*k{*C8P3X08GPsliuA>c-rAamQ$$Vz-joP62%42iTi{0<aF?V7V&@{Ybk0w^
zA)ekF`&TUvpOxpG_Q#=<ifAG1lnmqZR6juG1^Hz)H5B)SO5CS@?$w7R8s%$}2?C>+
z5(2d&Uo}+(w_#)z9osF*N;Y#hB@eBvu2XWc^NEm*F0L#oxd;>Qsg~H%K~SRFbY&x8
znD}apc%U5=fTg8#2I4kags>cPRJ#*S<*-tO$~1MvbLHZ^V<pscVnI+=R=+eFDfY@%
zvTU&cX!Zw>CIN<JVnMd!t+g}6^30h*m%lNA>%3!$8Q0s-jpZBV02(ban_c##+0l>f
zrX*2OknLGr&$L!Oq|t*?C0|O9alA#sJhAmNQmD7M|5fyJ?B)_c>x5>cVK^sw-n*u3
ziNZ26G3tdFLz1U>>eP4MN$=;W#Q)F~(l(@-k?o((v-?4~reI(nisKzZw>VPO%$qE_
z*b!Ult8YP}aOo-O)l?4f;Ft9F%Eo>qs5}a=U9(%W1{bzx_}^fJ(Eoq5y;V?~fB5YS
zg+dE0DNtNnyg0>OifeICTbw{}2wtGLLxJL@c##x$m*DR1E(sbS@H_d>oU1)&&p8+S
zT;w9}WG0zR@_ip!>$4)n@Q`9#+^3qQ$Hu*r{`F%QRNhlcg@%h*B=2g1{pEf4VdoL^
zlyPaKnZ6tbb{?-gf1NKBJm21ZqIK&F@K9>mPslk@_a17c5qiPU_Sp}0VN(h8^XO<&
z{1i7yl4=Wo3$I+RLei$_1qj(ofgWVy7IK9~>A7`k?9kHr?x3Zpo!xkgqLZtGCn0;D
z<pTTE->_G_>~GJh&h(#hu04VA4VOHlg{h;r4sYonYB13trA{SAf6yRa$TGhp?N3+O
zKeL=Ziw7Bd(s{z+8xYM9TzSMIHCAOGfz!;5A25BN7FPKsXKGy|&bDG{g*RLZ)=1YQ
z49$T*7g(Hep8Xu7(=2_hFQwdJt+~Yg8JW4o%KxacH>bm>BR+?a)?(GpBp37^+Z#BI
zx>s1<yj~AGt1O0hFBit%t=`zhk@kZx`%YZFSY%z!ftkRnxsnXUsLIO!Fr2v<YSM<i
z&w9zv`xPZ{r`j*#VeRje6(=a?wMb9h#ARKqbM00NW$q%ezTErFs~vZj|74-j&{NSp
z+qe>M*>-GgCqr0pwqC5RERAD+N^hVr+IBsSFBvB}1lByCxiyX}78oaL%lP<?e8I1O
ztL2;=MK^uDPGkzI{-)Y5PskCS5*wWI`h2cN96xWtPok+gXWyj0xw%o3v-?z<r}uu|
zl&zy&G!f~oEn+(VFIKQ_uWj6bJEwNK-{pReIem+r#(qoHkV|hzi;A~#|3K!ZVk$gi
zv8VxidNDD+8S^;K<+CuO`~Fg6e3TR=iX9#`$0jZlV3G4hO+TUX4oHJo@XbK%J+`5U
zlViE{7#`7m8|77r)vpmXkwYCvT7L%^es~&_O612w&Wb~=VX8B2^6#SY#&_tN)G7Ws
zW`E+}#HXXcSn2;T8ekzx^tR2VC}I?-_<@+`Ka5<p;Rg$>|1hKoud@EMK5XHJa-$S0
z4~UFSse~&+VcEiwjQzV>I8<>i=JMR9hz%4X@2L0*?JT4$l{!7%6x^^ihVJEV8&3~?
zq}1MvWwz4!*r^-O@fUwPKFD~*xG}zGy4h|HuDA<!#zzCont$a!*d*(fOHx7d6=zT1
zu^RNuiS`^FQu1)7dYUy};itmN@XEX%ypTF{7nn1bPZxo)o`EmgrR+K=xdq7i+df>3
ziLuV^<ZOdis_40CkSy@ZjL8vJ?KXQKhMeTixsnvNqY<h$fd12R1A=KTh^x%&uhB}M
zK)uc*g<=2K*am7042SI|fzSe!)cjSpn?_J#nkKrcRnFP0=kdJoOn_!1$H^J$eE!3T
zKv@((JhxZ{@T(j-N-Xs(Ekd!MDPv(+#;IEjZ?_R0f6i42yQ4+2e-F}liJydJfxTT1
z8oKYZA+tTSn7w)How8doKE56|2VX>KG{-%`WnPa)g(e0GkJ}@Lb8&6!_4gd542exE
zKN7#Adh~|cJr;0O)a6FP#u|D0UI(}ERk{qGn)80NeMSaSS1~EQz>uMp`Un(|usrjf
zoTU2$#Cie-KM{))-!SbX1V&L#$+S3gnA&bw?i6J}43yG*0M3NFeswBIh)Uch7bAni
z?-sTt3EVbCM6);q-((!*S-BwJSC)0A^4U|8SklrfjlhzVxT@Pic(0B#k%Ww?+IQ>k
zXmQ!Vm|^KF4a~}p&xq&sEx!+!9P4x6dTEJx<p_7zprRVl0t5HlQh{x~<o!w7Q2s0r
z8%YyOlTRH&U&u1<sc!U;A;reXVrlqEvx=O*1iIAyVUdQBL)8&5dzoH!!S(Iu0OZSp
z+yFE`fC!R0-PiFpfLgxTE^JL*6rPzr_tvZ{>J+==w66JnuF)sC*vK_s^k2+jyLCX0
zonj(vstvbWj+W-%HeEBd0cN2m`n>2ig?RS5KQ0`bd9*X+P*I_22w!afcSr<-w&~M4
za!RUS3^~k4Nv!nqnaKDJg~U?QWR1kDLrpQok=zuYP?D`Z3PCJ^crLD_v|M0oA#=T?
z{hTBoBw3XyFHGzJ1~JJUm}l|ctT530#>M{-5pmr7G3o*57lJY5RaDQ4!5(D%RrURN
z=4)-Oi<MbDf6bT}KDMq{*sMBz>^Phk#eSmf4tg19Srhah###*JH)No?PU2TEpjP#X
zWJ3!715iz+A<ul4?!8>G*(wjAiR!y6UFL?Xj<6iY*>t~bK3yG@n_tK^wA7-iA)M-6
zEbqZ@-A;6CFU}phU?{f5-msGr>7hw55oog<iQd@yRY7&$VzFEb9MMw4NuxL2>AqFV
zaC>Kg-H;gvCD6(0F|wiROmPXO(bc1om1Sb`!aq^>-Ov6Pq1ylMIUsi?nYjdm?t-uh
zm+pGDY$txXzzztHvn|#&j31XuAdtJu#Nmyby{=X$W3J?J_FzvQe{>f>z)q(@U)}zq
zB%}2Mxz&6RNjC=>UU=>&4s12VJZ1~Aqjw&(-mGh|Zp5$jZkiI8v4zV=`^g%;cme{<
zqi+XNqK5&T%Mfi?9}YLJxU1dYCcgZZvw#gUjO`=#?8!e3?XwORGnJ|Aia$AG*{dt3
zXOb}K0eMgw)eP}D2{J0xpF^`0zrC^f7zPx`7|0(%2XqTNY67oK#=8QU+~UIb1h#WT
z|4mkSu;xz|M?pU0W_+`tAE(BlC;E75KKsB}^)x-xFPO^)xw<Rsz~yrEL+jY;60b+2
zt$2ZWexHT5x11tFi_`+a{ykU}qyDpBZzb3_<6}B(Y1t8_)oWY<a}R?4ClC5{FC+Vo
z9DTm&HZSjn<aomU%dP@%tfx7kt$2wmCUP$1VT-|o<X>~SD*-;Jl7H%6<B@ebZo4(#
z!@xi04*;DNx;^<3bz)@)S0ptCF@3Icd#Z`#%M=NOL9si}oRuoGNQAT<S<rQ`fCicU
z{^CEoxoVcwxk-NS6|H{WT;u)r_e+KcYXCNo)AQtE4?LOogn067U+ZP1PtCb<m=IPS
zVPG3R`^$xObH~V?t*w#2SmEp_4zalHwKjvzR#DF?FM*WuBoHOB-OYt5(@wk#k(uQV
zTSAUACcQHO`++2sL+YG~y#NwusE6*C$QNscx-ulww*9%(f#$9C2!aNuS2ry-kR>sX
zS9(K#gD$GHR0)$Xpv3T3fJzXjlb4gD^YfOW3QF0DH-sv84%w!Xu3}st&Cx#d%J_|S
zLgXIOaCynd_>gp3>7Ojw?&BT!t=E#M58h=PzSissf87kURYaWdAk|^+=JVmj61!8Z
zc)v|x+D@02w{_QbWy-LC$Z}n48-a+M&QFGb+XkS{#c-d#jtL}0E24Y&{n*h_XK(@K
zP~6I0X&Vr{nMHu^KG16bi_WF7CYsfo%)k7%212O~RFu-R+rA_oSbx7OYN~{5AgMN3
z;#K$#?rXd!G;Md#_d<bzF&clZKoz8Ya%)cbqU_3FSf3E(TCVHvb~Qvf4bp2w=T5LL
zcQ;oYhV8Y+JoUadO3nMkv)0#S4~(N|&I|lvj3R`ynF$AeJtj(b*sozS8#^w1^(iFx
z+JeTv%mO_zdEtj;Q)1hIB|n>HUzac9<*<@3a*4t6tABF5&I)&Ey2^Ey?wh>}9|Z5t
z&{673!khK$5wxSoI7ihfG=KzBsFeH0^|r$b_cn0t{0eG}5U3Sgqny)c?LMzh|3$F>
zb^i*=g8WmX3NP-FB?mJ(CRmy*cYVa%y;qY(k6>^Af@C^A_J<?35Bx$OJ^@u*)Ds?m
zS1I>@ddY2d&~r|JMzn^XxBG*R0ZX)y-nmFd-cOzCiOyThW4NCwmH_{@+O;G!=UQKQ
zNTixgy8A-kfJlw4eky>52UA~Id`?2kW&-N&g|?6Bg4V0JL;b`yV}YBG9r3MRB_<rV
zvbM7ev^zC6SR$C{pDrhQi8YQytBvrfw%s6c7nsb+o4@)7IVANP9U@>eU(hM*nU8H~
zrkN(Wy(H)46CX-S%3-dSJndAU*3gTMVrU@Bm5PEMTIi6b4FI71({)H2bo)MT@gK(b
zZFH?r0`7323-#os00&yH3a)W%`~CY{8BoZ662FLh^9w$H%DWjIQ8eY~K2Bz*5~4jl
zf?vB&uS`c>N{^VKgy$kz=Ni`}5a-_|Um%Uw2utm~l)VCXep7kT{40ASin%9pgRchQ
ziofYZ8VPjd<ko;Q;1-hh-Gwg4*(n#?eVXJ8kOx>seM^yTYCFyJS-}XU)t}HfY%Gjd
zUboPh@nw@<O1hK92li!%&ZmZk;QJ@+$?}L;ztNyTUuJ)o9Dn1E_iPe4@otZ4+%_S-
zWWkuuswPSW=sAn4%Nbpv|FoSm7eC;oe>KRGca(ItBXii|f_3Nx%si_u!0&0?O%4#T
zNBo#;7Ye(VNdTbSG9J<5#NJ$ZEX4hA>xhSzDZ%IyXBQPN$5i|pz-qtk3!32?6^JjH
z(<VFcV89s?g)FQ+l`}$<dNNfSGJw44TA!Nwx09nDz^8^VmQ;m{VmpbCKz4IKvS}{<
zSounEmaP}pkruXR+<&b7G>qcYiJYE?HzR_Dp@B#7WVj@sdnOP$3`bMi?lW!b<KK;a
zmm$pzoImt`ynOpM#%*5w=Cscr_wNzuy=1P3ug8ZjkQ0?UW9+1!g0j?iC_YjKzKasr
zF2hHnL_7+`eca@HSUA2K1(=Gfw}x?E+QjkRO+7Y9GSR*8<1wS0Q%}3U3d4AN@y?V2
za8!oQ9<M|(o3U-NZCXfro|eKQV60lD5ze~}a@(i&$7YZD0o)^;_@iE>D=7`in!~T?
z5xLTD-GKTKryFv(es)oRM&IaJv5)j6qq1M^xF6<Hd%$CKoxhYka?-XTltD=U!lZl5
zM}!*C-(LDyf)d$2)$G1$4iBn}9%ggEZ=22jStP>sHfVq$NdZ86eS6o=LMTU~$(<)<
zgU_iMIdq^^7G4@#0kC5~u@*Yfflq@a2hmfsAa!-ADyJTS|1i?nd#;<E5YVVINkP9)
zk&BFo)YiD-R~7#B^iLj`$aw_DPGGl9W#EQi?zR~|%ji<aTnDMmV_7QqT^K694tT?j
zv>CsDz7}|V`X5Grnfe0-ieH!B?$*KA`hPC8y4`5Z`?(;9x4tHSMo2=v3+xio&)#QT
zC@8Z0(0<u9xDT&fznMX{1#UcWGW6Wj<_m-sx{kWI2$YA?Fi^7&>{#w!KyfNKhRA1w
z<K8t%T>H?jerSBTvBo)}%-y?;{%Z;&od^lsj}uu+T9WC;S^$`SZ1CIeQPHE}o;ig%
z_DJzX)h18te)P5=I^Yc?1O_B(e}8Z<gFr8CYX6vo+$;)5dV|q~t8L(KSHItwW4Jz-
zZc&hO#uUoyrt^s_zS2#E@@%1MDl7$gD>Dxkm$}L2)~N3Y-d0cT8|_`jRvRneB^L|B
z+%UlWjbfZ>6@V_A4O61ik?pughe=YU*uOlZ{%R7G43r(g5Qc5*a_hY!!odiBvDa$2
zwNLKKummyG@H?MDjUmsSXo~yr`)0u6Eud&7J;*d8*7C8rl=r6Nv;OswX#o-A0}Ebd
z!k+E*DySE7+ar&TV$FnUX_Q(`$8F5=KocWLlOzSctO5s@K}}$#{^_S(cPV?zEf?=w
z?Yf$1%gz4yi@;evS!@9C?RPtI6-;zUMd<`G1pxhH;#ifu6jC-8=A{L;bE1;bAe*93
z2@5^shT4KdB{u?lfmB}@Iw{ZHZfq(xnRhC`O`)3z>{vCQ*xtOA$d`A%cnft73~xDp
z#1QBFDHVvS8F={D714QoRSDBU(4^*X`b((<kIo&vREzaujpr!Tb-2?d!o=Q5LJQby
zb0uN^{7oJ<;?wMylvOLrhcojNQZ;~Hiy|bnXN|0BnjvPzo{--ws>O1%SqN%;w`ax~
z+C5Sjq)ng`V=x88N0(diPw!EJVbiMVI`VC_{wtv-@1nktVz@8(T(}u)m1>jZ55ydG
z6Bpg3--8Nc^IWD{)?Z{HJz-f-CkD7h1d4@T?L^oRp8*~;Ackbo#O?pBkNDs97yn<c
zL$EAPDeFc0^WD%nSCn^hH+wVgncOcA8FXS9y;8qEBN<$;36@g1Z@b{~@Y|MJ5~7hh
z&V$BvfR{mHk$!jr;<3WO0WJciJD#Q;UwuR_lMrL2_4c@=$pTVe>{n5u7hk?(SMQhH
zu}bs`lgc})moUYG64g-w_EV~Z?^c#RLweeplg591;l)?B|DEEyaKDuCzQZRz^CkS`
zUqYKb#Ia51QHYtW{85VumtDVxk4{#+XFMZ$<L~NUVI2dd17Nwfl=UTGsu4E~rg4$G
zW0;>2!A}p)3>nSp?^KpwBXHaC-J)*e7YSeiWu^Im%z^RER)f3{FB`6R#sl}&uoM#b
zexFS{FmjFg;iF^38jr)5S5E@BmZY4oycq=GY5fN_$$e{lCXW5qO=6zcqjox<KWzzc
z*OLR57<Jx=-2HMz7s{X;(<nA^in>Ho|BRW_uQ{GV0(VAM#h?U!ZF_T<aL5a@YRspU
zdkXkFk2b0<m*XYBkLKp@WpEesMF7+hL&Y@0j>S^Ohh5YA*-(pILiCZjw7*afrH~uq
zp>c`PFD$Sl`X*oqGiB|BCi{tO=8{9K*ZUP#ukn$okkbqbqsT;~U+MYd`97Wk*P)qo
zA9xhuaUCkxRp=7Uve128=yk-+Ets@wzg=`#9wBbS@I-hZj4mKn<_nJpv2$oT$h7dw
zT)_QGh8x1m11Qj_I9QpExKrwqvonyU!Q<%MA?@C`i&@RJ|8vzm_Lo^*&lr;nR7`2v
zkh1raO~%Ud@*y1Qvo*GK=6!Zr)YcHp#(=}jN|U0>C9)oqtC9z@UK-8)F_vy?HDgtm
zbkFWv7HU|b8^g0wqDo{Mr}zz21-}jAzB+DU6W}xi_7t1c)g^Jf!z;sRa?Aa7ilGz!
zovZc%y>~RuSOOl_kAn6G39gd_yXY%@f-y-lio@F~Ttw#UZ|KpffM}NH8>E-U4Ch{3
zEshXjKg~y+)9z1n++{)n61m;}q}?wP!A?KrIFj>UeqS)Hau(j8fkg$ce{O>N-Oy4@
zam;JQ4b8Eg?Kfp9EHfsQu){c0Tzx#RD;4`YXyb$bAh0R>Vw5FX6Pc1^-o4*r!wR@%
z{KC2v_{N^}`E2glc0Sv-g^E;bYRQ!p5$LAjUj9UXo>vXbx%0`=C0Hdv1O*yy=UrNY
z!HcD%_D@`YKr8}l8Iu)TnE{0RIbsNNnS$ewFg|&Z^V+9lD&bd3jPbiM1|`VEC8yve
z_Lq#`v*r7dPR~o}KHf?Mr0hLFX7oy+|HgKeyLJC|)W*jJ+OpD$l&3P&8Y+K(;F<^t
znh>Hl7~C(tpI-vjY9!qfA9l?dd}9_t+ay_b%|ioj=TV@2sZjH0)2((k6%{jH#7DfU
zuLPYxJ!!Xy4rz|aP*q2VGFpQ7qb^EYR<0I{;ej{#$Z$A|LhH0RRasAw@tPV-7M0<S
z%@-cNk(Zq`ZKGbrPk5Y&*)TxV7Cj>VpBy?YU>5M&j}YDw=TM+7DK?D1Q(fKinQ?O#
zHKi8vyPwc7Dntv(zFFHbyET1MXVPUAKp)2Np-hu1{6lYIs7$R@bzpQHyQ9*?b^L<K
zb}qWR`0>PraEgC=2PrWD-A|Eg_s<OuV6@+QzGzWUBF8EgAnODyDRz40)=9-Yaidgc
znW}}IPC!mIts_`OW#4~qTiWB!mi5tX)F+psR44fTnfLY_iLTYAS8_~-jqnn(UM1n+
z&I{;ClG^dC+5N-!SGhkjv(THiuG3dS+*mc(j&0u>5c66~{shRCKGsRu?Vtg?3?}Aw
ziJG9zwhzp~-4sY04%Z8k6AfJ2;C2YKkn;%(!gaw~Sl^lfc}c)XCd^T|15EeaHQ3o~
z8ZUHBL{UxCBOZ6lFSu{8JssVMC63;)3=#0TG;&KpD(HEiFj|VEsQWJ%yw#s7cfU$y
zdO$ne$=^4_i^E<`DzZmzGK{2}jCQb|v?^Xhe>{;c+T8>ac_{IFn?I;V?wZ(*CNy$=
zN0sYdL0eisbV3YzR9&B>g$PrKly9VaS;!Y}J2p)9xsfH%>hZEVv1NZj(wrl!;5X7-
z`xurR`UL168DJ8222xjGiJGQ$tJh_f07%3E1aSL?UwTMAJMx_9c{L^cIXV)Lo+`}n
zAAJl#Al^lrP)~De+GYod-8fBsnRBY(<U69bpRgF|9ro?xGhO!Dt3zMt7LTkIkIq50
zvo#DWID7?@w>UqVByI9P9DvuJVgF$nlsmtpMD0FSNHPE-a>=-V5P3HTB)yJp2Ml@U
zX2qA;TtNQ?;3MU<;j8@}g=^;Nm5epfRx3^&C(Etf4B7!VD`%^5*PZGQ&mcbDw2BDk
z-)524-=dS${Uz0bSSee(`mIo_yvw^n4r`0B7&e7@pWIg_<D5Sc<4){7;tmvyu@P1b
zc{uI6j~P<-3$13<v=j)B&TwNbqNRHc(j6b(ll8HLr%p*q3;<HegZMuT3{7~k%mX&k
zdJVEm`);O(0q41F2$I^MBg48$(n`78@scyUUfi#PbCid~dn2W}?94h~9$1qS`V{NC
z9SG>GPrK<EZEuM9%A#?GYfbYA+9C*dW;q5Hchmx+-O-g{F3$Cj<}ChXqfB<o#OjL{
zu60<PdVn{I9?qXjEcxzW36Gte<(EJYH@vsC2^B;a>khx+`_nm-?FH$vejwlfWgKYo
z!?sMtq;TcI?M4+&gamAI_++nqqZ$Q13feGWf5JWMLh%J|=ppD}bP>2)QoR)xhU?9X
zg}f%gKA&2-B-;WhAEIx{5i7vg?Qd3$7djTf*Uu^a%UuvvE|*_?S)t=n_z+E9L{XbX
zft}~5i<j6BDjb*O+sp~P9rVD~TXZoS4Aqn?6I97!v$|?_I`X%AAVgvq+TKH>!THZr
z>q+Yi!#|lD#+Sl&fokUEZoQwo`ep76OE-30*@e2Ei0a@5Kls~lu=T^HNMf@5_h>Y?
zyvr^HU;E)$ML|Y%kKGRs{40TBhNj|n*GFzk^U?gHM7DosxZhPJIov6WeK&oE$#6-R
z{RN1eR?O6X8d2B4@>Bi{rrKkn=(F~dt!>WiP1JPyBiMw0*g)#=SI0qHtlz+MyR%a~
zYJ9qt#=W^HV=0PVzF>ioP>r|QZc*B6-2B;w&CHxiiU0}oSh#+Ea+ERME0laq+}=$e
zgJG(I_iYWckI1p9n3>6v#`>ZD<jHZBvkZD*+@Ih$bJDr*o`!!(cQXpPTF3X`{cCE@
z)XTRU9WmP^vQM%(=UFnYpYzW^^7t|FI<vxUvp!E?WL!k`MwgG5k*iPQsjdZ4g2qQ<
zL8;wt3}Cya4JUe3EZwIvjM|ml3vUzyIoYd_^916!P{jD6<>6ID$yun*rp<o$;@K=q
zlF(fNhau?_Za_*gHiWQ+!7>ilzE~p5b&!qwq1PfIcGSa*mYFg)jDsIq;|S6pS`ic?
zjFaiy&o#a%6LCB7m{v{J|5`U<Z!Bm%Oznu%9{iZ`M1ORT8`&zbnYk*=oa<d8J25tS
z5<oSN3>UcEY1S@4m?oVJY<|Cn7PiwMVJ67p?eXxqdlRPi$P(^s&knbJ+fEuD-kRUn
zWqG1i6?E2-Wt6T(cZ>ICMU@!naaW30JK2{dno=w*C(Zsw38DJuUIA~vERmE_JhVO4
zts4B_29I)lJk~$o|NnT1KS#FA3ByooV5uw7JI$NjxvN!%Zc1&S0&|jgp;AIofMd3Q
z6;NM^+#F;?{vSqUO21_0@eW|Qh+PLg7vpb^7)#BFj{butaRwzgOMEnu1;1U%UkE1=
zVO)f}n&k`Yduidk!259dTj`>_)1nCougHx=%SPh|p^2L<KYZza0cr|@cyrUv|K{Y(
zhW>7=rL6ne9Q@K@ay;V)c<7PuBN|*>uuBV~4T;j;Z8BF)scYtYW-T+Lgn`pu@|bXz
zH&eGNYq)(e>(HGbY6CgEn;%;fK}*7HOr#b_!<I(hd<d7#9C&(<&r8!d2=#xA!3@!#
zNvs-q-gvcEcd%i(yzK6>l~Qr!pJri4(<>K?PM92$BJZ$vdTS2p(4TjJR?z=z`8AMu
zS0J>-3p837BY8W|gmCLK4haAKA4Z|M$ujyFaA8Vdb8>#|p(1`VD#oc9CABGyj8eQP
zZV&!sart_mZm7K<NeJ)v1>iG!QI6$-H!alby>JA&gVD)k^~nf)g`EB2w9oZeQjnpJ
zZQy6ryIGEFvloL_ZX_eN%c|X*--QnoO|+wn?*7PY7;zcVJn!g%15h!d2=prQwvzd^
zCn%Tr$cL$LtjWd8mWdSyO3%5wok|746}J$d|JT{cI_jMUQ~U>iigYY3%1Aczu6~AS
z=|%OAIZsw+?UHraU;mrE4wyB);N>U#;GP}B4S-CmBJkA<HEuK9jwcE$^V|Y`&@MnC
zMceMiJ6(3A!UrOM_5%s2-e$eiaxc=1(At}mEv6(98ST|H$@W>qTKHDSYvi%wOgW0V
zUMPU|X&~J*?I(wH5u?KZI@r=J4eY%$ujv7w@0}-mb~ZE*jCBMjJ^C#Vi;!%6cs4L(
z-M@?1r9{pE6`08(qi)KV)Z6o}gk-&KvLbMjoA>*?1#$ATp-wadnlJT6)aNdeVSUpm
z_nYJvK5RI5iJAXcXxGrrl55yd@2F4i#J%;vktPHnUVaA1z*uv|Fb9-Esb<dv9=?M3
z?`3TV_~G<PB3p@E3^9QfcjVclxoW-{X92{JZcP%%@~5UZ{yD7Yr0-iU(1F1sSCyi_
zetkWLy~Y=-7>jbZi75PV*<7=5uV@V43o5mz^gVJhX}bb)Hf5++BI&m&?*2&&@BLE@
z^TW<?e5__px$*t;F4J$Qhe6m}lYFp~_9}-JUh#MygHueJ`}ME!AoUBzwv?3e7}t-a
z(r@=Y6=g*}XGI~nsr@Jr+)<XZmEY>Crnj2c*%z0NI0VPOv0AO~`uD)j5X&MI0`;_n
z*-d{hk|VM<1B?x*Jm8+&@^ji$>WZ38QO96LuFjZO&d<Hp-}p(egg+4<dfG~^Oq!pM
zw$*yksM2C3h+U6?y2RPGO2ygu1&O=og>DH=eu1@R#d8z5=^~&7tzw%J4E^gbu37+u
zDt?I{+fO%0olnF<fKm_@kL}mf^CLGE!hiWPCM(3_Qv!qz;AYAN1K%2cB)Z~h`c3d{
zV)kGU=$wc?k-*z?w`g>veY=Y6i5CjHmRW<fv4YSPx6=KU`D4XC;E$WRoHvb*1RuS;
zt(-m@D-05UjrxKixSfTE%IkoqR?wXG>KLmq8i>KO%Dk`*UfB+1IG%X@t;&fgv)O91
z?o4+4YbNbiMQZUgKH=H3M;;}V{b@(9Ch;-}FQ{QaE0z2gT&e5H=JK!lroV#Joo8bF
zLmieaWfZL=6CIqA<Fn5(Op?AmjJ0_7tRRj}d`26sO0UU^*YGYW_XAcOrr}FemU_Gz
zx)`Fd6amnGX7D$BA97r)$2@gTOi`bFfrirAn8rNq_DhsvmIC7ZWSl&~`Ey*`SsP?V
zFT{xykCajNDPtX_=H}zx5?2?i8et;VHcZ({UD)>)buu^jXeA8?@S?af-k*D=F0tlR
znl|%6Tsn=G%_@1At|?*9D2I1?7Ico@m6!~*112bm-ElM0Dcx0E1>rPBM-pincUU((
zaP`OiUJy%T1LP#zI(DI+uS*8DneoU040|GOnm(bQ`R1L(41CYhn)a=c`b}O{j?eTB
z(Y}rkMRV00Yy7rTRBamzx;0r`%1agYz}U2o{LcHc3pb~AI||XJ3KOK1&#BLNydIq$
zD|JZBESY?-8>=}SN=>UN0Rr80*Lh#Xl6!DWpB~@VzY1uC{z4~Rvh;I(F;mzw33*HV
zErd61cVK%NmoCMJq{_p2DpVAtQ0c7GqtmP4mRX|#o6UXYXZ#*vGU)5^Sm<BEAsFSj
zZI~a4bJ2uVdVFutdSdlC2XzUg^Lq`SYbt^ab*o#7wU{m6fu|yQS}e!u5lih|%B0SH
zLSGF_R~mQpCn`APS!Xk9yl_?cKdAhqnff<x>Z1!tye=bnar#;1B{{uyaN@qCB$91Y
zD$-zb6%sY%D62H@U^~zEf&NCz`2#el9S6z1Sy{$axcT_b;oLHQh_5zghfRbY%tFIH
zNt1F}7xHCeV;`ri5oUjKzv`j6$kuMY`bx4)W_;;_3%pN^0Bj0{NwPdfKM_etq35?2
zt2^-m30x=O1BHNtaxnlt1hCOdSeFu-69rb5Pqg4<{PAjAJh{(Dt(dtHN{uu=?#(C)
zXR6z|AzV^rAC;&nNx)IV5PBy1pr;KLOraPp@qAzLf_*lIIM)R?rdD-f3nHLuN2<RN
z3M?a8jUOP^eUI>r^)H6`JC$^C7Sy~T(sN2FV8IM%f{LK;BAuhMH`jphbIC!+*Co8^
zjCZ4hj^#VIkBd&dbM#2I$^}Ry<;yp=Wu?r;JLRx&Weogy^>hb|3XgJ0%FoRuu8$VP
z6h_k$biFzJ6XNWCsm-A$`VC$mtO$Q_jO1ffEdj9N)NRza)k*y|I7Qi!yDcel?|(DC
zQBWMg5ux4|7$4ot_V<XEB93JiJJmjAF^RT2BmL+|{G3oRiNN!_7v@UFp11%!-vpl8
zWPd<v^|5>!Sa|$gcQGt_P@FI)e3~R9Pe$R)I8*d`r940HLNWfmYT2=EL&|$lNR|zq
zNF|L^?Xc=#VjUw#S<>&zTs4E=kg+ADx@d>fVNF*N@mC_}=5qe<oFfT+-+}Xu#MKP>
zXyM~!5omUWlkGS-tuwx%!@`ItFzh}nI;q;8qemh<wQk<ejt(IM+Hs3k1{|7tov2bL
zqIhTiILpBTYeN?9KxVN1h|3LiZ<k?X<*P%J&&WgpNzwoh&9}TqI;NQEmfv{P9lMG~
zLD;Ut;6VyHb{_fw+%}yYD(_v})l}ulhz}LP>}72T?-`VkO}>Aq<3@w?vDB}zoo#Ga
zXUr>-U47U6YDFtab9D`$?ay)28<z}%F3CxtwLlvvDKfWvjTxR3?r+6tOj}seJ(0f2
z9!yQ0Pur%rZ~js+li)uL9^#97^gTQ<<UT$E<+~+?g;ks~#qX$RDP;94rsaKND$7Gi
zkb%ssUjE6XfS!ns-^ruIblNWUyw~Q}2KfezeTpaRMzfD+Y-0g+s}M8UgNdMNPSmKE
z-YWIKg*mj+7wdmDCI62x`TxWNtF!pIQ{8Wkz%2`xaTH#=&SN7=)$TV$NJTZG^|mR;
za1t;0<L<QxnwR<2GkwOR{PI5xVv75~HXz;8YU)HZ@VV)l^z`9Bdxv>?Hm79U0pXib
zr<W>kTqB91ekR#;{afK)N!h{hp~h={#rw%<aiCusO{lvr`;9Cuw>9o>rR%vlbhH_G
z`3grs9PX?PBd@fP6HL9Y3ppaJP30YKw#3hZ7NNr#UE>ANaT{!|E5$C(iDSl`r{jtu
zqyFp<@9l&AT_1z7Kif56#d%dgq~f9OW}3b9$bdCfb@BIGe4)|~Zdp$PC%|gmbOb>`
zluTcfcwlSY!57QrwgyFJHm1V+T<gI~#jh4jz2*9>KU?0sqz8Njk_Akf3pFC<W8ayu
zlAcXEOeyJaiSx0I`8>=o)Z>Y_D+JUbr208=E;SLma~Yn|lSR*|02GYdx&1ASGvAgx
zZ6u(KIj~fT?6LIb!z=VK4sI9}94Pwu;xV(8;deuK3x4UGDt0<Uj*g=*XLUL`VRBW!
z4?*2sHo6fAkK_+Gx+Y0dwQ|W_cfxa<r+`kZ2M3VOw}Rjxg~|Mj-*wK($}U`<KlQ}O
zFha6nQgF(7?3KT+O-2;oD#*<gPHqoTEStV)dWB_sTik`Vp!Cx0gePs!C{zg9R0tqA
z);6(&dhtISWw8ZAnX_>FIvKrV7Pe{F|J1;5I=lpj9~lQr%+&4JW@OC%-I+>>42-?R
z@K`mgjVAWfXf$F_)XDF69(wT~h8YWTzJ8r)Uf{|m9_;H|KT9Wp5;Q_#iW?ZrXQ&#}
z0alhw9)F1`GgiL{Q(7Jv;@$(Twtn0`Wzd9o{j-|QvH7RuHI7})n-Ink67sz;f~G3Q
zp#MLNI-x!%Vn4~oNzPWO(rjLv)(#`QPq7I#u_1f77zX(8@S7xLY&l8?9vWA?6&<}S
zQYWmfwD<<By&!>G=>4YW>w%<7Y!l6Nsrldi;y;o#Xay~D9BpffS}?PlzgI}5PxY7M
zEhvVFy?KRz9h+(PbiC5UjdWjCJ-H9aeV$)7kh*Q>wJ_xT?7L5#W}COyDGNeKcS0QK
z@zy}dRdz~|QZ|i~h<-7-`<A&ib$UCjs<>A=YNu4Bv*V|ARhc*!Z8`X4KIK-hP?gX;
z+0INV6}F6akyw@3X1xA!Z+R)tAifg;1jFe)yHGWznn3~d=Ew%a=?celRcV_jwjolA
z70uT<O?y?24%c+FsP}PO6uYS=zNIlmMj^E?ZhA3PY10FqYMY&UV%?M`FE@|zk!Pp{
z=AZpRG<t^MCBtpcsfF9hsGoaP{JOxF*{rAnGrWoljc!1YXi>Tg2c5<A*>FU+Y0E{6
zqJ#khyzG_|4BdF`E8j4?wEjS-ThY46`PQv!e`Mf1=jGdTqQj-w>#$$V)B()Fd+hm~
zWh*rahlx#edmCO<ms6DxN|OgVf+Jq!QvZcN?bhxWqsn3B-Pesa&MTqTsORPkTy1O`
zM6+!%r4}9D<YQceVC8&J1!)aaO0Ra0<pm*O3M4*9_r6$70D=yJd=A&>YXue_;TPGR
z+WC#8VZLAHsJN&SYbL<K#1hW|9r%`U%5~lI&!wj3E~j?kAKq5;I5D|gauhdWCHQWW
z>>0yi#A&wA!~ZQGlNoqU=gYk!4%6N}lUXvb>%_2O5YfT`MPr4P4GUk?cj(lRL=;lU
zUmE2o2R?`$$p4bhm%}G(*K->H)V|%8c<YQ?@j3Y>0FF%OE$Aio&v#uVO!zK(3s#1D
zz}I`q07Q_C`}tGj*owZCUayXJV5;82M3RW`>zK=6=hu#X4?@O;)x8;gUHFbpI4HM=
zbo{(W7jyT20(LFR+3-G{5-9PmSjXbDqB{48ATN%I0n_(=R~78+`vhs)pJ`Gx3cuzn
zs}@Ycg}iu6jznU}ThK?t;4Sp;HQ;-*=-`Ky<LYiV&pwLI&SrY*U>{4DbA5NI5FgI%
z=;7BM=Sl2kMqd3x8~lX7x|1a2+%%6o9DNVyjEa5fXp92J?>YKODg8_+sn|SI_w6_;
z)>{ZVLOpU`JZ4|<&%0kYO*s|~s})*m=?*YbY+P?#odVGw(VmZXQkEuef6Y!wRV@-@
zPK^9I-Hu-NIofq#JMdSyuIs8R92SNl&YuwpCT-xD`nY^@uF*J+osW&vmcoQsY?@^p
zdHOKL{;VqdTJign=lB-|(U}13_E~YOuO%R#ndw8%SJ;B^<^9obZWnz6j1AKhI|jdz
z<6VMl?`CRG)u&VsPU4uRd;F>^-4aB>xR+)1o>~X`UOu~5a{dL}oNZBr)r%x<K?_Y7
zRvnnengG$dX}(w`oub8W$6cOJjFS}xz`9GDA2rfpa_tz>8`X))F!P+0Slq7l*9EST
zr_7DsWZ*+^;Wu0ff-}+C<?)DW`H}<PqIAa8=IT$~fda0D{mx`%UtBdEqE4z3&C5$g
z?cAufvh0CBxBR%_HPY}?cysWWoO30kGE-BkdVvi#&Ns1n*D*J>ehD@TG(6{Xb+u6S
zilSd!3U)klCPtaY9#^D@Kf*}Qtxk4lXTw9lTw$*$CGJB(jLRb{)w{(0Ewp1TYF}Ju
zYgMZI*ug2oVWlaKF_<~=S5R_yyvn+jo~JX0H8~4)uF4k5X_FbD_Y||YWdh;YOH!s>
z)1l6)#CcJ{#wr4}tID<!?pax>pz93;06El2|72Pv$hHJ&o0d9!d0<2R4K40PQ(1k~
zjAJN+>k1m!Z7XH4hkBozdW<PmO2Imw1=d4JYNMei50DD+#-B|bEUQoda`wM|&Gi{{
z3Tl9ZBKd`?m{T)??SYoq|6x=rVro7<48SVcr*)m<gmh*u{VO@eglV7=Pw#A>XlK7n
zLumsW)Tz|!;hj@F^1>XlAwk#W3+?ahD06BvtO}}E#txwEtdTJ|6cpfWc2dn3$Y4;5
zBgEJ^+uk$xRBL5KI!;Kd>bKQ69<HV~NN{{JHLnP0H<V~MM4us2Fth!t;dMi*nh$m2
ze4%V%xT?Rpf91P2(r|R}3!!6wUYXpR<Y65bXC<t&&9X7BI*IpFh?HwaZ{l}9F*FqI
zug0k{NvrV1p6j<XQ;1vaK`GmjU-#_O3?}V)2H8atzcISy%wEn;=}}5F8+Xw;1@v7;
z=Y|{CM(|Vw82UW+RZeez1j9*NWyUxepY*z)dLt(NMCaaHUPJ*ONA{ftghzdF`;{Wm
zugJ#|ObYxk7vCFM2Cun{(~FXjwOdro+PP47>M7QI{zsj&j6?m_(xa1QVa}w-`c|j=
zjB-;$@Cq%IZ$#*<BLjMrd?9(kGpR-lgEo?P0=x6B`xB>y!-J(i?tiE)`_-*a%(wZy
zM*qP!G)a((Y8~}C>pl0C`NVQ0-LDJEN|^wkXDof^LkEky>Bh9EL$Vs=fHEjrv>EEA
zW@B)tUVg&e|1;x*g3|NsNhRvbTU?dDw6pqAMe3T?hwW}xx9V6}QD-PV-hxk3OHPk3
z<^jb#OO2K5JrtCmyhZLZ(V2w;s|IeVRFpGlxwGN_Q&PbHfoqtX24A@HE6|7I(?l-%
zEurY1AMEtDZxf1h_+gTwu(>gbktWPSgyj-i!G)H^MW)up-@j1vzK^=2yV<UaSVXVi
zZpKtcMW=PS-4oFRhh!%antOft&pZO#GaJ@YWj2QZ|L8C}j*^iGVMka-lbG~hyhf$R
z9TBMt^xlP3fDUk+apj7%UsF1*r{irO;hc?w++hhh`RvtZLN+_9QV(C&#eKPm=MEfB
z%>8+NZxB<k;+-ME^0sg&J=W*RCnbDD3*{XYe+><IjB`}4Zz-wV+E}L5G(9)IfJTU-
z;jNl)7&Dkc>~22yzb#Ix!U6BwBh0%VX!DYRGijbm4U*_}0lJ_qSZ<3`(^f6LVG0iZ
zj)$DSDVRC~w{vLT=rb1nw953HQeZz7BY$Cf+vgYkpkh4ijgZp|CjHEAH$=vP^OAhj
zNoxrAdt2-fc9N073F?_z)0pqK4&^}WY?Wzcq;j$8nkmfDiKh0$I0MG-q)s<v6solf
z>0fCZPqTW#_%AY<BN@CTGNxFpffhY5Y=j42=hFD`PG6;_;&bxcxheBLlN}(b=UR!|
zm+;j`3M+VUvRGO~{LI7eGt1RpKDyB?t<P%sEO4Q~1ae;VP}?Aq_-I-K%FsdvgEgQQ
zRVPFvSk5gm?I4;Kx2%f~Qm-Kv1~s!+kFwYFWG;5rW4@vE>6Qe7RanU>6zEO*xfOyd
z6G1Sw51evmFQq)xAHw_q4pqf4Lx=g)i>!1eo|-?=y?!}_R=+}i#eCZMvrDtM(NS02
zy-o~i-&bm$bf24H2)@*@6C8;C_fj`W=6$PTw-i9!2F+<euW+?8Wz)g*Gg^I&4mIq;
zA3U=QF5_H)dCjn}qS;!LG9=i+F$o>SRhxc|%SKsnh67jhU==>k=$yOKeB~#a+Ko=s
zX5>41S<-!jw7IbOf%E0#O31*|HJer;+k-MVSU4)N_+$&Rf2z#pM6+s1?Om04`p|q~
zX1vO25${mO=FWL>gQkA{;rNOmts!}0ids9jtZMkF8}km^G6&MNeOXD>O^3TPXH~Cy
z%>H0|mQ6&Kj#q~B1#`^*!C-g`p44Zc$2Mqm3bi=kS!momXjGRFl6cr8Nc1j8i6i<`
z@C?m*%4N&mB%M1{4b?}G?Z7Ihv*rs{WVQq+9Zy@|q)iqWc+Qh0*f$t8+FtzraU`2W
z<-&s0U=Nw_WBKbx+cH;qD&A(GHFfqSh2wO~)mpJZce!gE!*ae3`Tjwt1wjfeS*s4T
zTRG5Aqm}KqAmsH$fAlQEwf2g+Qi{cbt)z#O_@r22b@Nl@hFi1Lr?=6E9_MdHJqXG`
z_@d>`NADtB@vY@qg0eO+7x1o{en&xQ+47CPIqN0%%g~0kX3EdE%Kf#warK_p6i*Dx
z99CpUvxJz}USN5tbR))Ewy9S6R3&gv4Q}^7#dKwV-_kNA`$nQMiKc2QHW<dpMopV|
z(>51h`w(cFw_7eX^wuFA;THl)t6+|p`H6<~ceJ{n2c#*k@B-hNtBE_p_qC^>oDLQ4
zr}k7PkRrC%6HZKj)Nt<t4!?ZoJ+E&F;EK*g>VeuP#4p>Sm?4mN=CT8PK3_<WPk~al
zlK3;_I4#~@1i6;93!;ie<{Zo2=~?*+(RI$7iq*FjWwY7TpT52{k{Gk+-!viEXI-s`
z_d_}%YGkMA%xA8$jRgLkq>*V=OpRH{Zpvuodtq$g-3zHALko{Yt<cl4WM3;A8?tPU
z22bdl<rqZbI0@XQ+X=9KAZp$sS^Bkjx!e7~akBPQp60?TKL0rt#)8uEFy(C^*0HF5
z+Qz7xT5G0ux`1zLUDDIuwY8<N$eq_4T}LTFoRg~x)(ida$8RmOVtz5lD(<|X*YdWr
zPw3f{6e-ddCb}c~7*}S?iITt@c60Qg%F7bZlx>8`GcZu>%#C-g2C7fGr!VWaO`TNM
zp%aY4*3AC>GIWT+kY4`&3ueyeGye;SdJDgv)(j*l6Te*fg<3W-d>W?hT=~iy+)|(P
zF)J!~((f(*GC9tl3@SNl&uKY<Wc8aotg2T?HR|LsfP;aanzh+LNq_!B{Zo3MD&W`O
z%JNcZ>-_{~Ow1e5XuE))O7dn=q@6!e|CUjV1EY4}_r&QH1IJB&cSxpO)T3iTo#I0@
zGvDzdVu5gsy<Z9>@qS+i4$h{jPIam$QhcnjzxXzj>@u(5d(o_NZyy(E{`i|4#fJT{
zsWzo3Ou0U$VHGRJCa#VwN|MJ6?Q5C-O-8s_RBsVx$H3snD=D-sZUf%TK=><ee)<l3
zoqe&c<XDh6!xzsT6qB``oWs^&j;U0BRbtVuT59yiZYw?+zyRHnhEf3{``D)a+B8no
zDXD8z%mA_`{<P!LQ{t+BARWC1l&ylj%W^KxaS0`+rwnxNr&uJ{kL49i<r+TK&jLT7
zW{_kXQg0UQ4MfMvY%SoZdylCl@%a}4j>UEtw_so;`&G`%{HSh0>xIPr!t{O&a_XJ=
z<|-0ie%-%fEen?x3OSTDu@WSaOR~O~Mn2(@wWEAJrwu-_b#>^QC&xHPo{pzW153LM
z$yg8c_~}EcNj#u1yD}l%(!dMRLY2RoC_}C(>+{Gy>SwU=+V$wh7R+fe;|`+w<q>UL
zkscW6dQtrAZ_Mf&juAfZOT|L>sU8K5X-~e2D3{nxs+=yCICt`?#bx6v-DY&a!f_;z
zwD5iwk(B6UOH0%oPL7>6tFBe{*jqpa#MDP(CWm|W`UQ$fU^gcZ<bo~gD$xY8abm<t
z@f%TW%%}Z0J=X#tS?($E<7<Q`%yL$Gz^YY05}E!^Ea=3g5E<7&OZxC%46;_+ecNSi
zV5(ZQH$Dx^sLpIz;GAP55=oM7(M2Z%M3N|Qzd3C9#}5ZCkK*<1rzvAT6Hjc+)l6x+
z5!kM$1E8#P=>46{rpJotRc%KLwDY|uyQf%}UShetqQfPr_<L|a!&zo}`1B@;^}2#j
zm832hqF1rA&SsFth4G4MaKVJi|8N{%-HyUk7oo>go@X&Va?AmG&tv%o@1Ho~!mP;p
zR1>ExkQkyexAuk8!|}r$zp|s_mQ|B39;Ox3zg`RBPIP=HDAi{)#vs+;r5lK6CF$Kp
z{N++3i!x02EMAu6?P^X;74KH5ipzAND&r!Jn;xxNTvK`Mm_?r?Z%9vC>fDskn)$G}
zwq~?a&&j6`6md#V$irkksZIVVE|2Kff>enDv!_+f5%dEWXa?8K7zAbKXR!HbqBG~<
zbX8VnV)w2-XZC59N^1CB%$X_Sz~cH`(*s?ICna-B;gP37TDw)bm6c+ne+^BLB1I>)
ztEih9JeELr=UTY<18P*>)=vlVVUp{b)p0T6KMb{I#<+C>?;jbJAvPuI#7Ef8&U%WB
z_Xg!C*&lLcFpeY+8E9n?2ZT-la*g)hwXkRF@7>VY6My7Qc-Oy@vj`<4bOJF<=c5GN
zj?Nc#VEO?RNZ)dGm#-zJGEDc$Oy#uS`tiOCQOCHM*C412>*fQfL23GxeUif;QWEj1
z|6!BRU%hYldCWFG>*>55U{w7Tdh~88v<IgpQI`ah(D2`w$N+7tK?@{Wv!xEHS?=H7
z$NzA6x}RZ7>c*@8MR}OE_<!PD3(2QK<y(ZA^ugtMlXSVUM3Q+NU2li(Rz~NVfhVt3
zh83f=bA~=u`F+r^=;jrn$2t$W)926qMwV<$@n)sintXh!*+?8zVoyt2H^IzPnT-`L
zFOL~XRh7I>m3axxhK`@|OZ+u$&B#J!RO1?Y1~qP2dO=-~oGx4I*pSTb#DOXK-$xlg
z@xC(hJ9KqzPsBtaGGiqL9}g}D)p$h)NUpfMKOv-gRdex7M;*U{HdpC%BYWrI912Dh
ziJJJsw7ATFqy8StYcoS@Zd^S8)3Jg)6)lYWSl9@&@vx2^V!DUX|1k0>H?Q{YbbaPs
zHp{b_#Sxc6Pd`A-mHQlm0%(wZ=fwX?DEvS5905XmlF`Nfe;B}vYczme=w=^b1cwFJ
zhQ@L8fm+hv>ttd68q+)mny!`6s2Yu<{=-m>FDAKgI_)SdXr>E=GEeW!IF?`Iq#AA?
zk=d}&AaSFXh<<*BfIsC^{7+NhUT~5`$U!x$sBe9IH`~BdYww(^nTZ0`A?qp+%s<RI
zg8ih5+fu6Yh)6@faV>6~>Kyicg*d?MO1s2w4&5X9l)gDjTD`(2fb6)8LIxXXt?MM1
zll)4vQvYCY2KP@g?C)v!#E-Q{JVu`cz_w^)NJ12EEM_im=USJy_8JP2(|wmf+k4kT
zeRc9@&-L_VafSPQ8crOE8lpT%WN89MU>{s1?+x;Uz#69}a?zwo`o_7k!&?-Ab=+I+
z2#SeUL@B`wChSgX=#*Tsno}U>(*#>7BpOz=suoODWkEIEr3S48sKH%;pN~Z!*U~EN
z)%~~l|4nav_=^5wjgr5>M({~s#R8YPutBK?KS$pkV00<iy%*o(z4v=*MO?dn_JzK_
z56TOdJX7F&19AONaTw*dE~pWnh&z^vZygF!HnHHI9^gxk>(?q<VyeOw6+HvnXQ?Z=
zN1#g_*ydQp=Hj3B978TbQ=B*vtTz&%E8vFHcMtRepMRSFxa_)qS~|{)7h`O=uAb`!
zOegt@WH{spi_W^Iq6V{e4EJ+S|Cest5-jSodDF#B>@LimFJjZ*HmpAX-pN93Isc&p
z!0#`##i3)HY--mW)jK~0mUQQHa*X4F(Py{C;TCch|3GP_HFH+%=o>6)<djgfZdI$l
z&tmTw9-E8-7$2HRBeU9S3gREBXHOMooK6ax#l3}$*XG3d(dkLz_po3O`D$DF)%F^J
zkwCjIRY}RjVFL_w#&D;|iG%x`a;GaK__Q@*zadlY1MQliJ5vUmZc5h&NiB%@hUI)m
zVai<I#wwVK9p6l2`$5~az9Ht5)5DruR6k-qtgdVvPu+<rESX(lsD9F<=2L{pj<u8Y
z+l&L9DXn&>W@}fE;n;FO_^8irSdCOzEwn+Iv#+^hxEaXve92W<+#t_SC}(e|8~@b$
z$i1d6V{z-_z(}4~%!b=ib708&%L=Y!gR0p*(VzMwL5yKetK~6(Um;D)Fv;sFyQjBs
zy~3Dg2cL=)H)-hxZtCiYY(pO5#jzJO$NPC{LnNj09YM#J62`y!w6m3&z>e*Tz*0L>
zT6)A-@|KwtFz8)-n-bBOCLbG<r8ET&k6S29V$_+R*qb>Ir#DCS^Yvsxt}>4q7S%e{
zBJXXacqL43zta_Z7oLWPwd(j6+xrwpftQV@cD+aDJTE$<vQqWTT4}Scg)4_QB{MhU
z!!sn{(*mmL?#BmYrtzmS8pED+5aO9zFe>Wi@7Kfr>u<|x;N01G=4_+Ezpkoj9opeP
zw&t$z#XdC#FX8`R?Y(DE6XE~v9R&rYgY+s@x->zmihzLh-ldliklu+%?*al+1eFpx
zQbX^(_h6_AC3J|i00E!;&UyFD|37nP&Us!uGw1E@&b>Q3yZ7GT?_SsEDmQSFRC)a1
z&Erj8gD!lxT_X@~;>M~v{I1M(h21~WH%?I(`Ul908RRTwN(x+fc!9o*t@btx3V4_k
zz}XT(E6IqY3Pp{Il<fbl!OzaotAUB<v+QIv2Fg`j{$BjWHKR#Hut-su)1<WX#7APB
z>Au0s+=kT^60Sry8l73-`OEKGNVl}2eJX!HlUap^!{Q9&JL}hU&ouhNh8;KXA8f$e
zF14Flp>x8FZ)fV;UyQi^>XoRhPtrbr5T1bIX>bp=JkghbguY8Dv9ippe*t2;yr(Gh
z{%At8dk8;GC8~a3m~PPTHZv5)3xwh<U(e_#0FzU&Nu&q$0=H&T`3$Nv>Zi&c+TigW
z{(^wFj%*+_%2fy|$|q6w>YEjE<O3@2)p%fae>Is2xJM9?lf$nbWWv*$WcXZ}Lom`7
z%jOt|j*++}<?pQP_7T5)?@NgN46yNtvhAw=arboB(+We|qg@v1RHPh|@aUd4is{sR
z4i!^M-{Y?6^7|(NeZPxQ(=4ud)d(n6VKQ>}AyNkPJ~$;{y>&Syi(Vz4!M<@Lh2FEq
z|9i!mK_Cx=;(hAEcC^dw&lEOg8hJPai!3#~_bH*@MF|IH=$>m263}m~)?mdr14*+2
zAeOsOcOR0zNv`=e^gTM_G3mT6R5t3u%b-EgfMd9M|Biz8-E|=;02;M18YaW{0B}za
zQ|a|%O&Xt4g{W4n$Nt{$fW?>YKPt$G{Z}X7O|wbg_8HRZy|dLu335+8yjaS$BiC|s
z0W<sKLeuIkOrQDW0Oi#135$l^g$#A|*zk6=5LT)Y1>(Ody#}jI^V^nW(-6>Df+TNY
z>eml{F#v-kW2-9bl|QNQDrUU@+Xwaoz_?E8RKk(e6K#2{QG#+6sW{o7KUC{MU#WoS
zv6t|(UT1SsO=QsH^J-$}4vuU&&12PihWCD^mXzvgR7CO1!D)%#Yv%IWJdEyGc1`E2
zW9;%kq81!lLC>M_AJJkf7N38py#UwJQ3h`LBRirDo@!{Nb2YRjlZrzOW>N0g3Edk+
zW&-2{?o4Hl@m$mVyf$P)xm-RF=J9>;ta87TYPaM0jjW_;;fp+)c#5q;I6R)T%jYi!
zXWk3pFT_B|(|SPnCNt&c+jNCIni&j;A&Z}tf;XynuR)oy^=m|n{+|0PQ3DutzY+^-
zu5cQIMX#O@X<=7}#-=*u8ub<Pt5Hp5Rf%tNT6|6ORhKcdO4A3w@_<c;0`K~CpYui7
zV*Jml(~sr(FrIRn6SLarhv~%GPaC0;I7V9?itb3g?HfUIT7sn4p}AG~9Xl{ju%UIP
z0SB`U0NO$(x0b}pBjL)kvur6=kNxXL<@pv8qVFuX0BJ*v<)ghe=Fg<Zfk7+{=F;UR
zx>|3mLi4bE7&PL05E2q+rkb(5M{5{Ovv9;|R?045F#S2P!1*QqU#$k8Y*=5;I9YGa
z-ifL6D*K#6HbKCFK<o`e)9BT=;h`NFR24sx6~mKQ4Zjn25oS`mq=CPmF>~9g{Xh(x
zHeKucE;RZsYNXe2;m~b9vVT+1X^X4*u^$`!-ea?qUCRjuZ}f}O(Y*lwZ~DDZjdz#%
zQTY_-?zH{|rnASDJ-tANp^6$;iqxZ4v9#7mf(Bn{oENx$lB^HcbLn?rHpv`wwY&dg
z1D2_Si94D6q(Dj47b@UC2ICD1aOZ?hjZzV|P5lG#WV~aheTn5SL~okH5+y(qPiLzH
z-0J^uszRKg%B@wP5mCqJD_aNo@B4X`gz6L{w~LGLB=*9O*tI8BK7rAF!lae)7XJV)
zZ$6N1WdL$th~A?cLbkbB#lRh-Wu2c-*{12&%v)0yH5B|BL`6Mac4rgD%k^Pz=jdb5
zKt-H^fZ9pE3lgncNnEy+13#+X1Q#Tb9H>^)&jsIe3_{)t5ykYighXbT6k26C6ESUG
zr>Yhyi*p366sV<D^SfrjO@e)=+-R0HdFlcn#`h-*wm3z2!lzt0B!KFe;h%fi>@NH$
zrItHpg@eD(C?DDJLle$=9ezu6e$G}&Y#gZ&&=JTUr+m;;WlX-o+=U-15i0ztk;7c$
zwXg-Xo9_O>Ugy&kW)nu1pNc|Y_(j=Px714Gx2u{mQ_ksjq;L#xfq(YW>)Kf%i9}7~
zY{#UPl(%XRl}%#k*(eDb^qMhQ6m#B$wzCdF8Xpehwu+P%dygOLdZi?UxC~*uN`x01
z2z{gu8>Yo!w36JcB6gxeD?ccubZ|j-v{-&s#0#2e1847Y6G{)fo?=Dz?|spG_uSr9
z(9WkPR>%0sGh#AgLn?@zMJcL}aKN1~qts>KHA!BnEJ*-QF2woua?<<(E9Iwfb3@0+
z3iWQ6jz6wiV2PH&FJ_L<)#DN65!uQ@Wh(R%2phpeJ6vE&R8@$~4Trz&8?<tK#U4Xu
zYAR=r^+N<QT@j!<(z1nn1r6uEu|~i*-<3BK9@&`atjw4@qI5TNSt~!T)mTN=->P(7
zZ<?kjHta90vX`sVxdwlay*8@HYShM&;Q`6t#uBSLvPUR&>C~T5uc=ic=w5it6*;Rp
zVQ1R?K`1dMdUNbJlrwwZsK>NDDw?In!)ba^hP?ts$JNb$6{(Q!b?IfIRHo%{zb$qp
zv%1}z40&^N`<R)=ncR6~pS`ap?DQEMWnk_@h420nSGUFACoMCDxr@bHzQnfucuXTT
zX~Pefr*+0fuF=NG@`s)VNDDzq73q^+h8HH#y`X=+zL5+2GRnjQ<mXGjn3OnXB{(~#
z@V~8R%qd^8oAUmyMx*~$DJ9?EGEQu*6ryC{V^bPeP+U4ZcKfPEF=EjCyz02uj+ytl
z$p5H)B4%0n#9*>8A4Do?>bG5-!T*fIVm^@R%m26a&|k)W9{q*R{cEjVEAG3MJHfP`
zyazLHbz-^NTKyGS5f8=Eu3-z8pK!12zQXwpkJXRrubpm!?0c8Jmh>&qMoACjJ<H%}
z-m9$po9lk-3=5<#l2MzgO7%rGSN+@LuA34qqG8=1NSuhuy~9?<tiNkMc_n{RHMt=i
zFFwh%k9Luk&$%Gdt^E70=BMnn&`auJ=MPIRG?JbJbzE)xVgq(ox%Ww>FZ=y>M|8G<
zdNZjy>1iUu7FFz5>+cG_kUvgv=t#JYKG<kPD;K6v)qspYoKBn_TdJV-`m(`^!D{gI
zsASS;7mj-%8y|QAf%X&9hQrR^^SK&Gjn@U~_C}51EHWl(qoPls)`ltM0B3sIUeHlN
z!M;2{nj0cZo3iE%w_ajSScvGe!{a3T=59S``5?FzeQSrd>WgeLS?4*>5$nvb!DFJR
z&(Ea36vnb;QdpR4747?(>icPJYvJn*>{<P^Uo9+^pGQLvDG;p|tjMIAVl(ridhnl;
zm`hPlRc2K=O;zr8R|DgT)VQ61MHk&j6>g|3w`0R^))xitVl<01R848SRt4aDvPuw)
z*7{*yc}a8BjEvdGu`*Q@8?oQM)wh}8=b62~<X!=3j1HLSZKGZ{5udX(T+5x%cGY5_
zh^lDkkkYYiZ;!!`wqbEH_Y)}m0*SYqKc<A2-VEBg$9idpj$7m*D*fT3igWd?yoXgq
zcQYxr(55hh0)c=5KfKwzbfzC<u`wPvU0eQb8Sn{Kdckq_Y(*5LIf3jME)bdI#9tmD
zM>o_Zd;xGby4_jDdIW;)S#KGDiw#oM9&5@0ex*Fe<t}ld1PVLS)vTvfxJhVgFS9R8
zaJDBq8h$YF6U1h`85v9Txyy~y6ELC5lK!w<;O^d>n>*5|`Q&yk%B-nt`64NBq<w@H
z$=s53K0PQad9f>?nbysBWT;DT%n}her?%%(HqWSnar;{DNPl9bIaALM0;)|@I5dPU
zD0Ql=p=j|B1(Vb^Sl{ps_K-2}tXbdCl=@J2{3L~ZWEcBjBa*w7T*^UzR)s6I8=$Gr
zbl69}lzr35HHtOClAz_F(Z`72b+d;@M-SR2ZyKy5fs{j<8>gspZw~6Vk0%2LJ}#>L
zxzsL`j~+bs(3PV_faB`-E4?hHw_B+8sDNpzpqSBZcE~na0_bAgSCW+w)p{}+UJvUq
z-kd)CRoiA~m9Yni<4oS^e{x5ic{11qUkyhSS<N?mt1oV7{d~`LAr?B!XYQ)A6h3^M
zf<y2NQ?-Acc5X2ThEy(xZ+7RWN*r@Wgv_y4zc#+%wJ!6VNnhA{<I$(LUCAg{@$s)J
z(t>K>lqOtr?i@JpbYL5~OvE32yG_@{JiPa=t17t{daV`Z6L2=%0Rxwfbgj9JliHpV
z4jH;5=ypWHENG)-g;}G2WT@gIXf-#ZTiU+_&)^aOb^fTRAv-vCi4Z}8R((QHcv6-S
zXUFuR{acf$m7-V<zxQ_c?^Vhb0@c&5?OJpT$ecP6$pV;gWIpCy=rgCx4%XUm<A%;L
zCpRvNV(o9kGOc#Gw(?C?@rZ+1M520Mi$hUi$$X5ML`Lq<<&p>Ssf+hWw}>Wr<kNW~
z+n9gJ-R$C~k<vxe3NYLQ9)K1%dTmc!;ITYSvIy9816&(w`~xJ`JD?*j>t2`btUhga
zX3s{hUU1*X{}5O35x&Q4Mg)7>vfUC|`o^<C3W&+&r?({E&OLMA^fHx&S5`+HaMezI
z$lcpqQPvX_cvpcZ!<PiufK{s<%7$zhdv_A=8h%+`TG`L$9AzF0;F2BY;N&}7`SghW
zcbgoVzt{AuX-IK8cQpj4qx3xXLn;Rsa!6-I)X3$WfQ_U{s&o~G(5x)gD(&W4$n^32
zqIUUW2=<gS&6C<5zAiF6%&}{9&PSek%-eA5!?E9hV$>_ik)C|KC!HJ}>;t;^F5_i6
zNVIBhQaARcKxna-7a*i|4)`MXz~fE?O<Lds!K7+%XlYm}ho~K`0$YtnIa<o@;nc7S
zj9zK^uPt#HipSgIZim}-bHc7a$dw-SQAqWVs9fTuN|F{bQKT%CJFz~L6+`5Uh_@Qn
zH>REoul`}Zw4eSMPVifHW1&efd{w(MWo<aYWyDI1LmlIX)M$iVN@j;N7S;@d*y-99
z+cN$n;3a=^J>EBNIX+mUzAG(V=`L57wo<Db1_rASOi+jM;Il}2gb(nc`pMv=tb~{(
zoFy>mZ7bS6j#;ujF@Gg8h}P93Uu&Wj#L=(2gkcf%>su)3tyQ^~eY9#KNhmT$DZQ}2
zZ|twEW2j{hJ6et=7Gl?p_`d8HLJ~rtde=84AdbpBe7JxgF``VgZY$x)v`+TpteXCW
zY;XmLbdLkgzCAHGIf;Ka1mBu<rK9hCaC{A`51G;Muz5CDAY-tSm%-2=J=HFl5zT`Z
z6_tG+o{YI|zy)-|?5c%vVzBw@24}}PAG3hUJS(v+QJTrgjBXh}@~%+o-8HHu_sC0f
zO`*dif?Hp;-KE@x`u&MS8O6$pz;FJBWy{ybSC$q;nzO+#xhmixjbEbpb2u}II8C-w
z1<N=bh&?C2s7%2U$4_z)gYgnJ3koEr8#*nmN<MjaZ<R<nL1UpcELltm4A*)C@B?+o
z_=Bn(h=rwz)vDDMEir1;|D)lXdqWc&hvrG`NM^~dPO1+x-nXRJM9*~jqrT4sm}&{+
zXR!YvqP(h1Y_rREIXgMy<<sP&UC9HvoQITU%4NjltfP9g2(Y|plQfl+91K{$wJ}9@
zpjpfwFwE>RArt5o_cz20DOVkxIE$NIM2RrR_K6(npE9Iw=~({kgd_$ogP#aAXpt|P
zcV$v2k~c3qh9L}=oABN6@bfy_ft&mB$&dUe^;=EWYd|L4Py3faC`!7`I_hqMgb%P0
z2bW(3N5%OmXBdJ<2A7-JN0Sf*hhutYc{cPD!{L%e7s*yTpBGMDB@>}GuP%49uklRL
z@+pN6C9~5j8)1v9c0a6Za#@4Dti<j{4NYm%k>A#98|stJQx=CEP>ip3)-O>FfmTVC
zXPx)`!wq3R%<Q}x7souhDkg;qwPjxxHlseiNN#O9-_70`-MKM-HgO3Z8>Bb-qdG#<
zFe!W6fc4BHI!THwE#B=N=Tl}+$>b`y($xPe1MBm;o06_vHi?^cAO&wA6|wM+^xM`7
zUD*2C=YxY)v-luC1J$B8RYNrZ`Y?Ke#WS3V<B>nCTbe85XOaI*&xrq{Q&1HP{rjcg
zuPvs(c+B2wsz4j;P1PnIBqc~N_*88+ICk8Pfa&egtZ{`&*SsHIWTa_GW^$&+(()&#
z@uW;@nck4~<UMUfTZV&5;rxZPBFC@U4?oBa+FIQU?VBmZ41+lVm33xn<m+e4gskZy
zsFQzySNXji6g9t_aPgQCA_-dooae}v+;lZQT}+aH|7^tuYXmqpSh2(j76?kphYXf1
zoA-*3apsKn3__(gO4p3FgWoi_&wKx9QPmLEeae=##o_^Kjs0^wJ(Ua7sq%jVrZE3w
zsaQH$H13+(!?HpVUzp=Z_Kk`4t0zC@C?ecx^=Y(D{eln<oAr*PF5}sXE*GnhaTOwM
zm~C_6>^rH_cypqb`^1&6JUOP+2^zQ_8%1!DzKSH1TIL^eZ!<#d%jv57<T+%>mTE)N
zc4yjikS&AGNRmULxx3j`{JijNG)NKA80}Z8<tvezNlC?q&*Y{M86cGtWEkkJ5S3gD
zwjS+l#7Oq(-m8~bb|om*hE)dZ|Hp}G*eJ!ilZsQi-;>w`|E_=dpLvQ@!Ow>>6~gwt
za_FKOh{<y9?7kk7O|Dg4yG=8l!h9*i3SfJhoDj{PO9cY2MITJ~SAD{`>(ou#&cR;<
zQ5qO}zS;_7v#plV+S2!Vd2lFEdWOl$ablGbdc84c*p1dKFWEuwrkS_31lt?GtpVKA
ze#L{A>&78}zGb9$k<I+IIY8oNvxJJ_-;0+H7rU1I>+X;J^Sj{r5e<#saPBX^Y4&dr
zLsG?uz0Y`<yoRbp+@D!*e5isbcyYJ)A~cE{&<xC?xO7tEPtJjwKZ%M`e+i6ject>e
z`jAXd^Q((mg~9XEXMCWs+qW}AFImo4{he&pv@ZXLhO29r=i^JJ?bbD7rd{5<n}2{E
z<<@=gmu$F?9QDM1OR@Z4rOf<y#|0=IkC*Q&Hno8V!>l+%SMT_7>!(lN_6-K7!orr6
zgWn5AUk;+IELH~-t&A^QZLbA`ad>l#=ds~QbyQX5Q!1QwY>#^j>45jqVB+Pq;oQ|#
z$oSaS2#%hD-Se-maC-%`f7M=?=&5j@4-3;aGrLL{o2f;BKYp9svgqt*Wrbrk7M?ca
zh`HZ3o4*e8QQqXRS-;vH_j>UH7rq7*DCVUhiu^h-bFb+>se;;H_RV?t+*#qTY}Fl4
z_*Y3<&I)ve&d`g9XHQT~yH?tF-5Jl}{+YV^D%v13C!Q@<X**b2urazaI@u>jy*%Wl
zc&q;}z7c!F(X`a%dtrCfhpfMsJrv@F;Pm(<3$?^ai{4dOytGyqxL6ups;NwQ!I2c(
zNRomYhX0~<iq;r2T2>A3FIRFT+JbHJho@>msjo>uZtoSttsaIh&`g<Q?O=kC=A_BV
z*;EnE=p<!@N_V-0AHkKL*>?6c%$mGIX)NYeBDVWhMG6msP5vWu3U6d6+H?ik)<d;x
zNM=M{0v=RP2=XI*(-FfPt(gWIuRJ=W{5kRp=4=~6V}dC#0q#gJ!0BYoVp2YbvZ!Y%
zN~C7w_bZckQuN%7J<p``+XCrr%;yw*8{~RU2jG_9Lw^0CC!XEIxrbvMw+8$qf0QwN
z<3+QGek8ci1Mk4c>oCHFr8D*!W>GD(EB7_)hKhc@@l}51>XFwmkH~N69F%H%urVqq
zKdRk2dyJ@McW4|OtNMfYC4?j}5rH`ANH}G$p~5VTvz!KmY>#x2+jiqqtTum>B|v}%
zeNzaBhYcJai|yR&s*cUS$eVw!{H{%<RD|?NMdU-VwWG6&n>BcjN!0Z!MdcnP!OaA-
zkvjsKy`AW!==|Li^75D{KeYP<*5fJqdm6zRn4z%HGA@a5kIZ{uKXquHx5<jGo{+dL
z^GRXD)%IV7Wktb}A?3J5h_DZ^*v06&|KP&Q^u6QF`wkm75;{Y`v%$4~?>BChbKFN>
zb8!$yDSnn|;7Lx83URQ4omPuaRk-3wRWc$>;X*S9WR3b__gwi&hqT>gMWQXzFB&UT
zF<iJjF0-mc0CzAJTz&lnylPVrHdK069h1!sEsbY%-V~Y<*BP099%rbNN^vboEt=@Z
z*t)2b$E-G7{#{BI&lu;OZHLAk%&cy2|DD%QWf?*Iv?1)qPx_HGPZk^O^$YU`r4??}
zX7*Be^Ka!SUX+`3-info^L0Z9<RZ+S`yZfg#5yf0K_umR!A0z|-aEK1M5hI`HnfFR
zI4Mv)87Poj%?~K;M~RBPaT`v4{JcED(TT}cszgE|f`xLvpr)p!;cLIUs~|SA$%mGr
z+>PY}0jihskKFKixnw>KR?Y^d;UU*&xG+Ok*b4Oh>lgJ{8EgC51q4JI#uflIie$6`
zN+B5}?S&6jSZrE_wVZPASk7mIwIp9arOZF(wpA^N3fw)w=q{LLbxitr_;@_-g6XZu
zj8MFTQ`e;rNU>MBC=j;Em8gEW5vsHtQm&Dx998LYbo&@Epk-y6I*6PIE4Acm|JmB?
zssC<zNrXK0-F;1Yy)VEz&UB^^d3|T4-_74Lpj=zLKh{~b#yPzmqB~>O;N4%y{gIMQ
z*uBG_Ja*I=J)VDGsKT2y@gLxcfJCMln0#fmaN+pl$C)MU@>98HO9C8=?4okEx<M-p
z{?~bF^8=+SjePO*E~pwDQ+^`T%Sy$-c&G{Ymyq#j<liR{nII@u(K)Xw?^&gUo=ipw
z)+<O`ynz#rDIGJ81<-aJoL9RQ3#FB7QM1OH?jAyHdm#~JrTV?<2*0}h(#_5~{7{bk
zUSB`SRo+>Ne6k$zq?w6<2Z@!7zODdI0w!4VS3Rt9Tixs1++co$0z*GikfORCYC@c7
zi;p@O>tkKV1{#&7d{Hso8k~n%)|G1PU@LsK&Rnc_$_!{${iJY6MMAQO<%bIBb9bDz
zziQY*<(29-?kBTicwe^ubx5x?=MQppuITfZ#B$vL7)e#I0V_#8v$7Vg;?ultJQcb6
z0JC`>m-GWhx!1eqplW;H3+Wk`hDtQ^*A}^$ro4><ZF-1B>hKoHL`TF%iWSe@VoUjM
z_Ad>5n!n2-sS8ge$pu;sikepHpGyrJ?C$Wd%0I!n&2$Kbv@oix9taEc)b+}fZn>_1
zmg|1l#(yz5!*Z!-yy0`2SXn+u|DmX7RQ|y3VwuEVv%XySYf0moZ%w<JPLb3=S!3Cy
zyu*$CVT-sYe6iHi_^2)hr#nu%OV2?7<C%E|TMSml6YHLRlPP-@+sd>NW~yH7av7A{
zjdDdKe~WfsCs70;7;oCWG_w68bP6^z*p4m+L(`GgtCCA9S!%0(a!hY}g6KV)uoWR1
z2(sA5KnCZQKGU}pW-gkg<jMvfO`l#4cJ5lHRABThTG21+%CkWAt#p5~WlCHZ%mxe+
zeIo_vs3(p91Y!GD&y6t(CiOE|VLuN%?tH<m*0)5CPL#a6@Qw^LxSzyybRf;?<0KIB
zXP}?6Ib&tZNng35%42{owP4rsLQl7Yoz%QB@OTj|MmYVGi(aPk#gTvVVL-_wuAYST
zTrym^RzXzE8uTXyokFdXmSJ5uAk|qV*a#TJm{n+<N+dL;g0cz>{o@PIPmrhf*R^%A
zX>aBZ_yNE|hB?o7#H<*DpHF$8wI!VzH@(n4_77EU`(@_vYTV0qFNm{<>(>12`SXiR
z)qem(x$q0I<~k_mlPl<L>w451#d{MU$rK_(>;oz=;cr^d8Z($MRJbb5-+o((whx+2
zlr}@=n`h=MP1UJjn|4XR0sj5?k0i-yd;|TLG>lRFXLOj*0pue);Jd=y+II&dkGMh+
z@*54_2=rre-Rzc^Xga@_60{B;yc^#wHxTKS<GE;7@;ztq-z5pubq2$ruJgs`FZTv&
zCBT%JocFUmX8WU|12YTP>am~=VVX+=r#o$e@!ZeK$|QlA5#G!%kPDz!yEY3*ge5)Y
z>xq@VJn7)R&1-aCy3|Q%V$mOUkYlmgYy5A*49d?Jck_#U6{(ekeHn8-dkx)9@^kZP
zKbT-&3+UaSX4XCY*v9g!&2)c&g{f|iv%y*<kEyJRjAvG=KL|Py%TcrNeuhl&VU2%L
z%SMVNW5BvF>7G&AYR(_qmXvrDfs=w78Vw#u*++CnGUnTb_P}&p<Y~}MQv=h{O%ds~
zvzzXB?Lm+}po2WwLZI!z|6B?qz`rF@peKW|h*hSdKD>`Rp+?&sN$A^H@WXxljXOE6
z-Mih&=Qn-X)hmvh7Zn3C8H)*O8v@@0{i=$EAG&1Zk!u76J8C)O;}`z;?fD2$ZT>M}
zw_gc4Fk62Za!{dIZ>^u@@r86cCHsqir)lTZuW3|Aa|k;(33CnJ2R0@!j$V=(t9#Mn
zC*#y~BM~|%$%XydSYaQ#UYmeyH+zE#sPt#CBJxjZAfzE$c|+H@q?JXUE43=^UG-2Y
zN{V!4_|x<IKG)gjoslmx6)5a#GmUXnj)&j<h?I(2v71K*#01vKYWhEQeQbX8cttov
z#X}*^cuCj~4y}_!LMu;I6!uyF<7nvFiCLuIU1;qj&c~!DU+??_TvJrPsa@O*t5kYo
zBvSH!z|sKtFUGjHO^Zu*qym{Ibpl=Q)NxbYTHe#<lgr*jPSb>8pFo=-dX7yw{sW>M
zbC;I9BO-Ge?Blqr(Thopb(Q~VHv@+g4W)}@cIYoCH(Xr6!sBoT3Ypk&a&we_dn}hc
z_EP-NR=G710!^L!N^)BKIN98$QG!H`G3Z@ac0jS$Cj)}9we%21baa;$g*?B>?lJJ>
zSbL`GFk4afvf}SBn~l7|JpjNqY&_s7>qZ)@R6FmzdlW2KQm6PaE#1sn`7naX(Yimt
zBLeQGuGgU(3FDta1JMEA+RIPhv9gs5J-SXXn)?U%t(;ne>9`ryD8DdT_huC}5RP3V
z!rE^bpViNVGQ0d%b*LoigYg}67DDkU<9?9oSnl4iV5wm8%r0r;70$D!lU!|a+r~8v
zl*9E8C&x4yAxuUEpCZmZ4X1OBhr3Ob*7QTTQ(O~xt0&2psI=5O69Xr+o<ogYe|>2s
zPQck63TJ!q>WOcRP+Eu4B=uIz5;^Llk&Wt=(&D7rP)<GEM``QoT!Xhrzi}>O+vo$0
z)NI@>A4U!-70hu0)STyvJsPTSd>bX;mXf4AeSK$eRnF5ZC)3-rdNFGfcVY0sE`nbO
zomY@R90EKGU)PEjZ&yJ$MpX&dgKQ0Frzx%NpWK_zEwD~9wpUhVIiLR=;i$K^xILh$
z4LNcPjQWYDWVE6*c1D|(|5@&R@(%z?&(foGbi(JQ-)LqAB9fO<2ep1<pk<R~LkxRC
z#))M@eh-!gS<PW^tztftUP!++a&x)>PMYWXlh44+v&3fUtMB>+^=4;1q+3IHBNW0D
zBV0f3_(s|x*UQU;;c0p}w&dZ)Vjgg&51~J!pMtXX5E5(|!&qQte);QZ%+4AaOJp4#
zuxwUnH5+RD7-V$i!B16b@PfNF7c9HT8(fATp7q;#)^a9)U%XO&B&W&0uMpi?3yZ7=
zDX*UD<?j1l>Zt;mzZ#jjX_vZ+ypj&iYjbGne2B%vfY3Gp2UhC(UrdO;HrKR&&s(hN
zQpNiu>2uD?dr|##6BDDXsfCtP%AU$Cpvz}<>7bl#V@2k3=(faN3<SN+7Os28tdp$m
zn>JKE<^D(JEp#3${1ZM&e?xurJ&1)&H+q;JTRtr7cmr?>Wtpn-AtG_OJ6yl7teT|_
znv{ETQC%BK6U;v?`=EFi{Ab`04xcjXzlevV=n&!~9>GOl?Z_A@lYae;M&)#BWhDuD
z^r@%vk6%9#2S;1-ot&kts>mfl%9i0;pa3sVwS+pJjP6&P58m74Bf!zw`QZoRhw{4!
z5YgLa$&_WK7WLRq@1Ma5tjrxHb_n{f8B!}N7I~S--Snza>i+<b@;)nUOF;es*44m?
zfkN%h?yOy>G>l}lK7wtN@@Q~0NM2|kPW=0kQbs06`<zi@YVS5b;CazkJG7}K&Fd4W
zR@3i!H(?)@=H^s?2WVZY?bgYYmr5LLWCJb5Xh`%GPS3ZB^G=2F-ia@uJEOmXhupOW
zZ-XJ2sXc?Q)RMHLi$!XwIc3Got$8>ZdZcu85{oqh+!=0g_E|kWu}II4!X8vjfiS}>
zK}lHkcGlf)HFmT_)s;6Ea3&I&YcRHXs%{DP@bD)Dr>a~roU>vyu~KB%Xzv4DUv&hW
z_!PYs{lsn`?sta|!OY*<QWlI-+wa()zvnEP<ni0{G==ms#+=7<Pp#u3?bk&PTUAmV
zUoi^MIZ`_E90$URsM3~pjag6f{hh#LU`^JGzxf*)3gp3}i78dPeR)mInqbqd{Kk?@
zam#3Xi8pD%wWewQ@%`XMXh!3UMykD*#2)c-klRSBt-1ZT8UXPZf=UPHwI|+*>P9&l
zyk5W{=F~O9DvoC+n(HG9a0>_rn#oW&25SK6M-o}ME5XFg;?o;}s+Cp8_xYcG80n7s
z_<GU}r#Lx+fQt5OTws!`!qdnFH^IZZ@c?(xFnsh?^M-6G<%2<wT-e)ZO8s6ONyY3g
zS}6rn;#M)&q0N2*<V%)MlX~P{wf1}*S|_J%rAV1+2<Al^%Ub+WEHzURpcpa^&?Bj8
z;`Eg9#;K*?gVAS#iW=GOl)LW*>z%w&M4rt;k)A5hhxNfvk=4W)Kb0HK4vv{sJ%Lmj
z^~g;zN`>!AYP>w7G(fes9P_^_{)x@1S78$`f5vwAY;Hg*y++ZjJr!hFeQA$Db93Ii
z`e>w9q!jB(it`$VymQ06V+1@hF$vPTN|{;@G?GLUbhY^PX%SgCWyg3BFWRTbpSh75
zL{CkHa$w&71B~@T9Pc`4u`Ubw8(>nPbcC<3>3sV5T-G0Ay;6rkbK<#?gk00F-VD|F
zvkB>w>=;KxBFB1hd3kR|+ir<Dh<xqaqbUE^oURn5k6+7%PpX9@Cu7eN-Hv-N;ocrD
zGmGY}qr|_5vXo<IKWkrp@UVK_Tl8JcT}a$;X+Gyy+_XFXTO5{UaDa2r3Ff|qd*mQ*
z8i+Z}QyN;H8Wvem=F39ml`*R8i|2wtebP0xHI3>&39}~%PG5{k+MkR(zE4OuD8=2_
zreW*uh)h1%w%}eEfUn9#f4*ZQ85R5T;`t_M(Dj^pFI4PAVkM)7dMi5Jwptl7lnX9x
zPw<I*efMrcC9u-50^?==w|L&Bwss!$$f&XN85cBkooX(SqPtqj$iVUNS5>R8)C#L3
znJtgwS~Jq}QBbA2{>(vxoY?z3DYu2^zva*3Bn`b64PtnBCjyv^Y|&&&;l?m~B5*Or
zbC=rBg&jp}=X)heaC@G8R&JL6Xpz{=!kK0RoORP|Yn215Hl1jX?v|8J9QY}4Eep*g
zOc@nV9q9jza`Oyw6Q9>KIn@hS9~z(CjuzO?FFox%4D#Uqeu7fVTivmgO42ujbf1cm
zN_q^+`BzWm?5ig~@u#_)p`mhNh1bN)S<}2Rs5_+u47P`6hAv2h^4d?f$qrh}O@79h
z(~Y^c-g~DGVy+9D>6DNa3w7*>nhByPGgJM@nMz#Z*u}w=vTsRaOE1-5RC=_|#W-xG
zIQtJ^&+Mmrk{?&O-msi`(CN^pQ&C8{M=JI=4TJ1BOGfg<h<B0}VWW6c_l`8=pZYxR
z7q|QHsL)`7n)I-D_F;$oZBpgo`5N4YNVOtn_Ql9B@Hzh55z%%jd<v^#Pk&*h3}9A{
z1{4_oZ8J$3H%ONo!G2hNk)JjHbRspwmsTkc|G?R@ElppQEDW?SyU*y_GUcbGikl&l
z6PMPJ9+Kxs7)QpK^ho{_nU1lfyd;`<252~1y424dP4#Xz;IZKiNdmYotb1u0_IvPT
z;|+ssws&@*hO@vgKh;OBO#`H=lXQSU1348$Qn*}u1^5rm7AT30h{e}#^RA%XN0A~r
zLO%eEm*F4$wrG4Dlb-{o&$-dkcG^lHG&64TgnVuWAlvjY$-O5lmao}0xg$R-|Ddc`
zM)An{Ru}yPI4eB1#OP@!S*XpZE54}n<2%x7ryroREs;2_?;ttZtXp1_Sr+X5-t%hg
z`P$KCH7mnh`S74EtcSa#U)^iBdQm8-^_bj(4wcHUo_J^f>u*E^m+B?cozDerACaLI
z0Z=um(Q|#{HqA=rAD~;Zo=%}w){I}kv%RvvDbAvhoZgOre)kLi{-NJHhJoY~Q+B$|
z44&Bc;dq?33TmrVT4_Tg9>DxDtmOjYn?=)O^90aikEIS^=u-D(h9$!tJk51Mo&D_|
z5kJ2as2L}Ev~OXVKhKN@+XxyN&9gVnI{cn_q|K8samxRkZn;@oIdFqJC*+1J`0ZSM
zj5z-!ZLe2Rf3&)v^53rsk%zFft87FcVy`7L-cWkS@H51jJNN^PN;aP8?F3Wgl{Box
z6e~C<`-m*6?bW4dufTNzd5&K!(xZt0pQ@J_Z>Bx5^TQgInzF<aK0MT-WFCggMUX&S
zTtJIPkz`a=)sV%pR26s58EfB^*_Q`$W!6z;d;Bt_2J1hLszSz#d)Q)MGnZGMEP(4C
zf>8zk>7O^pdo-bETJp)BYDg#&2Or>YGSg;1)5SF7o>l2-{~u!e{J;4?cswREkwd4y
ztky_L6=IBp{qO+#KM8)0`^^nRvL3VNmy{<otGb{v3Ev6a_m)Cs%ZA^=&v1=B#eV?V
zw7aV(A=#`~oB5YR<rkl~WIGQ~AA8WanCmS46Zy~Wv<JWc0VX;B0XmePL1VlVRS@dA
zFEy#HH;!N#!S8Ofg9*@LW+A{nY4ObLG`55xsOP|or0~aGM$@bB!OK=7U%Kh{8S;CQ
zz)u%3EB^pC)seE{h+)zYcbumTS-u=hj{uSpU_xi#%|4}BFsz9|Ce(n+q>1x10t+)<
z{4F*5{6cSzntH+o{-}1Was6BCk2{8vaVr~hlQ2=#?B6P)K}*6`v@Gi28uACH>o>FL
znsz76f!YULnUze+vbvl-0(j)I4wPzUF(vWWQgdmXzTM8{(3P!~-O$81LUscmtmf6c
z<!m<D2wFtw=TK(wkigg^cMW94)@4@s4I0|p+Z&o*7#2^g2nzH8e)5n0^$gYd^qfFq
zhxXCLN0*j9uaR4RaK*fH@ui4ypfdy%7Z?@Ma+m32E%r4IDaI&z?+aOxPoS&(TM=cl
z$M;bz={Z1(^+SnDH$t{NK!si)hcj12OP(NPFWwPxjOXvwdrgxSg0ygejh$A5<_bkh
zwpBJbQ3@%Q!$w9JA7mw~Iyx!yrwa{3>$e{rHFd^gp2WcwB1ilW*LtNRkE4UhkYLhP
zv;GR_7kMU8s(@4S)8uMPxqTf_unAhGzeV{cvaxYi{7|rM=rFuwdD-qHfCq1fzh_`>
zK)~+nOX$p!S>>e4BVybZ-K{0FV=uh{BRzBfk-_d&s%i1$LuZ7fB#yr_WD8A}VzN#B
z=t4v<!TP`-IoN9{GFuOvpVMymeqQv8+t|m@T)&gNO|r}kGcekJ_oTCtp-?1%>g`|Q
ziBFpzd4YL+QRzkg@dK+ewP>DrH_(T84ZRDX|B8P2+2kIOAzh@?q;`A7?8+5HXf2nx
zCRlme47O-)!6o?S;DErh;yJ)_rw9F8=ksM!2~5@o9<Y?F*)#r}PBIMYj)Ij2w}kCq
zp1NAV8Qe-fE1^D%9Dw<%k%?3WQ*A!Db$4dOv0&o-*nP%w6MM^7gRZAjq5A%Ms`J>_
z8=V;SV6zaXOmdYivp1>F7TeGX=(+RrpOXw|Lvx(eVyW=~6Z=oF@50qG=-_%X5$jXp
z5A0r$*32i(__69jYl!o)z1%4)1glM*SZr-&#vS8uk(DwUA)17Jzn7QHeyD0+4oH<T
zRArT8BnN5lI8QQu+OxZ;$-~?Q;zF(0=us!7SfU~;bN|}YetF*cN>-gL*`{Br+W1zQ
zWKWRjPE%-m=WVOCs<mA7pCy!MJrHRX8_K&NAj{Tb7+<t2niJqIB(Rab_0<PJ{!#h@
z7ZO9-uphqyHaUUDdLPOHTP*2|p<!>{M|X&HZ-)9L3+Bg!GGTB^Pb_1}F3i-oQaIlO
zC_DP~%O%sz{BhK^c#BY7xqoI~c4g%Pw3OQDU9n<~*MY|_<}q)G-##C9sr3S?{unZM
z8;|idJoZv}o7vw<>l5N&McA1B%PHHw*R-PU4`;Fm`}rOOFKM-*{baD8z*2fOy?S>+
z8)zyJC6gJ)wYZW0&EwFRh8z=*@GY$%BXlvfSWPQ^54+D8JNtYnFs}p0kp<$iRko_5
zs0`;M#$6_kjpp-1rm0GqG5g1wp9gMjE#06UtA^C>r8lf~GYe}I+maF1XjK1>grHY1
zl))(K>>bLf0+BKBk_F|?nES;8W0)L?4UmipWx-Sh#q$G&DV%i7l|<sG`MC6LD(>O?
z=yjh}fJDitv0~6U@oK_-IA|c<i#L@_-s$wAmelb6wc%idEUzshAJ0E&24p$1VX{z=
zzOCS_OH}(DkMp_)wVF<y<YRHw=!d&5W}|TJRXITr_Q<Q_-pN|O6*Gnn6SvlP9n$9M
z=Fb))y_}`**p!UNT@oyUR*8{Se;DsmuKwVn+P!T2vCXq}rZ<baIx1k>_a|GEeaQqE
zK6lbx)2hTL#Pl`+LfZ9g=iTF`7z0Fk{v*lg`kNbEh6`+-#pXknodB_5>c<eLk-LWT
zZ>Oj52`sFJK6yTmB{)g4rJ>Sm=Q!eetmEkkD6hbWNoRF}EbmLIjyV(gqXYihYKfEf
zioE-^aqz*AtuF$0F&kh3O~mmqvV{hd@~hCUZuyY{Dg_$y2U|W<HRo_xGpVH7ZRM#D
zixXtZRgAsL5<*ghr~|-nfDci<aJK@sjAN~a=1jUZalS!TU0z}Cc63sWyO+<s`k6yg
zjNsbwFptLJZrD`NLdS&vcEgX&v>*yo5nnAma*U$V?rq8kuU*%Cgr+>fY|TKlGsYBx
zF>)^0l_AWwM`85;0i@yO8SJWmM5*c8r#GdKds|7olv-v`GaNTuJ)*S&0Nan<97&`y
zu+bMdxUxnkk+W&7<)RD2vQT2P!RIE{qR`JeCTisw+clq)21i&QDcIr?ys(03yFBii
z#yPi!Vq*MD-Qe=PCT#%r)N(J|VnX@D7jPG_<rf5QW+%yb<e^@?{Olh<`yb$PTx!>k
z;Lcd#_SEA0lOScL=r8_*h^X%y6qG;)Vumu6)Oa62np@z8#3<z8&w8zL@T1~ejZ|E~
zcnFyi)7|UQ?EqXT8oje6QDcT6QSZg|doS{t%G~>Mo8COkf!VMerB=6$8St9K%8bq-
zooAkv7a|B{qf}UllQxtjN1l@^Ol{-fapx|)H-=2n>14z%uQde<32xy~dqm|M?%{@%
z&|mF*aiR0k>@O>Ydr$8ddu)}U=r>{S%ANoo0*Zdsea(e3s6Ke2qpkg4^eq3YKIZ@S
zHeGVUZu%$n+5~c?{`QcZkUDnWz3M!&2FK3uV`J9U9x}Iv#c6|aq0PSqk!f9-)yZpJ
z3V0eUfHr#hVESu@<7bdbA;d`1Q(3aWg4<x$l=4Ri#<{^`1UAv<Oy@tll0~gPGw|Wc
zR$;A8)O}Ij{S!SUl(c33;Z5D0#IC+!r%5IDU~q2^oX+Bo`vqe3_ORHw_iiyCU7Y+m
zTk_?s_p<Ll01lV64=d79S>OlDkd;s0=?8RTc|mmEv*K%50^GhCoG<y?G;S%#SakQI
z^EU7-kT)o>bF6po3^%N|Jc-lBopp=V-Th?rk6^}`d&9H!omf2ToqFAid2m+rJg)1^
zCwmsm{69y)HHO%5YyQaBg&T=7>I8Rf{edJ;f?V?dGhAmnO9<{N!&N7-;b*upST}GD
zrN{AVtfyqSYd9e``k|xJSc)AB?aBOGfcvF`&~*-%`u(3>gy2M(JL(r%{{ZsR4k4if
z4Qo2;OZs;XEdM$3GwyU6MVB?RUi%jk<uqUtfeIm-pr9Z+Zp%~^SL)~~7*L62q2T7d
zOCncU+{>+#xsA#ZTe!kq`?HhL%kSXhxSeMeM>pApDPcIl&2m#$vkopJq1-ey{=$T4
p1Zj&^5E3!1*BQHs{DOP1qW(LP$p7801o*%A;Qt@@0Q~RI{{s%Gw_gAN

literal 383711
zcmeFXXHZk&_bwU*L8SK%Dj*%Cw*aEjrT4B<L!`F=fq)1|?;u^Icj+CZcaScjCJ0Cg
zB-GFkzyG;&?%X@~!<~C(&i!)U%=)zVUbCOI->kLX=UI1u?$!ZhYD%g~fCmo&fCu+K
zz}*ty4dB85<ob`3|4A1Q9^Cx`kUxI7h4T;R!E?Yv@&`EN5AON^toQHv=)e00{2%MV
zLmb>kc=(SAo)F&O&_D)w_y7mzAui6NN4U86cL&^G2jG%FqIf2xfJdqG0spxhm2hxE
z-eb1cHQm&@Q)qUPkM5rdp3u<J(KB$o;N;@w5fu}ckd%^s^HxzwSw&S%Pv5}M$k@cx
z+Q!z--T~z3;pye=1M&3>`4Soy{xu>pF)2AEHSJq^#*h4h!lL4m(z4pR`i91)=9bo;
z-oE~U!J*-i>6zKN`Gr4=a0GJW@8;I_znxvo(ecUY**W&&@;|s90C4_C$o@O9{~Ipy
zdt483adB|*|AXtnL!W!YA;*36ObCxcK?nbX8|8E1;Kx+26Y^@h3D`t*(bON^r=HNT
ziy}BM|AF>j$o}5}`~3e2+5Z6cf8v4zh;Sa<e>@y=fIQ&#mg`3(;D6iyj=}%j9*8IN
z(|$OmNCnXOe=^l(zqrA;ZH1>qN&NtRDxFu4sI(tT4O+(y1U=z?fL{m*nGT|f<of>b
z|6&9<Ny?`8do%tg6Xk!dOHbWD_n&9~f3g=!Zp(8rH?Jq(H6|WhB6-1(G>>tSM~ciX
zw=b-Fer$e=r=oaO{S-qwfFf1W{v;|$4hbH<FjN1j#gPOEr!?1K9T{0P|L#oks{6;p
zgqldAmZh<pVJBQs;vDvi$w)L=FVf|rkghs2Ni|@*QO8Pr_(}y-^P>&R+P~|&S_%I2
z#P#v^q)hN6-F02ReHTi$kXER7U5idN4*7DiPgY4nQ}wzAo}YaOm~6cRV4pXoodeIV
zS}mH*P<j^z#hVKmD=@qOMMY?jJjl$>;`g--#((qc(<mybA!Y`TLA_k-U;V~OXE9&6
zk2+Z(JtnW?60B<hiTd%(#c;?le&@{ZctTy5TZ{QSK(`p|f^>H^&5`(~42BiYO*?O&
zEG()1hL2)(H3`4wnWQ6nNR@u_i<K!z9_q`MtMi#u%{p)jp1NL&&g>u0MP7NwQ~C7T
zS(4Tq=Jx%U)5Gg09n-g3@(W<|Gnb1}LDTvL=cD86$&y-;SnMQ1Nx2f*aR(q~E+IO=
zY9W8gHW0JP#~nh>_OSX+S1OJ+aoGA!Zfz3b%c{s?&gQYKYG|}I)q)5-#eU~?Ri?{<
z?;XIDU|{~dbg$_UbOFM6-p43Rt}wq4+Qo{ZF8Mi(H9|^WQm<7wY<|nKKB(#5X_J-R
z#lI==vhlXU>UTc3HH6cFTj^GgLYf~g4j}byY&LuV!5Z9M7amr309=Ek+wI)b!nw5L
znMHZz%pN$PT4Xn{-e{EgO4ac@w2Pqq?RbMp@*bQaW#!LiYcz`=6O;c!=2^;o{P%DK
zO&6~m(gVr=<mJQ5I-%2Fdo!!K{8|^MX7`?Fk8Tg|J@?z6?c4#@NBo@HwvKP><*I*l
zs=2_e`rZP%@WpD~-{4`a!qWic6CS4<)l`BgAtZC=WcN6T3h+vfAC39=nDaYs$iClM
z@vzY?bm2m$?8-YXcm29b&UmpkIb|hfPuKL`J8WS&0IUf83<FJ4+JA!Ko$9JQ0#4FF
zya<?Gjp%i0IdQkySds-%63EXXw|w&j1>7GQ2Lf4sv1J7;A8A>pZ<OY}E{Dei@E89q
zpI=+v34kHKT<Erys`||pH8pgundMsPSUrdJYCux-wy|#l8H4WtY`NjF#%BY|nA5Vl
z+u1<2AlpuI%Xp#YTzW`=KKB5L+VSu|DP-Dzg`){w<_q(gyqrE5y(qnZ-yvU^|JW5x
z66aIvI4jKtbpIUyRc>FX`ggbUQR9rQMUl#3=TnH`wDDZ+n|dG0w@WJY_&BbA?KA8$
zuRzLG8lnuWL6u$+mDl-ve)fH=Pu4`;)U#_x8f(Ws>i#MbjOimQSfAe`h)$6(c#m;T
zH1eWhs4J#IIfIVeD^1M~uBSr!5c!6pESyB;>MGNaNV#cK3pmsD#Hc?%Y3n~(66v$*
zxU{o0%$EXDtH*W@L%QFwldp}~{~j^OJ*JbpI4Lzdi^B8@Y+}_zf(%#(GK3pFVpZZ?
z=(d^t8F~||a+@oC3R8IEFq<k%D=_EWTcYs){MD)k+$K#;FCO1c$;nAAp;P>9!Z1bg
zD%Ui8@4frw<l&Ua2j-*bBC5a9upUrh4KNl-*3!LmeNjAYcy>m8dIu;r;Genbgw1^u
zFuDT>a>Le#<VUnF9WMW75uKi})Z0hrNDiM>C&Zx$Hhx#;hBhK<#ltbN846d+Hm}5U
zq_2)=s9?RXA=ry=SSvemqAI9$apT4x=+D0_EiAKKhE9dAJ9AHVElr&Q^B`WO8ekWs
z(oLh5fp>$^^5tIT(+3JCdsa-NSIXF3fGI4DrsQGbYe?<zk|f=)qo7^i$q(jElc-?i
zl1#pf8+rgP_SQ}~j&e!TI=ZaH_(<!#6`(TUaOTzeVXsTg9T#~A*xZzrINvB*4TQ;s
zugQWQ;7iK#u8ZE(Ucc^h#yUCY%PL1WMF70meXXTV_98(ywNORA_{!?uuP<UDwy81+
zNM4^HJ`IXcko9Yv5!*2pVPi#J8(b;J*k^ZuF>yB7#i`)L{PFShQiNJI3I*ca7Tbj1
zEc^?&1Kd}(a~zB;FM|E1{2C;*MB7^_;rk#csV|}QkEGAyCXKD(Q!;!E*MzZ=Lh<cX
zCvaBiFP8MJ_Ul9#;+eCi+&?^~X!}IJjpvEQU!AJU7G_{>OT|{Xt6|F&^Ob_v#J;fX
zT<iUf-y7AA3RxcWojOq)^8Exeo`Lx2^-mNy*vOBhW3G}xtZl<UA`H9(riD$wg$L9(
zT|(y<P)tr<E=0qkLhpJh*!8k}6UuGM-`iLNx5`9?D4YT;%hb(A#8F`I$}OIIxhA)S
zVUkvT)!9)%fJ{!FqHjemh3CIZV+$d>0SP4%Jm0@(8*I#btlHSYAD{$fF;qERnSZ<^
z%f-vz9?aC_<H6rhSnsa6TkYoM#_nqNs$f)fx<IFVs2l9CUgKUH^CZ#5CS|Fy&84yJ
z)7u(jh;oJ(Xn<$IJyF$i)NsEEe9LskBQhaBxjoYX-A0na)w^@(BQFEoog|dw-h~my
zD4e>GJHS7AzqDu@1c~igEWd56u>k58)+bS^u1Xk3)h1ZNN^Y0d@J^yM<h5tpwbrlH
zi7jlLo}XDUV=ed_o)LcC68C7p#v(q(e@XdaPhRunN{f0<{rQC36Uw|)>#_mOsT81?
z$$*iX1}B|Nr@?qp<AQZqqfZiIo6BenEow{c`?}~wG6%J1)of9Qk)w3sA;`Zzz`wKs
z2|7>Q*`Z3CGSlKH(5q7>YT{-TB_BbU<g2njiAEUzsBtZ(lh3@RzXN;@zXoE?Bdefd
zj-701KZxa?VH1YqbnCO1&8#55INWUKQg_Lm{&~>YjK#RW$CFf*r=KOywb&H@$&<mH
z<%uD@3ctOu*W^`@q<0vWwxWOH=YDwkMQd=g?s5fRQPcf%A(^F^=PUdK&8;SCapD|?
ze7mFw!5*25Q`QJpa>UerL2JhxPz$LldL_vo>ii-Hyqzio1{L!XPUL&m3>?rHD#nm(
z0kBdXKyUM(6P4UL28Fu9(HHuMs)bz5oZ|!*VjzzB!NU8rC*)Rn>Q_@K9XMP}3>r2t
zicZdLVV}$1c#&qIwfYYR?h5sJLIxSNFd@(O&c(AD7zDr1${t#z+c;!#6_&g&x*&9&
zZ%n&OSz=7X9RL~Eh3{?rU?E2V2Y@-P9{O_AdLmB_Vxh!p2=?;h7+^FDK~8zQ(zg*G
zK71%$-t(i$IP`+isU)OS9q@CuwuG(_x4TUg2mU7ge(}5C#}Ne*>s?FVh~#3!y%0}5
zHWv+*bn0e%&xjl3dlBQS{!%Y0%NA13>FjU?H(m1fD?aL&h?ptWI8t@aG?Nu9H}q+k
zYiPLSkDHmfGKKQm$v~aT$(CN1L1c73GFB~zPH1WBTQ77xyD67rjCcz}XY7u4xR*i6
zOKK#C*j3n{0G@91NYPJ<T|^b_8m7_G&>S1{M>%S%d)Ru;^fPHr2^<qI$4*rUKmO`&
z9Hfpb>6~qzFp%)J@z7c{0l4QzF$oeI@Al--B~Gdv_}OU^na^8osWNusy^BuL(%4*F
zG6;Y!X#LU@iN%;%>1Rv{+_y%A%QrNv^>={YMRpdWIIl+!4AQN-r9-O5655{Yv$?S)
zx(a1^SgZx#iv42|?YzPZt{g@Z7DVczHS$*eX)yi>BeH2td<#u1v!=5(A{{9=+Q@0R
zdd<1Nhh!!-or5yvu%lz!3LL#NLMMug;pzoNjcJBSp!uH`TDdRICg4jtIa}iJIx~x<
z+EgJ)R)fG^t9mN=`h_T{)kZccA~kQli{zh=5u8aHeT9F`mh*g;PmFL+y?#nD-#3as
zwB8%<cr1dvpjkgw)sj1glx0RIdaYjLMaNcZLR;PH4r=aPG=^Ssz*%nVe9BT__|u_3
zY9a43zd*~^%Pwh6fw}%j<aSGnsH~)FDBM?n_<h?19^k!5)_g9`5+}3F!Z-^vcBRa5
zl?&4q`T-p}o?ZO8+OwR|$@^f3IPI%u9`W*mE(pm#5w4!NwtrqTMx($tMXg&wciuaA
znSV1bJ(D6iw!jKuvS-x9^CM|K6FU|9wLvYdF_m?(GgCTF|JqLzINU@ppRw|3+CHnM
z8Psw#7rB}BeKz^~AwI}N^~L^Wd2y@v(tJtv(>uVID^uLCnUi%qrFZ8h?EX&Mjc)I(
zzM9t7P#PPP3BQU3ha?P}hbb&X#|3g%(C~MyYX}^yX5T<h{!~{W4$>MzSK)U6i>ZAR
zmiiDWDWLZqK(d;}>T7Gf_p#^|IqL&)b&vLVsg<KgZ1O%#8%@;x*eE1xU#ZJ?IeIGs
zQ_$z<_P28yhRD-R;3n>qpB0Xh^fGa}(z>aXw2Wq?x;`LN65{eD!>rWQxxI@Nh7)$U
zR~~g$b;hLgaOc_d*rjRY1%Kz$Yde#!jqP79Bp$~md%Vx9T?-X(6IN=1C#8OUw)(n8
zKeycPvHpgBOJ01^1Q%AThSTDA+&xrsStW5Bw0AQ9yGbKZ*6<2kG!IWPmub4v;Mesz
zzg*G^4}euVovx`#FAR}lI5&hFH(Sxqbd7jEow{1D+u&q1lDgv;$-dBv$fZf3wrNG%
zB-y0(=M+WM*ZeZ4P@=`*pS{#GHn;Y^%(lG)1eu`fw&xdMKHsvT!VMVFhMhwTr>?f`
z8!N3U$sJUdzwW{?0mcaVHZhZG7Dyq+9&JAASYuUR?rilwxrcH5v2mGi=xdi}3c$G(
zY#he8PknOz4)D_YOT*lggdC6NkRkd>>x7+D^tZp$5b50=F)!lm2Fu%W%gkFnCQTZ%
zk01%}imdF$HFa3h)RI|%h3Zj`D~Ug{)95}zRB9CGa+HP>sA2n(pM*Elj4tDoIy23O
zI`Vzh5tu<<vB5C)K-5R_MT>+~TaxkCSA76gHu?vu^gGIPLane`!-Z=WQ>fYAjk#Q1
zXq%NuK}O>>e02#_ed-T(DKB9s>6nmbz-Ag^PdA*%cpWnagZUCHRg71GshP$4#|96Y
zb6(ay&f#=8?gHcCfFHVU-V{PVP#2hfxoirqtlwd#7Ncjkt@$R!^FyXZfM&T)o-pF^
z$0yZd?d}!xI?)@c$Ys0P_j97Nn;c$ra$waCUDXbwmCP~WO>V_4y0_~sMcD=r4!h;K
zYO16*=N0jm^GbSpoP}b96*a_TV>0@*)bMCV7j0Kp%pNAyRcEOhB#A#NAzr7&pz{5*
zf>gKeEBxGiATtJ!m15$Pz^A`8U60vcsV1&&zG55`b{#Qd<9>?Yd}w0OZSCL@U`=2d
z5>mfm$Riw^HZS2MD4w=#0W_p(4atkhw-hmoE>+JEK1oT0y_i(}5pU0Q-vi4fH;g$`
z=_msJm)e&gsh#Q6_ABIU;u~}m5;#R;@)6A$^*1IVo!Lf<beAub*>$Kph-c&tcQ;dH
z`e-6WO7%!)lRpV>hN_cy%8f-_4p3(UJV^ryu{f%#+(I9umroXAUCpw8FZUNIKguaD
z)m-ET*6!6f#+zucU>UU<YMX=Oawe|5HV4=^J->Ya6!WX@I9FRF8ld$mfHwyXO{o6T
z&d1jC6ulZzqwoBbS@=(ID1JHROzMQDrrU-69pI7wO?iXWBJWus+P-g+bSI{C4-K_J
zL;Zkwm%Gzrs}2K)eM)NvpO<;9K&_v5NQ*2@WqOEw6z5-If&$a{@)h5Z)QAOy(sM}9
z%`z)$rF%%JahIx%FFL}_Eb@m3HS1Cg!t+skN|-|BY~8aMQ(&1hCgyzZV97;~5-EYA
z-4MBY3+^PJm6HX*9$kw$A-fnLmdtv3b?Dg)urb!7*OGp|epDN%PWdNB2|TWgmK{)>
zMW=+ilUdJpGGLE4s{5VT45xt{7|P!B44SBomXj7apcy2vM;=v8u(b1XwPPYU&;0(Z
z-6J0mz*5S#lV+NwdXvG{l<4oe-&cIJxZZ{3(Hb};!?yM3vRHM)2n2y|oGKx?ebtDz
zN=A#heU1Q_%8cmfkm<bBheCCgPoCuvM04mg#8!ChoTQlWV3qm4`TGl1xXIf_!@4bu
z5U|gIR68uZ80MI?sMFlX8c2H28?86-58U$A^WT)h!8CBoyr*o&0i0%yZ8<}#pK5Va
zjW=&Ji>c6I0=||OUwYSnR?)rd4C53USO-Z{)re+5GDebLCRJO^)rN~X#%8rt^Ei&@
zep3!@ZXzIBV2$iY)@T}6^mMZFcW;1|$<2sOr+RhH8ie%GCjl|biG>;(W@;IKZmYZO
z<e9M5gO(&1;>idxGZz}Of0p7H(y(@kjZq6ZVjfbaf6}sx4NaIQ#_&gVuZ|1*zc<&Z
z>>qZH2=eQ{5nh;$$NTk68K+dPnQp-24luu6MGP&y;=~R?dJ(6yWZ+z)hA7r2j@l6C
zi6sOq9H@uLrhVJkI9=iVe)^ySXjI}TA-u{ip)=7WE_@Sa2Fi07i#AodM6N#kPFxX9
zr6R%0<*-aqQBXqEg6m9AkLzbNxLp?Q0W~XBN@38fl+euPa(|OBQ#>l!-IFWWVATOq
zR62%sqS8;VfxDyJ-8^&U24$tH`q_?=g_d5rYT8+|yWG;wCx>H8+UAoPe-pBt_<~{q
z^peAL%(1d{<C+%wC0yTg7J)YFmqF5AvLNeM&-ufiy;KD>K6o$uhaN}rQ7jdcN3^bl
zb}@kT+h3dk<&p`v9Lc|@)l!OJ&#GLdE6%mCQ_C)|rmoYQ=ky!~54>Nf{&g4j+rUNp
zogQ9JB?L?T!k2ue^osplYLbb_BQ}Liol)kc(+B}Rk4}idgI`bmq067O@XBjmwSARQ
zPd)~4y!}Q*)$~e5SGk0xr)vIBCRe2ZYHJl`v4ruqAR4zE_u>~m*Dz}vWo`V0W*nEZ
zYwTzcz(1_C2h_V4KQeav6U{)iA4W$A9N@B!DM*NVcWYWkZwsXHS!($cU6<%+!npNE
z4l@iOEeb5Y11$X7Dw8RZ`zR>Tyo}H8_1A6h_lexe!G6k#Mw@Sa73#=zpJpN5;lzR^
zqJt%_tt-=ik(NdwjF91PJRzCyAdtn+KKe2vRu%9R@k(3u*MuL5f9&;xnGl1qJpCYx
z2m`kkW=a=%9u+<7csz498BWF^qVMzeAf^-|?^1gM#@g=`eE=B}RaQ&vW5bxNobvLv
z`|YwKzH}W?+!li)6fM;YEt7M~|2f2zaKCaj8!i^nZND<^00V+yt(+(vFN{(DEj6|n
zS&rC<kv@|rGjICb&RsBAQGd4jr~{oeN|WS~XZkO`F}$+hHOhy7bkzztwfe~R>I{TO
zpi3n*0c(}Mq>#Kc8alrN)cS<l%(*z}4Z<k+0vQ}T*;$0<<cLhchVfAOt~qBhYRsb%
zU)bWdRfxiDL%U<sEo1#W>V&an)wpm5KJEJ*Rxnh9{q%yBUJX+Eo_Ef3lj)u79wo{_
zQOpRR%SusvHU&ih6$Y_SrcSzFD~XT?mlLrIVf}zpsSJ?x4;?Xf$esJrk(pGK#-Cba
zI<SA?qK-vi*bpaO^?xnpFwFf6y>|enYwerw*YfD7e!U^<T*P+FHHUAR87S~kTbn%r
zUOLi3cwY8Rj|fGnOO=Vm4sLpb43(@^-^w!%tjqc#3pNc&8Yc$(8YqGVp_i1g&(>iC
z*w1$Wm5#W9W5~zVL!G(QkrC~TiiOtDS?Scaa!0p@oa`dw=InVXMxU9$XE)im%#eJ<
zWM6d{3tMgbJd_`!-XF+^N$sHii@B*<Fvr*xd8HqmfWIP@Ytl4k-};!o9ZpBthH(>B
zZMYpV+n;GSz!*V+z~8r`*QV%+%I{dtH)y<Iry_Ig>)qbB=(F$-Ae*Pt8}seFWy98T
zKR#`=%sKNH#;OlDCq#2Ish;U$GsD4##*reaMqi6f^-6gllKxD#JP@EP16g9Y=s$nc
z<jvDeC38&7hP{MKbS@$01w%-_iLz+VY@TM;Gb2Vl`1-E?fKjDo0kfv@LJWfeMX!hC
z2=U^If>b~NqP)_ux2Kc731hI*u>BPUl`k;Ee!dl^Anb5wmR^-L+ycB}vFJaV<atQ@
zq&IlFE1nh0*M!=+(t(QI{Di8a!++({0S(qC!=*K25QLesls!IfJLRq!18I*|uG1vE
z_qJCw*b`NoJPzVQEguDF+?U`lEtu@>0hdL41b=Q^yDD*2SN@A|@lvt9LH5g{Qe=S4
z+uOC-O3}I^Qwz%qACAAqx{DS#Z*$asvR#bal*y4olDfO<C8BQWR<UWf6gOtQIecl|
zu3(8I{^-{J@t7XdH+(|78PR*6oS6;yQGdIVD5yhi?GkW&nXG=D9OdBt!c>S1&Gy^<
z3AHq_U}84a$qT8}Bd7feDb|_M-_T8r<Nadp9Ov^z5?*CL&=QV6`XU7=ZV-CrHnxl0
znaze;NE`d|koWqF34oOHp}Wqzf^A?KWH^cd!`8=JyjPB~?`LR=ux?gL)kB&sW%fSl
zeLl9Jee*+sGxf8W?)pBSRXpxTd4;a^ggZdfLCuv6_MS6H&BMGnIPYI&!ia|;vZZKE
zFa$Fnrcal0sdp{|b4x}`mrZtgK_5#?&6Od6V?!l-LR>X8tl6Ca3@j>;0V;cw-%0-m
z>(UQzO!kT+H-;SR)OW@5llE3TYDf8&?l9=nN=S#s1pUr$xzev@&TgwO9wL1*(W$up
z^;r{|v+n}s1qP=!&xk&rzGvGMuS?ohizjB(Y{UL2(Ww0RLLBa!T#GQu?ZvvtR$DP!
zWeAst_ad2?8NNld8jtW~IVxxCWZ6H~yfhiG0?GWj$&?)~>BT28EH$cBRFnMnyAb6%
zXDgsS<Mn~7v=^+ZD&C;s04tK%-@`Oo#V}Y!6n3EF(Xr(S;=o>o&YHMBah4Y|herD7
zfnek~ui=bW8zI=ttc~!7*Qzd2LS+$;kUf!&E!VOIn}=T0Y!8sp#oPgc>u;0@G6-X2
zv@v$U-~bol8W#Qe8Ak#hxkH3QHye`;vI`$(4g1>3Hr2JBnOi>@E6S|9JKA@N-&;*;
z0W!@HAuN~a;9VCC+IO;#nB+ObEb$C1eJkpF6h#8dxDZ2G9{3&#HfR_gob4LrfLl%p
z)9q4Cn1)3Y+heCyd0W_9;+Y3I#cr|@=RsI23SN6inN;nNtFQaWhB~P_DbU)>ttEiZ
zz)Z8!VOTGElY<4MsUf?ca2-6DBeemQ?fv`5G2Q-bRfL&uYOc?)oani}t8b_|KdXBR
z2d%F5=dHx(j~RaAi?=bV0XFeVD+Tcl9fOHK&3iQZL?SLir;S7M2mV$qQhghG{|2B?
z`7MRsinsYkUHo^-FS=u|o^Csa0a>y|tm4+tifasz%z?GqCvZr<VaEb(ublXNy#|AZ
z8dAM2%7UMT_Zy#~uSwR@l1Ou7bd9mz<8L~VH$i`t9}_&YamPQm*4<a0dcaw_ep=m)
z9SpbcG1tgKZ@zo$raR)6)YJa<`Fc55A=hLgs=s+eK&MT$F$t`9c1woja<eD4xmMI7
z<zx3SXA+V(O1@a(mQoXr%Fx+XbM^K%QvIagMvlULXb`sU78{=QS!4n>sW#yBT5@i-
zl(@~Y#VR?exokT((}lB0MUol;tFP{ZQ9^}(2Qsfgoc&c^U^x3-h_PC_;8Ej)L=8%#
zX`r&NdwfJN+4xzE`0t9HhAEt&S01?&lVPm&O)*e~AJ;ew*Ya0-5VMWkSUL9Gu+a^d
z;8bba-Zd0ILA#N4(dY&}bnW3zYUeX_EtW#P{3>d69EPGvP$(LHgp}=z)Y3HTZb`LI
z9TY7zBUSsd`SlB%&PVgCpBVSjiJjls(mYepx^hW{JAn8$%Y7#CHp&3zRPt#+H6%Zj
z>3inTE2mL%Fa%DBxl!#JCc>z=dfY#^=>!Ds+!O`^L2Gq~-IHI}=)^P_jxB$p4P#zZ
zyA^apQj;tTG}$1?mPC5%MqLiW<=?771?zvUFZeO?*EF!Rx|{DX2Y=X;zzJ#C=j%s^
z70_nQZ%;wGKcLp%1L?LtrH&Z`4b>~Ac8}$TK_0Ga_D%YckLPqLw(-x5&N?v*eTS5R
zLsm^n!I+G_-j|jTX^^Nt7m&TKF}(m1cn46QIi=fAz1&)5R@ZI$Eajt7Vgb(|b)Ejk
zZ-^Va3?o@1g!)!qb7I@_u;;z7#p7kHnNiNclvr}=p>k&}<iM#Q#88WeO}20|>&R@m
zXUDmT{2fO0nQ_0>v;LpuiR*HCVV*gTWpfpndPmJd>15m2NqL$AYC>*$F6l=e77b(5
za&4jIy;6OnFH6cQ8udX_u_PUmN)_PO^(l@?YKQ6Fii%Rrg-(=Cxl>yGR#+Y%)Y6rB
zHsD$tUEHlj{|8drvvv5UbE-<cAHsJykqg7E0lnzi6=CiZc}rfgF>L!>=}%9`hW`B#
zXTkwSEJu8=EXRhUqk3wWAP0<R=<`s|+=!i0$5z>aT<>BlEi#9EMfDqs>G|Ew^+vPI
zdH?jH;EIfcIlBz`?fkRIn?j(*l`f>~H6|^#0{9G3UM|a`AucQbOWJkX6S63{)ha;&
zI`^sLZ$GCPo0OgX_(xcHUzaLr!^OUU(TS)(fUUOM)so&ic9$j*ywo3)|KU-)>%~-G
z;o^a_q<#vss`19fyYR0fpXAJRbHHziBL)@<5EIKSFXsei9d+x%MUzbpOKE9N)!_0)
z6T;9(P%nmWPq0~X452EciNL06jR66D$760&{y`&rni+7$nS3P-7uIccD`s&m8G^hy
z+<&uCsfDOWHA-7UXF_16{*?@}yqbv!FUG<2leYBtjdfSVqZaB?u^h3Bn}VBMZYK--
zp!*sh_4^J0iu)?<65<*6MF{f28ES@bAzFP=x&a2AHbnKC2G2a5JIUtoR7o<ZpE+nG
zRuXG%%2<^$v{jB4iQ76vkfNg2tsdTvU#<oJKx_QQhCvB8?f@i%$f!vgOLBkKNWRli
z2ljjV(GEhZnFwd|%nNO=mKll@CU7qB<(=+YkE3h9DdIl`g98M$W}joid(vhqy_Z)M
zZ7#$6WaT&>SH8Fd)V;PPWOwowV0iiA>J@*+2?R%aOytw)x<>^bO%Y3@KqEu4xvj=X
zl-8n=Ua^3SLxyg{g=byV9E&{j`<IK}ibkwSNQ{1s=*wh`u%k|vg~Ld0{SSnkgQTjZ
z#MI)7<f7FL?mo>sZW~4|rjiZ(1;BQ3@pMD>=TCfB>T-QLL-y~D1(|;t0?~l#gf80v
zbz}kjaB!03+5~eVPbL;e1XXEln6BPGxo;Db3U{PqW2mnglu`-`=l0A@7cVjiM}6IZ
zM|c?~5>kT`x%Kt~@-Z;dTk$<<qpzL3knnY%-ctVh@~%+17c;k%|K!O7>A-=CskwIm
z0`^?$)0Fxyj7u1zVZNHC=Kv{zK8q^`or|aCF1fWY4gM2_Sa$M?^=<0ce3Q^44i9@~
z0H%~&h%prfE7AGsqfdpz%DCoYHW(yyqPM1_P0$9|&R9yWo~=1o$eQifel0>Coy*p2
zf|+U{u<Rp`ekGAC5A-A}dDEa=jeB>$ONT{~FewZgTp#qZK-^g3`!faRKxa~Fj1j7f
ze=e<ig|$zo+Yjy&5-4;{g(?2JRnyqgo-x>SON-4%INA3}=bM=f@{i58Iwyg=0=(H`
z7M<1;M#$QIPh+|U&El5uCVvUvP6zU~qY1D&g;1BI*Y)VQUdYMbWc{^b`|lU%PZD<k
zbmVX;DUnv8$=CcAv)-yQO=nso5!`rx7)oTLiyTX+h_!V?45*Su%1J`G(V9*6XBu*t
z26+-let&CVTIG&gQEB5ew-_OPLA_a6B5l;TAQR>#i8MN0^r-!qGn7e_^koh&38p>y
zrh`r?x@3O4PzU)E?N+v-Sr&5U#YXRb%xfWMZW*91Gvv{l@)A4NnL|qTlf>hU+FrMv
z_d^TMv@!JUhP3%9NXoK+>HFXO-`B0!oigYP>;}dI$=dJG$z|%$MGTd3LhEUux9|B}
zVn;bHtX?VPSS52%BF&UF(#iDq&Sg<3acr?eYs^?xV=8Tv_}2yPl}9)m{*#OlWn=7O
zk+1vhL>G}~rF?gw%yeAb=^?IT#zOZ!10R0YpOtTn)=VhXps(w4`18guRaeW|_I2u(
z`2w7^-UsyolZH@6%^`9_awyOf=~Ym&5QJtLhIO!uC?CBVbXf+{=|)DyQSV9z^j8-4
z_s>@rniwniwFWfIo;3;Y?AN4Qd#@pKp5C;dt_Tk1u-E;ZuGeCPNc6cNM_IoZm9O9M
zw-X@1-Wbb}B9NRg#=D^yq~%tKHBzphom>*&kP&c(O$o3^zCRkg$}tHVcd$+OGWE4(
zG9>9#4XsS=-ZD0s?Rj7Gq)_q=C4p^~@PNF%Vf)U4Ztn;wT)SwOYdDbl+lKHbL#J<u
z-EC@g^S*#jWPZBpdm(*9RR3@NP3dGN5t?~oDWw!CJ-2Fl0n<9|waO_mezP|>Upna)
zEwuuiyxiofrV$*qX$B1%mj8NvzyGo1(_3;lr#X%qr`5{fq?s>*(<cuQREeyA@{w3&
zTR7NALA_<+rG4&B<V2bVVVuzI@-|NyP+{W2p{ve^IXcmr{_X@o1@ALke&27%;GlTU
zOLS+93z9HEU`BHas!#!`n$fOx2pldfQ!H?p4v$qQTvGR6thA~7nUa?wkv*7rJ1$PS
zx&oQ|8%(EF?WpWRG&Z%&^mT~E`VpV2iP2L$b8+~sFouV2WN}qStXzE&A;L6J-ZQ~}
z#mNJms?<z$3sIwJ%!;3}H1N2b{A@`RrW`WLJ%9GC0*{oWhAcZpzv#z~S}|WyE|Ahs
z)AU8v{^Aj9_ax!9QqtM)>FTug@Yp~W2oWT1&}iYZaxJ{wv6DX4-$}+Srop2c`+22e
z!^vIsIRp{5Z#p*p+=QDV#bt4+4KnudfZO^QHI`_G-xLY?CY>w(GS>C&ub;wwOP^~b
z;l7cCl{)*naR1C2=jZw~)2eKMHoTsDJ+{&J$#*g(z^|b?u`m3#fL8w~Uddl?Q>nY6
zMO43?n+@ALc_P03#365Il`i<#{W*6c+4m_D<-#wqc4Tz18&Ig$IsYS9khdWheyXlm
ztl7#E;9F&Spm<dI1sDFt+Tq!BRmMC4bar;->Ca;UOO9OYml<3U?h<cb8#y!`Qg3BF
zRdLBc{#9U8E_&m9mKsK&wkkVbK+flAqk<HgKx_&FzIsbp@nFOYiKD#_nT}2GB`bBt
z0G$)wasIE7#-UTq?X&#3nk^lFBu0s7ek*Ne=s7c`SgF^}aCX+Cuf6U1|Hc_589BMb
z)xRAG@Y@B$WmKIq@I#3{8^i4^)R2^CUPADy&9@U-1udqFOLa4iQ81Z5Ws%}@@C8-T
z8GrE^(4}bFDENBg3S@>2F~ExC89Q`REC9Vk<*82m+p_VMX2hH{JwC0{V!TS)TN<Z+
zWNbP)9dI;p6exaHeJg%k$Ja)>+=W)*7uf58;fZw-?*_8Y0l8h*$e^nJ)`%O!kt?m%
zx|-(Nnygy*t}6A>(zpk3X5d(<=v|t&HP>MJ_)7LslnFEa$e@T>T_0(xaiUtwqb4W8
zcop^_s?_Q#m>p<Ki@NrmNrAt5v9Haj2pQS)R4M+@fbV}@DMN`HTeB$3Q8^hV{U`GR
zJAqy3$1z~t7(y8jelJtdl#~6olh+)pC}ews^J_bKao~(kAZ=GuTptY!cf*V)xGk}E
zX@?;$Lab|FMNGZfqLF7OMgq<r^Vx+g50?DU?>`I^7v{WsGW=E?QydZ~as7H$qp4S(
zj+FuqnKWy`5M73UWt%E$o^Dq~EOOegFm=_=QWs|sih@=7&0p0BrhYL*y97abF@#7L
zlpFfE-;kDeYWK1#l%$19gIyf-15(6FW)A9FJTEe6k*?5P)bjG;b6x7S7dEc^o~qc=
zoK}%}<}$@sQ51zdA6#R^!hb{T&CyyR_%Vmq&%T>s0~ai3%+$MDn;0zPekdcY$YA!u
zOI6iK>bXO2UKPf%L{-*HwvgR7e51nG;^Kilt$ow|NOWR%g-sn1wbcjRP%)bg2PKiD
zVqNWMs*VERLI>6;H>W4*sn)T5AGj+tncwfd|A`&i=qzNaX2h2?DCZV0$jZv6mUc@n
zx*0ZQ!5oK&-2oh|B7IEd_xI3)gPl(UI5#+o`_{tGayVuyyFbq$m4mM})>)}`{p2Ix
z2TxwwhHj3DPwg3&^eyee{rjKkD#)E*iH>5Nye8pny@A}=*jveYs37K`=MPx=_FKYI
zHzMH8uN=~aYM}i0okj|??n1L)mjzRxf{U8&v_zZqKN*KW@Rc-F6l2(irtKGjJDTQ3
z-ac3bNwAR5o`A<+Fl%nVvtV!`74=(hO@#A~Q|D!(rupbHWC{d}i!6<E=Yh}AhstQ9
zuYnwpB(2ttoI|8bWW}{f#T!qIY)4K$2vJGdOMsX2JWN8}uI{%}u~+tX{PL(2#p99Z
zmo1&3<oRD}v804dvY!m-wWt*lASKb7gu#&lLxvw6Dv09nwE7tFA9-UXoiJN^7H8EY
zd&nm*CM6Lj%s1!@0rH;tSb>6-PdK9=l)#jl2ifm5fbaCpmy#0W>dk92BM)riOI9Wn
zE}H*o0khn&M65mKn(CiPamn6zN#Q@m%&y0-=@{C`{KU`0|3fBpiZY;o)1)oVEu)UY
zCmdpXDg<yParg7EqO@JKx;&CsK5JSmEHibf)ly#FxwUa0Zt;1~{q((c-T(=y+v&*=
zb+%~ph7@5maXugmbqkG6aeoz>yiS4lfb%;ri{;ltk(t?fukIN42Xyz6L{_Z3@@r*g
zx7GBdBsX>Y8KavO=|w;I!bNgHGj7dOA|j^k2gx~re+qO@gC|SrCd?ONE9w4N`G4UH
z^`L`Kb}Gcb_0`UDmdSo)ZWHa{<98OXQ4U`;-lek^Ys?K0FLZh!6GXOZZoHH9j{c>3
z#}}s52a>qQ(m8Fig@vg8n4h!N&l;LjXSBctb+k=FeW*uyZJvoT)~;6{DTf&g6u(4Q
zlsUGrpGEmQCV?#H7i?jz2uQhyetoNALuDn*%xZFc-zT2Yvjsdu_2Ninyw1W`rHR<t
zR=9$g>p`?if1tL?h5m-O2AE@O6(10tBXhF1u=f3O0iWgvz5c;SNPJsF_ft=)ZgwVn
z088^$r@~DW3{2l;YxM>06IH>-*0BIoN6J_c?Fg?Z+11V1q!LsMxKuq8e#2BrTra?%
zXkv)hEOdd`SYdSClDwq1BPEaPpV00_aH|!Xuy1qqF!<M~w#d{cT3qsLwv$+yz3fMz
zAu1k5eY4tyj3uR-n&-}@><unMS1YGPWP|{ftKuM6>AxZIel{#J=VJYkI;4C!l$E-o
zle0ydKee#(Unj$KwX?QZV_p^bC?NOU&o961QrL60#Sz=FbnVN4zrsluW>-Y_Q_l*g
zxp4VGcwDbMjhXLd$UmdYt(1~sl5~=M{4>4RE|rJ!HJ>~yg^?r1Rcv5xJ@xt)Rb7>0
z|9ISD6e&FM-T_T6;P!>%8ks0L5=IR1?`>jX%YCb1P|w@ec7vzVAj<^G*thDM^3tEH
ztXR^R<Bx+o2?Epkdq-;+nzh77usJz6^r6|l>uxFYEE;+-z_%PI*=)s8L!HmbRwkM+
zLDy>M>Jh?Yqv3_Iy$hjS8$X+U4I{I%)kFeE;R;f^(FMr)m>vPJnPMB~MJ@)W+dOv%
z0CyOvbYk5~t{rCN5iZvzD(!f!`wUKb#`5-Yi$%r_R8C5swY&w(s(yx#a0@O&N1qz`
zdK~0F?xX>M3!r+xp}vS}0tlx9<~-^XR2jXr4*Lo<B8~Wn&ir>vU-z?f7S7(<$aC3Q
z=OSM1RR9W82Xp0_w9lt*8Cw0-yL}>aWruCE!mx${`OzM?6r^7|@qY`nzbUEk4iuh0
zU8949^jY%MPjw-<7Jx<@;6**-g{o6>koCtn&yR$~JB_Kxr!{}CAE4LHzP3!!_K8~x
zVh+E05nCS2D>YE=Nw19m%Q%vJYMl2(z(@0asw%*nFigh8Mklv*vR$!fD(?-?=u0Qv
z(SJI>Mi~u%6zjJ2eB6$RF;LVm4=Y;H)Zb+BZ644$i=}YDR)qIfyet3c@oto+%xJ8}
z05giClq)MuK7g1bm`X8v0?DZP!Xcw%{!=&Eet$O6{*p29SF7m#@%tn$(h5(kT$cFS
z_I_I5bnlh}BN1lb1|x+OxqQ{O+%x@jW|)?=teW4L0=Dt2$>->cUou%*)S!Flkvl6-
zxEoWnrr=9A`by~(7X^fl<}|ZCW$``jhdpLRE4aXUk!ca~PA(6xc^9AxB^Fpqc|6F;
zIKVeCz!V`GA+W!NVIJ$RY6vOfZx;e3thN!$sy}9n$<bI_uIyMXWy$;T#`=3^Iqzs&
zbA$hd7aiZ4>Swx;CG*Oh;U!(#B+4hsR6l`FfP+KNz*}`$tH3vA)EWM)A2FUY<?890
z0u9n+F(%!G)C^vZoRTw<YFRdU%+KTUN8Igu|3Jm{%l#cba0uG!r3|Q(>UJn=X0;Sb
zjd<=f_vpF1XXTIco5>BJ?+0Ijdf#_iPb1Ztiwd1NBRDPU1jmNDXK4UoN=%dqA*-!C
zM|Xe_ZAPoGRqCMT_^KS&y{X_FZ`OAY@ezBLc~;p9O>~VF@YyS+L?`|#)K;r}#uKg|
zB?^jE+7JF$nWaDGlQY%?!=cbEhl7FO#}c5=emuAzH=d;aXRy6SlX6ex^u_mX%00vc
zqNQu^M-604K6kW8ZDdSTqqlEq^yMV)0Fm+;@^VntGJ<R3^{aAULzM$4KjP|ZVH_P~
zbJ~er*)kl=`|$B8^GlEG+xu+NpJ;9sIC%Rw!X~{SZbKmAWh5ncqOPc{FCDewvpMP<
zb8&!B8j&#o=6C(1MiIT#tt5K%!3rPiF&q*6hUkrQy-=UQg&qaqi$or7#<k)-eYc5C
zwYX1Z78?3Zi$JHs#P2A(San$?&cQLck5wj0z8?mkxt%nd>Xv`jiLJdXPs#TcM<{1k
zSyVcl9syhCLz%3zs_nnVi1~6AY>QDHI?ecdoh)65qK$gv9$>rH$Fozq;=+S&c^yrQ
z|4dKIvpPz9-2oy*OP%v$Ds9kSvmQI=T!eP32lKoiEo^De+4=0`D9?P+EBma>*Zc+J
z(v~rleG5~o7VlJj_0%$ue^%(}R6_rzkS7nam3}H~TES1m>R~=kDq$}QA+IM9=e=vR
zaHs;tB@|_ck%&FvS2o6^h3A1M1>T}N3o<sdW0QnntAwSVqisRM^vB|ON;~cNrIw_z
zfg&@=d9O@$CqblU9jI{0RPDzKe`Why8?sgPC$DXTH%FY8x-VXzS5F>&+i=*Hgd6P5
zm4}uKg2Q7}l`O|KU8lu;bX1Q@R976Q{nk*&1n+k@B~7LZpLp#Es7*(kZr7WcPoiY%
z51q>{%X8P_t|@+?ssgE?+P*e%qv1%6;!KgzFA=oA<j8pFvzO@2>uf?_N%1CFl}OV@
zTnkofc(~+2qLk;iYTc-pP3=nUOVl0quMD|28guNvI4?K5ey5fk;Jp~VNjn|I!ai!n
zQoefEs@R1hMkB2l{=j+^@k4X_Eb$wEV*TZ#fC3qFb1PrG%aO$5+@38d)lPDAPHwW9
zY6)6T<yEi6v1@3nL0CQhKI%J^7|Xvd_?bogCpN_PMMEhBJitnL(sl<RzZOaA?R@_8
zKCy{0<9D~VIm&T2cBVQ>pACx<GIraSg5uYfCSAN9gXBwTar7q~tUZiBvga#(_G01;
z)&H5$vx)VKG%lI%o2i<!tH@^1Rh7A#J}2G0%<?5lq6{9f4-ZLw-cicUXVfsDMg7gN
z2odV}v%!H=*@(liQf9HRxV_6=t-^QtG3VwWy(G}j{`+1|PwCjr)wZ)M0c!Y!jybSl
z>kdG9D+ZOsDtWfSn814<O28jcC)vXD)5nH$RqM6-{!1mEC~3mXI$Il#IFy72Ss3#_
z_IMil?wLTzYkmw#@%jp<BBm-FR(h{JzL~q<xsT!9eleV1MaLN+-{)S`MQ@B{zRS>|
zUS`t5IW%F@jftBqwKYjDc|*-a^TOD%Ot;uXH}lKv^Gykwl#FOScYhNJ{}+KNd`o=A
zmJn5IbWOEZq8QgmJ+;b+6PIFt$EH6=o43lzMb=MAHufVe&HOHQw;bh49pASQy+o>`
z7JNSccqvr8a<$y50x~z|_Tl|77*h82mEmmFQ*>tsX_(jv`ZlEmES;KJImxix?|9}-
zV>EM2LsU!X9b*l3i5Zb}>FJ7I#l<cnt_~@#W#^n5EZE-73)VA^MpX)GPZxz7&Zt$M
z=9}%lG#i_AVe@sTe*HtyhQC9lEY;-O8$#eGG~_FSdxEO$BZrz=GLOEd_LqXW<YKC2
zy}1JT<E=$cj6Pa>;KO!gxn`lUc8p4EZRm^SZMqlB`83l>Myd_o>AU9?!a<newhvGL
z#%0+9$OyC_)BobcFP1E!Y7=?+(QVdyf<%ECPhoGNbf|>kRo{E2{U?9;6l`$>6y&)-
z*#r;bB+chj3g-tm@i%P^KcbVAVhVD{n<h~rI1~GI6=-&H2avaf|3MkBm1!B*XB^GA
zB;7V}+6|6<U*FDhTPDx7&dCn7A5)PeQlMjJZ41c?DrRTern^5>c>1di$QHzxNj#L4
zUmKDo5y>J`28I})?at5d5n5VW)uuC|d{Cbjgu@e-dBqAVQ(BBe9_I@!4ZL*-9vyB~
zvT5P`;jFr({%NJ6zB9Yki*IZY#GXa+3V8fkI=9dBAB<thH@SIl66lc-Z4+%1x3>@p
zJr@|lggz~0Z{bii4;ZtjJ8Wj!<~{A<8$Q3a`^ccj_>(=6@R3It;V*;r_uhXuUu1$j
z_hyPukC;2Miv?vAcUw&wV5427!1FKMOxsD#o;cC>q9716!@QT<o-j)@{KS{@sm(gk
z$+jfUvi_0EtDe6oM%TfukKX~puB3E-H)I2I@u4O+Rn@ly*s}9(7#Wb#t!$TtXLh3o
zE8~SAnBJP{m#$p=%<J+P8|y!uAKoiHtJQgN=(0*IU?Dlm?tamD#c^^}k<XZAlu9d*
zkHS15DX!JvmQ*$w7N6EBs^)Ghq+2z60l8@O3K=O;rcIxZVUm!jJByJsp77R=Npu=<
zhsM|Xq^5OLU#Q<pB5s{v82tDQnEZ37YpP}{Odj#!Uv7`Pun$Xs>>h^j?9aS~yi3>D
z1ogtD-Nthm^T*J|c`f0-VdNE=^M_RK{G$SG{p=}oJe_DIl?0ek*Ltz^{otv5+**xu
z@dmbC$O#!WdPSJICrGfSTIK+^alz2O1v^Q3Ndaij4c(|Ck9OJBLC(~0TyiH)jL+FA
zM)o%J$_DD*@-u7(MI%ph>SVcUk_Td^oo}i!e>Eubcnl<}`Yh)6z+Xfy0reH>SM-@B
z+20n=We!slbJr|PnkchkY-L%ZX}`&CPM6407pap`KX98_Q&@jhW=}vwRcjH*jGLsf
zqPogmc`4Cyv2$g?-E>oUE6V=l_iLz6HI?FWx``mWTZ_lBjkr3+(vjvCKIcAbXcviC
zF5^x{Q<x{1U;dqw%iEdfwOxE`B64-aXE(39sg7y~!Jn#b72DKw7ilEfn_V*EdJl=N
zpJRIqZ>L$w<wQUkF$;b2jgtWgi$G!{^}6W_G46HHv&6&RbB3IBUoQ~HX~o%^L!*V_
zOG^<uQ^8fYT!O$CkiqVa{)~a(s_~*-Q;Bfo?1_KLk9xcMj+*(C8p7}Xb}>K5HAIyt
z=|fXBDsn8r7i?kRnR1i$n`{*=ffOLWZ*!Gto&Lw=QdKZ}a*J=lkC_#4^{Je{rdv@B
ziL2WHw^1?S@JN=0qAmMDQtP4=FaP0>+g~tyRuXU^?tR1J8VF~h!aNL}7q!BP;w@ZW
zYv)G$^lT9*XT*<3RK63TO64kiwaF1Fr85P~{8Px^K%&Y?&rHBPj9Tj??SLt))o%A|
zC~r(&Q)ZqGVw0+tdhyyyA+HTP)IG_~s%i?LEWbU8m3AMe{WU)2LTO9|xx|vzfBW%i
zfDR_xI5zzA)5Xw)%G0D-w?96tp|FZBr3m$1s22UA#@vwa2G}VHvEbu5Gj;1Ha@~6Q
z=5=Ntdbw1<FK|-s%=vQBo-W*bC3|K+Z5Q@l9{n1Pzn_g18@6Wc8@FdCQ`%~3a?1ZF
zly!o#Y9#NQPAp?|#r<5I)EvKjIv@#LKayEEzURAfS1@alflRkOv`wp&3#`9VbGUEv
z_pik^aw7<e1e!Q|*9aXmpaXY+J`899EEf4rz^TG>sM_UyMo)M3?VJ~G9-w+g>j5Ok
ziE|^jH!h5oqzjZwe>-JKj7=}ZHeajFGz6&k!c!~JXM?I!uzF7yhI>%~trUUSspo27
zc5<pG-S@u($T|lubJiw`xCnP0HAO*%tQZHE!RdpPYP92SbKKgVHI&=2gru*%F7|qo
zOQw>d+NsqNw*2HQ9o8;IdOCS~H<!t~7vG`h>;?Ci*&P=QT+y4U66BVm0oep|276rf
zbINLzn}#5f-=~v{ddSAE4WWFnJXO2A2U_bLwhIZ1&0(71K%X^8^pyb3kaR$0AD8u|
zNwQ^dtpj*n7Qb(md)8}-&8dLc(%;OVl|*8(;-i0hU=UUrow0^c?uiS7k#66Pcg|fu
zLhp6wJed{ikk?X|JoT?8!un`TIX65u2yTvLT-;~avCdFRCZHYX=oUNCT0DQMME?Mw
z%;|BR4@mS&WlBBp+m0NWwdRQlPWp`hlqpD975Gs4WOCto7u%p43FsT5<o(|K7uOSx
z@hAG+df&5^9}(#1)<ydkil#}3$E?85<xNMMeRxLQAkoe&Up6DET6herO&gz^=S<DU
zNITaTk3JsJ=vMSET{K}&+wehkp<i#SV;^0a?Jk&(Nzho)*iE^-d${uPw!ewH0OIGF
zP$aDAzAs@;V4^EFWT;CU0AsMapG02Iwqm%(*{G&4!TP_NgPI^l1C+d`PBp}*!G8|<
z*j<DrGBl)DkuOqoe)bS!aAInSUb6m4Lvdq7kPV0Z@+?rX`x!y`M^I_33#{VbC2i2X
z;LnI4DMfaLvC>>il)kZXiHneXrd&oy%&C`ptDeaiz<<)-D{46Te3?C+HN}brW{;Jl
zyH>##5@}yEwxG{@2?av~g{6U3b#cA^W)?mg*iht^6V3Unj@d16W*aZFz=*v#ys&fU
zV2G5zok+iURc}3-#w(~t88`-dL(2nZeO<*!Y8bdctSf0Q`to*d@pW>sX2H(NfJZ^L
zvah9Z)8K#O?L5QT{KL1eL$&s(J<=AnrM0&oilQiLuc{e)3xd|HUAr}_#2z(+hLjLR
ztr)48iP}{Ot)_(j^MCm~ub<<2k>g0--A9i5d*9b}UZ3;4{!z6kHP!NFMk-wGKw2~q
z<m>Q0=82#eVx}yw%SFCL+ZDLdc5ce`R?@bAr*NjWWIQS0)QOZ@55^!bZxk6BGg)G~
zO8oBMz_cLR4-W-!RlMc=CN~9i=uJ)xZ-45mnKxdhi*Y}<k3~i}Q%}EgAuzp;!zq@S
zqf4GFHXU|J$+zBJ^xXi}^mZk${dk8D<CJ;;i(hrUzsezU>mgtvrs4<m{J{#=-t-?8
zMQkF}Q!jK{h$Y~5lCNfK2<4QoX+3Y{{tFYz`51QBa3ILJ=pPmH&r4b|KdI~76r#L{
z@B}1Mj6h6q?hT1(ri1~F1r2_1h;@+xsat~{nB9q>BTZN@9JU5@8Ngj7BVcyI+l`@f
zEBjGCph@`^Y}(sc3yBT-Y>g4u2ey{JvsObCI$WcTPa;1*NG|Z`+wo#r-gYy0u<h8O
zQQ`5-S?NT^$=5uFB-D0j`<U5?)iY2Z>u`1Ht|8pfXD%=8J5=;!k6qfnx=XW!n?i&<
zLvK&6Bae7~a2W`wGg%f~5BB%4?2BKM2Y>Snl96He=e~5fyr49-d>ZuNqM^cE$Wx-@
zKv@;PJ%wQSJWWH2(}DLTGqJOQ@ZaPe^+28PuCCeJ2x+f06;a#0h!F4evN0yKqFl}4
zU2!+Trh_MBn}y4}djebp&cR95Q%^!>#Y>2_ubL(<#@;;Z2p?YJUOQd2HsV*ee^&5a
zZ$I+K-R^h`I;4soq7KjzkPxtr|C#NwxlXdAl=%ZnJ}N&EeoV;_-E&!R$df#iw1uO4
zv-0Z+2=+~25T4TI4XGM^(d?AQ`xJl%lZWroo<W!rkCIMAx8F9Q3m!kOH)1o4uXMDo
zSJIX?fr^^f0~=AY5YpSVT#$ZAiT-hKQEKb!<NB>0wU(gftkMSy-V-dkF1TBhz~Jfz
zi)>h4dSIm)sxb@Ry%4A6L`8~m-$1aC^@&p5(1^$|BEY!~bL1!O`pRWaq-{=cPPe~m
z*l6r_4ob-N0VCh0Q0Q?*+IqWl@_@9@+THoCfV4P1h$`+M70;4AXh5A5iPHo?Q(mcg
z)@o7S7K;&QPS6kgXUQpyl{Kio@TN6}1^7b+sF(Ah418MXkYa#p^KT=<hGXxN5F*3b
znHT{L^Z-BQY5+)eO|7Cq4S^ZR@NDk5k8$jQ`J6~0!O^6MvGoPy%YRqCHkoRENK9q(
z5nz<<s@5BSgWS=x0zA0>^7DhgHn%-2j+HyU%J6M>g0@53YzlN}chZKm8=&GL$k}oM
zu@_$E#RV!FDD+c@+>VTvmKXtRBgyGwZ;fTKa$dUM8M+^B>do^vt;+9J`#c-q>9+}<
zZ)(u6wmcCz(wh_jHbN9<)E;iC9;Iq9qy6OrQdNM1IfN5rELZR1R5otn;u@v(>AK*3
zQehSYH1|{4Ke3Bzn`rDAI2V4$%CF*>fhObdM|2SXi>f<lI1MoYr$`oarUzZ#nI(hV
zDG$K7(L)JGVrvTA7)Q7J8^JIQ1;N&72Syaj8kUxI15e7@><xrI@jPO|EDFew^4^0z
zpAfq%BZFjHUxwa-YvFGS#_Q$s-s~*tf6i+i_PC`ccM5GTn5DOT_wje^WEx2YKoaE~
z>KD|{b0+F14%{axnqxi?6jLc8Bf~+T?&N7@6F7SG#j@TE#I%~%=tAFsG7OD#O$rO>
zaG+R=VY#<jo2w8DPhc^TvQxy+{mloF0jK5SDL=h7_n(azaZ*OurB&K;M7erHT6SUO
zb36Hhnw3u9?aAHmN_P2yN?)VL2|eixjYa6%lw>xZEhTN4VMDNYfuOQs>0KJbE-|A5
zp_0t$M+EC1iiG8%IPOEr2u#X#RFgAS6k^^v6QCx+*iV!lKI3TRB5ZA!)$PrB9oBf2
z-zFR;7M7bdMu`7?BUc}YgU_*m-70Z$-=a4(kv>P9Yb0x=V!G?5y6Q-uNf)kP`)>e5
z2^*0a=F;rb9o`p$t<t&<J1<_MMyA`8j&djr&t5b_othT|br=%wZs17Yv&wqUiqXAo
zCse#qS+An<=2@~L_bP@l6|eDGf(;F3%_Xk+j^bRl=uD7Bd{shzxj<SXpDWkX(we;y
zq4!(T_KxLQoJrsiTAWpu>B~=z_Ut?@iQ>-+e4hyNER=4SZmG;>SQ;4g8Vi+pkpnO4
z2Y78LuSkAE-sdQJ6fCBa6tJl{)URmRgZZr-mT9gkx6o>i75jb5Ot@TCE=TH+{CS#>
zWt7`fq7Qy_>e@L~wHXaIcYCa6RIkrhEpy|>Pn&rul*Y+V%OQi@L9OeUHRtZ^gx`nG
zxakyWh%(OD6U7<JO=>1=jznNNUU^`!lT+F64?gTzMDxmwV`OxE?Mx*fdOQu3kvKLw
zeMg{FgQf!eebS#cOliqhB>s(a0E<@;X;I2Qj)lY{u`4vcd2Z5GyLYC$``BO7*Q4-~
z!4Bg-(p?GFmwPiNp}$Su;n`?YuBCJDP3a1Yt;$Btk93JnwHMx<H7l+BTC-Aibidip
z*(yp+)hXF|_#64USTuXa=Z)Bgd0`%f%ER7`+Hu^^>Sm6)<>u_!qcqL7>9k9^J!=6C
zLdv1m`G2v~)^QAQpd7}|bco_<K?=x3*Wd5YHp9rV2$!KMV`^TnEl=5x<=go__T4OS
zGWbU&uDS6p4sfYJwj;J4%HpOoHJN``2rNT1h~{96p|cuTo$y}vxu)5o<dM7)w-XkN
zlWN^eTl12V7T8#}?=%~YmSGrez+Cbe;XVc21k>SC4h7Hk$i_rq+HZR=X$xbD$3mP}
zw5g?~h2t<_b3RP<%jJlln;?AQ&hQ(1uOs=@?><{@zYw?NTay4C;VBIyn11@;rUga~
zyv9sQs`S3(ZtLkI#Aa8LZRZCBMAH22O$k3jR%&Y5zuKMWF-*K|L9+$BWE#gBnKHbt
z*AA{VgxZ-K-kM@bufhMVM*pex<jCvFjrpZ%P++JwFlCYGBf?SY7s2u4!_N=Rp;-Sj
zN4e}p5ZTNpY@-q<OJw~=r9Ee1(%V*|H+RWPqH#7h_RPfh_Vf`s(?0ah%l-AVy>cQ)
z!E<eyjp?&~P?2;_D~PCG!ojH-iP#EJC*G*7B_ReinT-D=%R9<i^`X_Y=s$w1kSY|4
zDdx1`RJjSN61Ihwt^&2qd_fDj(OCa#wm(fGe76=*pG%Cp+0qrq1mX$r+E9P^t0WRg
zj`WPK@y1}7YV0#bejNFDYP|hu1T1!td->W(!m|{kAx9RSmx8k~rK_nD6h{Q8Nv|sR
zgTdG}zkAV>%uai!#R5GL;g%Jxs>qKHlX6>Ys$cG;`u}S5IC=SSygE>+ZoIVYmRFw9
zTCTUW%z_-Y9}N=f`YjtK)>+yh!ZkHH;M@iNW8L3(*o@VbjB`EI*{mJ@N5u)bOSI0=
z^af(rE>}b2=*hYmGO!t9hf&knU}EX6bU)3*+1GU`ADJ|M&{qq#^X@JR6x!?dIuuFX
z7>s86wRQe*Z3UL<WK<vDv>5!C`jwSA8@0U<!>5;6!^Zf2+6>J1;aM`DCI?x0L*gG*
zQWWCHZ`^g5Da)>gFad}HzP{um9KDw7*PEJ(l#=t~G&*kj^{rVX_b2*zY77TH5|ojP
zb(l33iP(s-)=$8HU%Nwc!5w7*Zo>hD6BCZ8g>=&N2)4WxFQt8APn0XR>@#f!XMJ{-
z$|ehiD=v1Q{h0l<+sF7psKW-$bSSWL-!^^J<H5wT4~tbphO4yh&3ZZfmWXKGkc7Te
zp52ivpFfZ;acCX|i@Gg#u2(4ln#f(Jca2aU`(+&fojqeASlf5QE<PZ9qL+6p+va=+
znAay|9v#aJ^+gQR^r^nE6)GK;I<DvQJ<Pb*<_nmbUS2-Uq6qSyBLG?{IEDVEdltvA
zr^))WrJ7<r_^ioJ)*&?6m8~Z`F|ZCDXkpYesXG<>y4KGGDw=M#YIaC-OAEok5uOK>
zq^1hOyH(?JTe88t20y74r&ocmpdsC#MsnDZ&-}XEC{DwhuoN}ti^e*8>AV<7x7naZ
z+x4dtk_Qrot@md$Dn7Sj1vf<wA4cPWuO5H_C;*qgnpz(qOR(3O!TTT8ZRuapC9maT
z?tsGs*qM^BnXTzSxs%XCp;k~d|MHD@mAOhr^%p4E?TsFw`p}C;_k|M&6HeeDx|UBt
zke09?^jSLzYzcLy&a85*5794r1g&nFMu`y?RWoJykXPGg#y{GSCphhD7e96_-VcSQ
zC;6)FO>s3z8A_}g!?+C&d<1`0ol25U&Q&2Iqyi17Pb1l+Z4Pcski~5$HJakrZ$K;;
zyM%~q*-ZyB2R!#4g|3<!qJ4kd`IK@FG$NqheINxRjeTsS{II$?jenB4ai6;4e_lOg
zm^WJ)a??*O7AtVmCXUw;b2Dz)vN#6o)II<2@>$$Q1%f?R-hjBgnXh@9Y(z}4AcYCE
z)fjI~I0JkTEKP^$Oiaj&>SAtEN}V$}YYoNw<w)93>bFZ!%$8oJ?BgwovwDN7!YQ;@
zg3K5wK->lPP(O*=zyr0J(35*bt(?>fl*NAqa&8L0wU}u8#<O2=(+d36_o06^XtvfQ
z&7tRsYOScALau*Mdxp#ShuOpLY7(z;e0;%6t_1LkOubz*b@Ct_*ipK#QeYpz?r52@
zr8qwCBJ~%lEaM;%Sq<oE`o=Xz3oW@eKqYc*=B0#!Cz4nmY_O@MQI1H}csrtEk#g5w
zRXcasPqOKK+jFWxMsB?u8s_?3?B-TnUxdP^4=$A_1Iv%MvWgWaTS|OOoC=SBU3ooE
zU=KE>rCC$<;8#|+*~tx#RBl?;eq^a?5<dD#u>4^e{Mt#_mmh&t(B59Z9;qRQ#y7HA
zOf<{$zcy=(A^)h(|0C<C<Bo>nczojVr<iBGGhzL_NSI1Y$Li`biGl)X&!bX<ZnKaN
zPkp|bhb`qg$v?gIT)c{V9@2>uo22yl6603JOVTZ42#R%ep`Ir&Ox)!5p4Mo2735=D
zaGH5Qw205%@(xk+Q2$)ZYn?V$4m@E(bROPSW2*M9XkY9SNoxA7$vlu*y9z#54;h&V
z(8yt18My{78OwW;%-#Iod`1vf{Nb&efYL&zhYP>sl8bW5*GQ|x;B#b@>7aAMnkES<
zolc|~E`N|bz4@4OU{jhr2pJk8M8E0O-<hm{+oae(!%^8;aH)+8XPsM=19+LhkGA>d
ztx{0falt?W;#T5V;yeOwfvbj{sewDByvALg+fl=I1F#^!7CP0&MhRzTQtoHoCGIen
z5Av72)gbL*`86niO@(m#->=rgnjTC^>-=z8ioZgWP!0hsv|KW;l6eWj&<vGMtX@$-
zEm;>WugR{3mmo<=`yamO?^|rDnYG*3k(gxF4Ny)f$_2V!!DrbPZ9N=9iWDvGnL+iS
zc5nM+kk&yNdkqB-+J}@wMxJe_hk1_4L1Whyvk6BsqaM?oYTKI6>Ybq8fyq3bK}z9U
zdj6#kAC3ssPtJV@nWxp$jH4GXewH-L;_t5j?zEs^1>dCSHe~(wJ-#K8C9fyQAsgkK
zu+Bs&egRjV$Ql$SZMtq3W}zE#{nR2|%GwYC^IOCg7KP6`=rgQH+Q_WfJKC;LFr6*v
zSH@YzX+)RED3G6g?czNgShN3+il)m?aj1f0;2uPo1bROyUCEC~`B6hufDsw)FNUfv
zM`ya4%>Sk{1{e~4pSD7=2DQAVhtWnpudeCxFg276s|cCQ8nu7|;ZMvqODx(AszPbG
zg{%r}ZSB=$;#CBKeZ~qM?UlysT=$>z`+icfftlo{4eLQw*jIUorFW_~x#s`8*x@>{
zRr(R#16j<nf4BHq=Ru}qtm$t{tLmCvCBrVR`45}QUEGFG9WaU280<b|?_4z&RdMYf
zm3wr5v?D1R)a)&AALGJNv?fAyM5QQH1=I>2T~5s%!d2gsJay)p9Y6b|-a%WP9?%vk
z20uz?oxSLQ>j-If07n(GaJIa-+H~f>!S&+`MZq^EGn2Tu$CP;WA_oOb&x67H6FPk)
zU;w@s9vwz-by`$26B(w9OXkFuwKTUHyH+n7;QGb?JSAMLmVcC!Nbi-d?oT%!=vLHq
z&5E?U^X$@ztVPP);62yOzT_d%)R2t`J4kgMit<wsgI{L?U;Y{9T;y<)m@O2Uy-%1g
zms$vOd@<Yd>q7roo>@m{zXDLmKq*<QSTCRxm(2v48GG<9`9{H$`y8dUc5+_Nb3e~!
z@>#dln+ynI>*t2&3wCavbJshGO&Z!k5UfGuh8>&IPuy08f-L58yW`Ei4$zE-1D7f*
zcG0J&{_GD38Tsx&KbkOw5A*h##Q^N+llFlHx%?h@*W7m66!y@`LXfw+hjrP&KgV8Q
zD1#`KA;YcK{Us0dCNr&H|MN5t<^H(>XQH(FS#b<xej?3?jQ0R5Q9ZdCUy-tChe?KZ
z5C)1Gz1ImjtKgCm6<&q_<2j8nC>M)o`b6Ih`X_$>K;Mg13Ep~|v)JV}Uv?N;;?u9d
z&!!g{&_&HiaOi4YZAY?lEZvFt??+R+hG3Yd?z@8`A~0Dkq%n3Zu6+xW^aA7eejcv7
z*-Go3pxry~5@Uyax&SjQn(&jc8*>+58v{wf#~;PpG7NRHQiLz{pjh@7KIVf{A8HM4
z(=#8#M8))Is{->9-=jeia=#*?0r0?uFvIj=lmOP*9Pa!H{7I``*HDJ!G``pYv-o3u
zdDD7>-<9GmJqaP6BO`e9N~)JYvG<7@y;Zy=ueaJi65ZJB3|y}VcqbqGsFr+b&aXxf
zYjMgN_o!6-L_Yb?mWxr#AqZ2hc{dw^A!h%hx^W5$2D@%XWW&|N{JXK`c^iIKL+9h7
zvx?u~2JW=^g@WxiiG{}>N-2gY3BNnmry=kA40GZ?7v2mi75MLZ#;M3$bIc_Z?Z;j{
z7G0&e#>4`{*guM&BF*iN{!vN)X!+Z>`twqdI}Kbq&2k^3F8R!BdNt@zsf)FBXT?An
zdTSwc=5#%NSs!Uicm2h9x8xP|xXtZY)lfC-ddyo0uXHRQ$>%GtgWcn%2UR&CN>iM#
za;EnqTTNT@?SYS?ak{rHs6M2L{(t+lFyY_15GL^VM^-2@W&#-Iy}|!gj^V#o2^b+)
zz8(2BYdWG%MKXd}FVHj|^6bh^e5mRr#b#o=uvm%#w~dDFBV<qX2iYn}R+l%kwh9gM
z24i_-|GFl>*$sE^t{1uTw#`!QWfbOwQWsL6P`oV&S~4vmAR#P9dWRBcn214Ha}Xwd
z)b2@X7z3X47Hb9ZvbyD5&fc;aye@4+%(&d8SmP7lkW|m@mTeY3WRDKe5u^^ZPaYIK
zn)fBsK}o^(Wg?L-ZXMr1#g<6>dw&h;bt1r8#m6t=a-2z$z{DdpMZzcK8h^r53|Xt1
z6n$Dn8u3$T!}IIKxY|Ug!dVFTze4bN>Ga3j_~;9hr;XjBSjU`uNmMa4&dC|aeBmyp
zta~pWga*z&Q|1i=;p0NgA*bzIAx4FNa*MoH{=!Y}n@th8Zs9JVd|?ic%KXCs?)D5!
zem8?5=G$g@0}}=Je@?%OWsOB$(ky83jh;J^vhn=5MY1~HnPHV=`q_@X?1R%gR|NA2
zV-0Njc7&b1W1`W-;eFc*(^Sk<b~G)~^ktEX+&aJf@-65|3)yj#A^gHsVf=YlZ|}Uv
zfDf2oINaTg<9dq;S}|0q$&`-7WJLrF`RR|K$^T(~9RL^y!33}e6RS5z)N>=n*Tcrp
zj<@flQ-vfOw*V@-6CcHICY*u@ztV{ngFLSgZMiGnz7y^CW6)K(0G_{Sg8<eesXOLQ
zI@_uc=otIoLZhP1k4xpU?3t(-Z?3d|R6htH-KWq)wo~s#KcRv(Si!RAE_aP0-RsY|
zk0f8kkM)MdmenP(iw^Z6zd^8wB`GQB`YGW27KO_gc4qiT<@%2b>q)VN2heA;?X9zg
zPN*|LY(ZglAVn2aGcN8LD9XLb&ZL5`$PQH-77-F~Bd11}r%cBjEVX7+sF$OWaZv=Z
z-!x6p>?};*KxABACumd>qfu5GoTh9L-^G&Q=7#D4X~Jba-jC_C0B4r*Js=}V|EZr0
z(n4X4y}gi4b$MNC;rG^OA%Z5sG$1}4z<hay96*q+ZSYp1o+CREOw&7=m_hb8YAH`<
zHZKikQXIa5@gUqFxLxaE+k$Vir@|l683&zhoqO%Qtuu#g8;Zjhai{@$q9STKUBx;x
zv^C{Y=p(V_RVB%FP$eMIqyvA!WHKMx%6Q-;J?{c)mDj1H4257E916!euKb&Slcmz?
zofq4tgZUVFl_r9oB6~MK63@Q&w&k~tO-K%nUjI0UG|*wueYRcTD-|hjULmwERFBd>
zE|*B@Adm9qdMJtEZ$D6a*T<5*;QhRRWty2-VPEU0jIP^THET6c$$?3_H)k@jk`O}_
zH8RdSfQvFBa;kED4-$|d$#29+;EqzmYM4O}jc^Dy@Z!lRmYyf^vpv>Zajc1?V^;X>
zORl%VnRojw<Cm7C^-(7tLL4d}-I=lLD6u$fG(lue13<PUMj!)N%2YNDVc94SCl$i4
zlwpq3qphP^HH$F*d28Oy$6XQ<ss4|2-RRfO&;7v5c*fLd!YR@;Yh90I8%gsTsOGu(
zo#f(2^xr`iA7-C=5mw7EDbjZad>90uCdXJsANpfV;pIzBA7H~0fo`qSrWusD0j6Qo
zL~Lx?i(<q}jXORXcL*3{KSg_c4dKP@{`fWNj5NZZUjXpWx;cXL)UJ-|W*ZHBnj6cM
zOP`4D8Gb0K#X$-YpA35IfZ)xaOL9PUJMzhiNjeO))VX}98=K0FPpDU#^6ug`A!O7-
ztB)XBZ{6QMadM5HtQC(8;~T^8Snn4N_mNs-^h)RR7gT~X9K~nSw~NGQN1dx;uf)#u
zsXZWj4v-KxS_!olMA%4~&k#0qWJT5<>s5S_lH4qL<mu?=TDUeuH>S8s3cuXos{Q(3
zTd2Fn!8uQJR_X_cAt556>---T7ettlomtsVioj1=PxxHeNg3(P{SIJ5o#onL<A!uN
z%J4qTdh<ShEV)|?g|;4UAf}xFq-G|7A3?FL0$4u~tTV|hxQdiEaQHc%=9OHgJ#IY(
zqUDayR9Ls~neFT(vaeOLO$M<aEE$#TQfv+Se*vNrzw=H*i3=28dV(es*)QP3Hxh)D
zfINl4c=X;~S2*QRM93+&+3C<$g91+LpkCp17t8b++r6Y|I%}~ZkK47{84|AI&t0;H
z%vuk3pL?InTi;STnaj9ntUA0?Dk7?@Qaafk9_SurTO%u7Z`g19bkG8&#(1xp$<vu%
z_gN;rgNW#S?x}ZGty%q$te=ICiN|GpQbJ$DrljhdEB>!+vmWODH?}u8V$~xUZo(-j
z<VkIlm-DGoTty(IRbK94z;${^!uIpnJvziTH}7L}-tu8U6xo85e(p-vA{^{tS1LL&
zFGG!)hKo;jiv<dz3CTZCh9x4T$}Vd?Yh$v8#70(^L8r3qbUvxY5vjQVg{?%I;|98`
ze+PQs;beX_y(enS{b}Bxj}#R7*{H1O-k|wpcyR=6HRMjp2<ZsP0xYfF3hvxF<TE#R
zlu+#GZ;GAlS^{~(&ehU#M(Chp%ipIwSZ_T3ayNa5{Rx~tGBqPN=+-w9{WJC{^mi&M
z8dBT*ORC>$JY)k>*tr*Y4$pyT*;5HP^xL>uH6wRR{-9=n1dOZET*56_>-DC(&P&}B
z6NdiCfeuY?bvpUFZzBC$VQT8<-VmWK^!sk2RR_MLaCRv)fEhwzN)u)LG(Q)W3#IF-
zY>kw4U6c(IkZOzKXsw&wk8S5BY!x5SppovZU$>OpY|<iE?H*dR8eO67DBuas7eiI|
zZt@G82gMsXfpmp_W=nTR>qv*LMVQ!1sT^-rTJu}wyE=WyR;{Jxz~&~pOZnzoXpHoX
zSz!Yo3&txce<8QWjWux?tbP&J5~98)_^SM|n%ib6ALGK7GmWN~X39GM2Tb;>b;q<#
z<oeQ4ot@8_^{Mev$D)+(c0oNBB`uvB&3o=~()?XU2pYGj!+o%C-katu8-#P@aywM*
zCV!>cN}kS#-L*|-^qEF&JnZ$j-@^0&xiIu%x9iZ$Dn043vYw2?%sLJPT|AvR4P44{
zE_M-h4JKPkdayQc(*6>jHu098&Nb5aXrfHzZ+nJk1UL7vlp%A*s5Z_v#lc@tDwvb8
z^B^#A<7YE*Za5Y&8!PFh(u&e#+qc5P*SIj9lM2g2noNrlyrOJRiPotBWc{nludbV|
z=!4w7!X#da+PrXv$GxA_yU^+ISGsfEX|#TG0GB~f`mCNAD-}Bnpox2a#7uT34j_n%
zxSf%hkkR78$^em6;4jTvkVgY(k$y)Fv{Lc-fg#%2xQx0fe0SPMGUsply+Ub<cn^{K
z>Qb-+ZhBN(tW6TrE)5>HiRvg_$u)!rvBrnGhOfAYjvFtHNm1e)h_b+PP~KA{O4(B!
zrDsv-X~AO15^pf^&4_`!XR&ZL{{z0IIK4xI`l2<?EiO~wJ^}V)0nhYG(M}PiPYQ8q
zr1aC^?7?O~fp<)=Q(jBSe-oI(;xD&q<_=q=9=Uw)m1(oIH8Y~W6pmf2po#P9XToz-
zQbH=qS^H<nx|_@C7r{UA;KTRHm$<E^NEI$OunR5DAn}2k*k`8VOE|){|K2FF;#!NG
zA5a(b3qZd_sU}dHLv{hLJI^nGRw+YAb&s$*M(*`U>SMuS8x)2mB`DWGp0Gn^uR`)L
zHlNFoszwwGulj`yo-D2GMx@!uw=Kx?s`7r;qaDxvZyYLoLtZctX@;la*p95R&cu2D
z615uK>P_<Q?2u1B1&`+>?pPOA*Y}!dI5fzMB2C<V`m=ss#raZb_y=kRdi~x?Uy)bz
z3Z8sAV60&+g_@LUfb~8k*&5EzWo);4lyp!0O(1?1V5A&5!>MJhPBg%-2l4V}cjo=x
z?z9DeyPx`f7J|xstG99@m+y7dBNYPSbWrY4rq^upi|^!S!4hU>uDqQ^)ePE`(0tU@
zk8a0r>Lou@JKX&{h9#-TK1X0$vtN-d@Vu)0H!jbg_0OnD#o;NVyC$pSv7oyB)aoUZ
zZiN?%67|)+{a$y(=-VTSO~HMn(<FQzP1@ZBvSOVvJ*P@B{E;A%8&<sc7*;6Olf!OU
z-S(v^!@5yy=PyO+u*;NmsHCA$2~MnK7d<&KnN;N3&kb+){yEWmUJxZO?t+o25X!H*
zWuRfCRf8@dW5cn3jy2mT+YW>PNPcU41etB~G?ipQziF~S1_|$^_<8nT*9S#3kyU03
zS6gl<iZ_nG8l-CBy~BPdHrO$4P%h4&L6I`vNcjxp@;3Dh5pLL5d9mcU2YaC)TEtQ0
z>}@6mr!Zf}?+=ylSRaj&Sxd|bNz;h~4{H-#x)ThtQ3CXeEX!9pq}(<5cLPZYldkb|
z-CYdiTm>rRU8)wY%i=hs9+_t5_pQ+Me^i->o1y(y<A;8~88oekJINcLx*z5iakO6Z
zCK~vG89Duia(Mk&_47u5|G7zOMnP`9^$1n+xu5K#4|p{ufq`1zN*y+3vMRSs%J7^_
zUKBU;>lw#%+J&3^qZ%Wd;ZklAYwQcHrcWZ>Ek7!K{h35NGdxqpGvDCRld2LvY-@lr
z5Zd%;ZOODh;XHM_csrnSIicB}GQ_Vr>_kswN`wEm-boG1)}RPY1g~_<dFw&W0Y2jW
zchW@--`;I@F1#>GFVl$89&(lM`@$Bi`lvc81zGW0gED?j>OU6)`wSzl$x|X%70-4k
zz*)NHa?uRQ$bdkT1h>WQQOY;%yg@suom06l#RHAh6{n74-Edn@O2Tj<bH@+%KO%?1
z#1|A>1SM$U7l0WeO@ves-caTn0|JEgmo<c}GTaddEd95!dw>&zh)IQIt{)?veMvOv
zNMupKfEB$qwq&J^W7?@WOsyf?6EGvdZ`jdIrr}mjQv2GU)0ZUm1~8)!;3il{oA8%7
zvYr*{C}K+(_!M0U?QZl_ho!W(1T?qYIA_p$(!FKj_HJ{cLoI;YHK^z7X%-v9ThFkb
zgxgzOn;^WU9T)9Msh5i&z{N@_VvM8FK%RZ_KJ+@KqHGJS!8(K!b>qr#^u1x6^5x_7
zpB|OBVD#{d1(h&yyfDzucyXt+v|eu#>QnXSevBP&beYVWaPq0d#FC#pT?Nd3`5%?r
zGBoKsakbMNZ?si>hFvy2_CrMS6@A!31kv}5EQXcIU=5_!p4r|DW0fdXz&QNWhO^#4
zN4QdD^|BLbkQJ<uXC&A2hhDLaq~49A*J~n}UqCw4fH+*>Hle$8*3NEe3ez@%cPDPZ
z4Gtw2v=7YTFC9^H6W5Th4~W8ujSo&TXt*D-2zkczvNN0WoA-cZH!Q)n1XXzYbngoJ
z;Rk!9<cH0tIftF$UFS^ST70Q7SmBdu8-vU;M3HCdi(Rwwdo9jpW|mdDR*)I!)bH>4
z#akIGexi-5Rc9}hB-IV`clCJ<tP6lXKU_u6^-WhDh-r{1TGN8@MdQYPQ*3JnpuGz=
z(i}HT^OQ6~qy=6fb^m#?sAfSJSUY$OpJ^>0Y|hX|?f*nOTIkIEEFQnn18aLDINna-
zUEmp}`DE{lO!yU|D8w-O!pLS8N=n56Zh>{4_H-(oNEf+oWSXd3>wW6XBD$p+6oQ|c
z6lp(p%V6HvdWE^j?OF!1l28+t?daeAw9AecB^o^7Tt`{!`RakP07{D0{{Hc<2Y!o1
zTBPTV{Uu?1F`n&?UVxNF76}ntSk6o|(o=XW$M1Pv0g$P&Qy^IO`C{$>jWD{zPVF`o
zGLMe4)W7`vLR7nqhb2=9zrZstn{lTgQt#Q`T9^Y={${<Z1b{brLI(0AB&zjltqS-@
zI1hZss&m!Ag>P3`j{*(3bEB#cX(4SXYQ+W=WlxN(SHY_3sZ$Gzk|5=s7Ib0`4~04x
z<kvaCfT5?Pa3wxFXki8Y!)3Z%kM5<=IX%bQzLs|+X!klbms&r^@k3~cADq(%n6r_b
z2!KE2!KF0e$EE1(@75o@2>QLkawdWv?8AQdBZ`4z`hH13NNwJ`>iLAFhVdqX=4MiD
zW+9LR6h0uUA<FY)fQca2=e8KtbqrgoKrT|LcRqBwemurn-FR=<c&JF+vJ|m$$ulpK
zjROuV!V;{|neQn0ZWOO>@27I3`lc353g@v5`t!YWO0dKdUD^KWlVx5=b(*w{&Z|PB
z5%d(eLiJ0arPs!ZT1}{D`s9PoRX*bY&v(xWMDtq1z)D8DuDez<wH!N!QmWln0Xfs6
zICzoD$jtDI_8*JvRY?;>SxW+8dx9umvtXE02D;p5t6teR(6tP=G5~gxCC-H*H)i1C
z2wF+`<@sU^o}p;iPr@<5z9V~hfSqWS4c)a1<;ltkVPUwUfW6IuG2{ADxc2iWcU*+n
zwOv!%%dfGtlrRw{T5!s61((J>@Tf7tsXuH}Glh~hr-!I@-V@*^Qe!Iats^5(<uLL$
zo6tW)KgOS(*&O0Rwb9jH5`XJvE`g+F94e;;Tu)Z_zzE#xBQj+5YQAofe;1Grj*VXS
zIg~y<1+wXT^^NPY>iRGYl+}HkvYTuLZW=%zoQtH!`BkKq(_A#G+4~Suke7^$YMia3
zIH8h}Sb2)F`y-Y^v7C0+5EP}6f@6sbJ~sAsP4)Zn!)l3=ocOL~Gig!pZvh_2VqN(T
zWBE|N4&5rLaPQOix+*o@N@?$t>Q&kTSCiROe}?@kpYh9%4R~@HgyEJBgJEaA-he=S
zetqvKlc)(1N}FnxBx2bsRxf2a*RI*blpM=Q&_~h*aC@t8y#G<b4Do3KpI9nJ1b%63
zJfI8U|8C_HUeKNWqp{6o+uT0rhr0H}NO)01unxmo@#16v;7z(LrItg#;|ZJvtjhN!
zjCp<aMf=MHJT19(X$lWG4<$b%tThr8@g{j8pvHq-(118$CmX`<8c=`06Z_VMXgsXg
zH#_6oBK2G14=kR}D|A8vJW0-VsAhY+4hC40Wl597(bKncVI}<xa7`TW_1Stx=+P}o
zXeDEgbQd5c^Sg>w=4PU8XIZpqM_>26BwV?6-!5~qV6`{PmOT{pNwzR*+qOm(P&|4o
za|kb(*7_<-yrc;cZB-yCCt`q-#$>n0o0WtIrGa*RBo*kc6skGVu_YHW7RuwGKdO7h
z78}z7o2M4gx%Fa(W>NJTDGQne3*hqRXXg%+gb2b3%8oM?=t6q8G0nUe2u{~E3PXq5
z%9lv#=)vO8><caPo)$mq?~7mLSo1qvC=2}Cx^tjSIa>u}iFt@%BbIEsC?8`#ytqyW
zzePwHG6x5k#7}FX)g(3!LyU;j3#&h@JGvIOJMa>dyhd5u8<AG0Z$NLLa9_7~*-#3Q
z=@putaVj7%d&v)ZL}Z`Nfaug8P|AX8S?~I)Z@NB}yBvSc94}j|M?Buxe@k9y6^0GK
zB0XhBg8XNzA6LUpHZ(ZMk9v#FmF4O>!rY{vFx2nW7`%9KFAeu!Y5Ne@oA)mVOXIKX
z9c?JprUr6RCr>EFhKk}rbB*TBzQPb)?>U&zfp(MBO}!@9+k1m@y}qkQ{(RPqfu}D2
zE10V%d6T?5peFf2p$~p}%{jCuiOuB&m+p<5=ax1dNoD^kxOlDU#eeOzjxvy}$PnN~
zABFk>hXLMMstj6a19N+^>lSJjdfL<e=o>cf*LK90kZw$!LSoD!yjeG=1!?vfmAN&l
z07?JrHW=jdA5btlzXuVTrO=a7SB*J8AN!O8=8r^(&p+lp8@ODL?l&L5L^CKvPzJmm
z{d%x+x*93Ld;Vsh0C0hOZS!4Xq1|&`6J@Lt{8kd@q{C*(7F34|t6}@@ABG6t{%TGJ
zp<wmN%B(#e;b(zOpGi5xFB&n!a3@BvN=|*`kip2w#9E$N?3vwud7~@lR4FRdE5@1K
zl-=;Dq5Qr1yhQbHU83jha4X_$g#e`q;-o~4BA*bNvlHY2RCeIJk)mQec9eL-nOV1X
z#m?)r5XPyEjk$q7#1-F%Cw4eCJhFVLC&`1j0STfg>sLtqbw+pw=@WC(mBw#Kk+jf~
z3w1ffYn9ck_YnD@pjuLqY2l(Dd-KotUA<{BDsDYj*CLU+CkzW`6j77<HpLs{h#5pM
zlVBq%z{F043Or+`G_+-P)DIL868HX_{HG)jwsG4JZq6OZz}boKx9%N(mqtw6LDWcb
z(ILdEM}`+Q12<*CMP?+J*Ck-#7t`yH2jyaOkO+Lg^YDXZkoj)$=eAea<FlU_EyP?d
z)>xand3yi`D^RQJtFlk;&#%l6%n$M9@f+ooq>kGE;3wAmEK}E@ZmefX7s8+zdiWhv
zj||-(*@hThl%;PQ?N>Nf>f}gtjhQ@K*%Z^QKT%e#ca$<agPqfnHb*p>;YOb71KEUo
z(?bJy2)fg0_vT}{!Ggm)QkV5LDQ!lNi|hx`O@7dGsmaySB9$jC0-}J)<Ok;O&PBYO
zS$_ku5~mq+147(t?i<afR+Ma;D&2arW&*NXgIOga+p}X94h+WhQCAX$QT0%+uo7b{
z-U~g>?he^DTTgv{Q!<+f>P)_{02lWv2)obI-Hc<R_6}Jgb?;~eFzsQRhs{XdX#Db%
z&f?R{AEP0`MMblz<+qd3tAc-_-*|uj?R@)K#t<1PZ21h*mPAhpbEOVSRyueiG5^`)
z8(ia>4AKLx`Em$<LN6z(U5rGf4~fp7=Cm5hS_(B73zb%ya~kMbXX5`hy1#{(NL)#u
z=z#k{6zJH+PfA+F|54d**Ssej7v~H9*o<|brp<Khoa@jC?j@uo9YXETD;UB4->@I-
zwIV~HdshFbJTk^!riRFgN^JsVg@T&Wcnsc|8N5lrAv!CNlt~%u<UcCf#i3<AOy@c$
ziRmc^7LY9Gv)84rdC7XnI&Is=F^BDZs;iM17WzlAZ5YFh#j5Cc@t3I!4zKfd-t6L!
z)+-w1?At1@*i0eFSMg3NH+LOIp;T3uKETrOtZg^16AkH6Pt=|#TVusrQz@Z)(@Z3L
zEedS|Oi(kf-zzT4fM{+EDir&<XHA%6)I1=p9*BaW(EyiPr?)NA(znNL{r#HJ503v<
zjgPg-HEe$~<Wd1cJRUCQgK&I;N(-efBBF+}CJJWh{d0Da4!=+A<ZuOeZ~Q)H$R#GX
z;K?&j(Y~j_@fmaJ=5}L3M-e;C{VJw3gLMN5pazmN@@y@W`qR3@Ko`g-TKZjsJ+#kO
zp~5A?Pwk%VqoTVlPe-KshU+p@jU!?O2p8qK6`tr{%MACwno1sc)-2iYoqhm)2YJ5L
z^0{p$IcGR2gucEm+X2s*8ZKW`f6$|oonPm#b?uEQWJdsDxY#)t{vaU#rGX!^y&i?W
zIY@uIO_?{CNlC7jtFOJHJ@NiZ-d38iBUvTXUKo}$YXEe=i82YyaP=8*7ph{PTr#wW
zt$$BHsL^lqI;+W%n_Jee+r#jLp4j`IRAue2+3@2|Hj9DsR@&okX^$8(zv$^g*eIFe
zgYs~?O7EZpCje=Vcw#XBBFzhpM~>KCzq)p7MkvSr4xut_Rp>uK_f%$I%j}=h62I)m
z6*4Wn{<BHA>zivqbLHVnF4kK@%vyrn680?ZjlZc)w05!*J!f7TkP#YRrBzuHwnHuH
zCTmuGrFoetOW`oDp=KkhJ`-+dr8aPCdRIfZcV~B|q{+QRr*+mUs|tm&=w*-(prji>
zFacc4W>!p<XUfpzmzOd$*eIs}j0U)p*DX+(DTPUEt{A$phMT4O?|AsfZNJqliC-VE
ztG+*){Vdnqx?#zy?s=|8_jFj_gA^pa9OKE$EYAiE8!~819&QRItn&|4{S7IPqiwv7
z0SaSR^!?umjY}4DhDW4~XY`iYxVW=%TYJ0t(muXk%GDGu$b&mv1+1>EO)w=RkH*U`
zlEfj0jq;Px-U~_blwp{(NuoDYRpd|tFVWa&H`{FPtqvTggdqHodA{QEpGZs0t(|NK
zPr7nr^W4V^+>ifu%ocHf_owOEtbHEa6>H6a(z*^Ac%LvGtbCBOoQCS9MqU?kRT5mz
ziY|@I3@V#VE7Grl9nZyl`epC4GKlEC7O9o(Q1N6VD*TLx<a3He^mLQd1BBsY3@ew4
zgoU!a$2eEc;?#M$1L~aKo0-v(S3BNlU+c-BJr6z>qY6$4+KUgYUCCRa&)JWy)ug^$
z>4tGqz@cBus)3h2WK&YG;%Jdq4n*G{{p5CdvOMT5vFmBxONOW=K37Q$HTNeyOQGty
z4g+*KEGjlOrC=CXB#b(i7_-PMDy}zxRejpOhyuic5AXxcgsMRVO~fesNWpfxyI)H~
zuk9l%6{&=&#knol%tBlK;arBM+oIRPeF{mh&L6{)!ZfKIwew7I2rh7h$s#;eI44YO
z**3+pd}<AAT6}Xmo?qO)h|Mp}2JL=gS@>Xr0wtAm&ycSX*48OsJ`&}j+hy0ZfgH9X
z0=mh0{(GLR4tA*mTmFf8M@7%OVG-8^gCkQ=0sJIQqXb+A6JZnChc?=1q&o;NHu~l(
zMM>&d8%G*_Wd53Q`h9tI+CR6m`FllvK4>CN*7ZO!8)a4tdRFUXGPi9Ox~k9nv*1Tr
zbCX|qh4WJ2vwI(vp6Ghnu~T4Ihk$8XP~-g)D?g_LN0rj`!)$k4wg7nNRHT!rQNhu6
zyMjl}ta(r2&kM(idQvpS$&smMQ01J*+j4&ni0}NA>6pfSFGHp8h6VZW<?7M7QY|Vn
zG$3h!p45gzWN>Oo^yJxL!ailQ=n@9b&JSC{#D2oXLh9}}<GFzMPaySjxBNEVc1tZ-
zvtRJUqN7~*E0_^44owz^2X8xbsfDU_Wp8yPpKmZ_e-q?mNOF9UYRxSilr?%1;6R9r
zhqJ{Ikw&EDb9qw9rv3<n(a0r*Z~8~|y3Z1m@;g((nZajn0vO-i8g^(pT<nfPz718q
z!Vo_i<bL~}k#eiw_a4cOIBzi9JF|&k$qL@rw#ka$Tps?acmJjq>ZRQGH}mncMyoP=
z^Tw3Q>iv-}A*}bG@XM#fJYfA>59LDE#C9_0VjEa&@$19423F4&0ax?_p|tr$T~Mb_
z{$<KgQLL1~h&qMsJI%y&QL=)+tY47~1twA!Z(Rz3kxoTM1WXE!I1qozqn936U!^5^
zMw3XkJUt9MYI*lLc`?%d#~yd_B~I#{9YPtx4I&gy;6x6iab<!y`Y6B%#kfTlCe=_p
zU68m&?@Nvniy})NbxM+c4(^aiCygt#`G#s|IW>==eAlO?^ysB>S02nE`{<87VzvcI
z=UkZ-zdmet4dO<U4`}c%JQaB8Q^5*$wrnTzH&RwbJ$K$O3>IGMpX*F;1%dE%26Rn}
z$B%0sf8W7VZUIWB>-4ZOkW#f#;@A`Lx+%z3+SR4YX^KCnlR;z%K<^hu(^j}SV&{%|
z4bjIlG5hc|cCA&##6){uFC;YRQ`hHiCGV8Ijq#_`n5f?(!3$pOuCtV28qJ>(!wMo^
zN2V9>0O_XLof*U(T8nRQ8k?Ahu?1$5)0PBW)Q~i#YQjEG$3On6Z+L5GfoxLwEV|fm
zP-igH%2Rr<Rxh5L=)$FhdUB~p(f{chgM4tS8a9$m=KrWn=LEL@Q9X5Nt~~<24h$Th
za_xGkP4B-m1^#UHeB!r0neE`Tn<PRQ8Z{<46M;icw-AWlexiS4m5+e5kCz`=1zV7u
z{5*Nc=XLqqleDvFdsO+)+gTe;PjZ+uyL$jw;6}=8xV~^fd6}nN;c1lbJ=9iC@wJ!$
z>GuTeYP(?jyUm`Al$&cd*3!WWFv`D0uW^H{{c+*vdkjRxC+wQ-_)JVS)<K^OmW(%V
zLZjRSg7Us3vYb2_e@UNqX}rl-!`&^&n|xXzDxX@qw+IDK$#&)j<-%mGu|H2cRxYb>
zO`#u^e5JxGE&klzRIwDuOMmJo_cOP<#Mx2a0MMXGFa~DWwZ>B>M-68*$z*x_xzT#c
zr6RGs4Of`0GcVN=>S*)?V`X$;A8oLaO1)Lq{JrE(K`O(RgmjSeI%j-Wrig79D74ws
zWWfq`79(@KY225*O&5Kxs1@QVq5ZRM)jmMC{Kmb<E4X<92{J{X-^h1v1B@W}E?3qW
z)wF_qT&hSuLp<Nt<Q83f=SAA*5jf5^k2JTBl%O8>9=Dz}QAZxREGtV^8f@+Pi;EP9
zL?xIGiQs{7;~Ev)W+3Y4I%J)WIX}1Z=%Or<Zo+RQx3si?!FH}~O(96AV0BGD+!Z^3
zxI2M4>qrYDvhSo$h~f6o85_Ogvvr$>VSJ^n+~N)U57X1P^Ze|c^YHYjP*OIqR-Z}B
z<wT|H0$!<5tKBRf+<NmErPgjjm(x3DAbh)1(>Ru~&N-!A0DC^aJpLv6P*HXR5OnsN
zLQF}K9&kZa2qbsWHDi=z@=6?ZdM4!6N(j2&a6rnBf`a{{$}SvTIBLy3Mq??PsGt0w
zE35zS71sZcfA<8WepW<g10?7h!LlQ?`gJP&1VKzWWv$<2&^q%x;w9X>%1a7o$|5TL
z-&2zu@Rb)}DglEppQq*7HEu<*Go@+bor^UUV*&r2K;#Lx!v0RjL&S%lXW47FNrqn-
z93<?kT5ki%x9vB8ND2>-sK7i~wQptTfgq0R5hK#OCILtlSSIjSdb9V?GV%=ZS`aOF
zsOo_538}SN(hBhdxd<_)jn8^`x}H@KhUDXtHJPg4Kn^!dZ^od*Uxunmjf(I|Zws~@
z_GeLR4s!%eU!Toqr6d|X=b{QJRPEVYK5p$Cd-!y)fwfitz$TJHZM(QDa#_cxd6$+3
zcodtbcXZ}P$w!>nws3$EARhU0Ugpv@02|kdDU(IhhY~xvziutPAF!G!{MM&Y^PE=m
zhhNLD5@}M<)?K!DFUk>KK&FXin_Cs*<(G5D1i&||<7ddJmaJ6KyNdUkqgn@BDNt1>
z(ed44sJ$jNXfXt9>e&dYxO%DS)BZloe7Ttt0cK=b==JSJ(iZqdW_Pzk%iM*fBiLiv
z1l}JW*Qp<&`Hs&*|7O<Me}ZE$8(j7ux5984IHiO8nsinCXgBJ)E!rk`)j@^%h_>%$
z!C)ZGpN}{BwhTmOFmBciLk>qG!`*A>Q3K%!KPi2E#Q3OM5wp^96NZ6X8ewMYBV|$F
zpJ%s1WcsFuH2C<DGysuOO#RKoptadbx9lZwhZvFg`{>3xDOXAr7xC&>nYFnwz?rh;
zJG3s$h_{FS4Jgp=@5e81AXPE3iQQEl*H5}$eI7(!Lxs$<l_vCreow>wI{#BVTjsYm
z(=^RxJFAte<o>X;A;&PVh^0}!*Mq5R7W$fb)`~M-UXywB{lT>%eabUA@m=Sq*-8LQ
zOwX=CGnYGuh>fEv=TWVG(3U*bR%T_4@mKP*U_LIgqZ&r8@O~)=Yx!N=?ofV1U;Zwt
zK;@aB*nE(2qfT+~mK8=v@)M1<_=Ib6nZXOF&hkRpV~Y$CJ4^8?c)nN-I-(>)Fj`fj
zb6G>;0zM$(2-dVD7*gV#NeLSlUSR7{p8vH!hKyD)K{#;|&a_L;BqNjg(KHPHg(=Q{
zsb)Ux;+{H>>D@3oWxG&V@k7Z}k?%?CsMe*^&t&!Jby}~euaq2qb)v+R6!ZQIsK!;N
z_5F_!6Z=mUY~Cu3$VNkqqEDTZaf97xtuA|4DUL;I_>QhKU)-QutPps8WSu6?T_QWx
zNhHCESXPu3=flJRPPavOF3kLzv>^%NFEB~J3ShIoSoe=}i_^$6h}D}(`K=L(Rx=hI
z85iE+WOUp*oOdp-b1t!J2M#bLF=-BiAa^%Fq0_g)9!I0OWGh7fyh{gVFHT?XMC`!T
zfnv<mC)SvhC&l}K4rnK4#!)vY+gXDs!i~G|g{2U_F*O^eL%H$0&w@-@>}X9|)w#sR
zQ-uCeg*O;lS<gBOD42d$GEszPPPf@CxhzDOKl|8qmjh>*F>fit(_Wy2$$$U%qS*Q%
z8t@UoAiqvaYB(9x;Jm2l$~4t41SID`q)LVcu3l6lJP+2H!LXsH&a3+!BSC(`$<P-2
z^`8ShoSaeGb}NHyMHh2*LFbd_QU_-=uLo|Dcy=g><ZyyjO3hxtdo0QO?0DVc6WSy}
zt=MhxcpZC%`XKf2yK5NN1u@`3on+9ZpVM_rm?<L(IoOw+R7cr4Quq!ZBfX8Z?2K-d
zGF<cVGx;_s8M0hdhz+B9aISW^#Uc9j8F_tIm6DDzjtL83y+l>q>{>P7UGXl?EN_d5
z4wK04G!2pNh(b?F&s4zkbAN^>6so=w!qmUUXIOIvt^s*7ptK<qC-ehJB8J9&=`2Pp
zU-!H78aC>+v?d20txNyF4H4EThR`CK#LtWM=E{YR*{!ygW?hOYjfrNbX2z)8yk=!%
zEnS19F~|F{iKF0j#H2gz><<r1iGD-oCR3_z#t6n}&#pKQ&F+BA->oE5wYwXWibGDa
z3rz!@WPLO_u9CEWv~h&W1Q>V0XMQz1tsBlc>$T6xIU4S()9%<5bIa2p6rv_<gpuEL
z{i0@;<7_p#2Q(lOq&sW;bC;svzPX_j5_;WUgVW$cUvH6Z?@Wu_<ABgfm1)!D9W%s&
zgHLydJ*YUQV0Ga;$De^GCWP1DFCWAO0I^4#R;iRtMP{>bI%2dfu{A-SU(cBp>{5O{
zq9R@5S$z=k=PDE9UX-uOVWOXB<s(ibMQaW#^L;j32S++rdV-PW;DUo{s^y-?Z=h9t
z%`Upuyvf_H>d$<op-gytI{dG1^F*V@pyYmmx6H)dsIW~lt9nt3P>f)PE9hB%*rMUA
z$x&S5k;aw%;^yfQAQymbH;&n5mh6g?ij^p#<S9aENZ*Oh2X-}|pa;P=E650r#yZfa
ztRjZ~vbBoaGs)r6jh?|LibtNWD21<4D;tS+bhOw5;a&}%7>-J=tg|(0207jJl7!#I
zn_jmk`SUs&A*1G1)E6q!JH;#}|A)7;{A=?4-#?0qv`Du~w{!|B(gM=WL_`>Kbc|NI
zk#10G)Ihoh2&0j3lr$S9y-7_Nd;j)%{QigUjqS!ByLIilcAn?)I*#Yj)SEUm^p{>1
zsT}dtiC{yZ4E+sgzUabgp-v*tisJ~PO>nGM!dVDU2s9pUM)xY+C|)`7MKvVLM#uC~
zc0!ynYv~yHrDj-jcMx%^5G;++vzaGw+gd{|he8?c)YRLRl3?4dpTTIdSs6Q_`~l?R
z#Kkqsu|dh@_u-Fqm-kp5<L%|SOHj58chk{T4(%rN9I9&4RfgmW@1Pc0J{@~=Nos3-
zTIod@w!2JAiPrnU3-s?>ysc?^8Bje<pT~iwgT`5GGP6~t9zNyrhg(~_qvpB~GHl&N
z4nQ0yM8<?HBxQr|GD*Uh-JQfmPL&5qEJIs{c%$Z^vGn@waLfd30ydQ(Yvp@=Fq&<*
z@FY*L9(+X7rhW8|AGp%AFwcDSNYqP_%4S>O_ZCeqhv%RBm$>YquomXw6mplfXN_|z
z<QRWLtYQDV%Qg9h6F3mf0;jLt>&%WmE2e`;YhnyCnF<IJUD&XsWiv3%utC<^g_wj{
zlY_)Xn!VL4;s_kbmU-NTTBWz1mFYOsTeZ>oJ}cpqP{m|ZD86$%FSPSL?-fNoU(Lw$
zNS~&aj<6!>0=ib*SB3c7#pmd@czP#E0HbTGg}ji7n|yv-C_!01c_HQIviaB@l&!fA
z6^B=CR+f07D4)E=BDyL_)!wxrEg`$VTGO-nn^Vh7P>;IFtdrHZR>_sdk;ZgS4$puG
zIhdEaRs((8qUMhpI@8+U<uDSHS7FtYp=`i5YifMsnkC)}XXONu*?XU5nE;u21?sXX
zZ<gToqO>w9kA748U7PBY2EWbGsy?H!R+dJxtbkAQ%j$3lUtIsD3jL5)AU?G77hI2c
zAZH1k<$5x!29n2#ppxX#u(mi~eX`d?%PB3(lI3q)N`Dbs>n~X%<qh!5cfxqeazR{X
zJVy+!!mGED<u@}3{T$}bH-`GiDSTdocD6IlqFwCtDP+r>e`5CUPrKKQfzHsr#j<^j
z)<Z|<Xv7=D3?j(Vk<-k)6lM_dweni2+M>#(Ma1eLbYU9TMWCeL?2TjdAL#vLe+vUh
zI!~dr#C0MGtY2q*DJN9t!RDs}OiCKCqu&kh)84n)6qY?0H1X6}O(dv6DyGnD5wOr%
z04d%MOKXCCRm6@9fT>qMTdS$E`{TXO#f=3-^0jrhCEp|ryo=x8ewT^1V$el=8L;@1
zjc4GtYQi!PNc<kRX~9(q3?=BR8~a5JXDb;*luU${5=RNFP3d|>-d&lcm5##`6<Ye=
zFZ^JsUh+rvUqV$#X^)7>Ala|UA0mDbR5N*aW!$j1gddH(;5kca>RQD+l4RkY*GI1z
z1tIPhVpkOpy|QUPWJ1j?bv*{g>8Y$EKkO=8yEK<IyB*Z5;8nAvU<PW?94-2|M91Q7
zpT`CYxdt)ct6~y&@3QDE>dFC}wdS}B{v)}qVz}8$x?jZCiQ$gHKi*W%Ioo@Sr5=vO
zhpI4F0JCVpp|w@2-_QW^z00F87g_cfplYq^JtT+L7WvNS5B=DMC{)5wD0SZDo2Fk=
zv3PpSxUHUffQ0*#)?Q3q#>1WWZBg&krL9Jrn^RAyIYwaYS%#URVr#BS(cM((K+GO;
z6wIUN4!zyb8MmdpmHgoLhJ%Nf=F@=sX|)G?*mc)1(&NLoGrL)*8^ws?mXJzt{zP~`
zy071%U~;-OjgJ1fL{Eg}^J>b5Aj&ZcZLN@_%kg_x7!o@qm!Hf<x3%kLaJ-Lo6VY%E
zDkjpEYPMQj#-z6U2MscovqdtkmR#j@1VDCn(5}{O!q?u7qP(FtRPS%ciyf?1jIYq4
zY!Iu;3!+RM`HK8VJo`s1W`+0bJt?8bpO>D7?mcp=-(4b?sCVPq+1WdGbK?zg?kEUo
z8W)k2;B8bCKio>Q%1JZOssE#Q!P1mBMIgVt1|eiSci&)=j$t6aO8!*`I4&R-oxA#p
z{@drs&&=<#pIbVU{yS|Dtm!VOeD%T0;wwkdJwuZB8}I!NhOZXSoXT~ZAr(zfGGqKR
zGLtNo$-L1&<y;@~J(2s*776wtk3r_;1lTW=Y~kP+YQ&FC0=nN97G<|&%jPfIofC+S
zFdKPAthgj>7lHg5ZFp}_$ry4#G*aOf!9g3OmALCSxDfx1xWmJqb*5g_34_%id%lk5
z-WhQ>4jZc^wZqE?t1IdvwKk>c<+xuc+LX{+*tWy<%FuZo^a&eiDdva{^I>@7ByIss
zC?u*h)DU&c23-Eejh=POtcq9#F;@ubT?*WdIdXd&GeDC!(I3n8EAh6sSU?+|o(EC%
z2y20-Uq=57Wx^GI!;5C?;YLAdYW1NWKCF9+3T^3L9#?S*&pu^99bOe{7;%2^K0}8+
zwqkBUKVvw5+-j`fWZ(UFKFVT9BEFYHl)x9P^*;-~9gcfrAulY3n3(S21p&C>`gI_s
zFHDzyokUGPj4YU#nnUO7GqLyvQLCQA{X<Y)tP&rO=z=9xrY9GOlb=jaJIFSN9hynX
ztg+pxo$5pqU<|RE{<-?m{C47FLy4c|<1Z8H&7mzdF=Z<U$S9XtD4)3FzL%2ZM7z!B
zrxeL9r>_wrKWtbzY=xcHrtapN6|5<XC2m@`HA3}gpvKTH1LGJTbC;VZ7`3Eeqic1-
z1ldsMah&+)YRE!gn_uhFJ(#0=DNb)dDZ2if_QjH0dc8e}e_w>!?s%i6x#;|Dk#m}M
ztw49&lUXOi$6&E*YFrFaoO>AhWS@;}07i+DOL5v1xjWm#p|b%Z_LQ&6E&S+V>1m#E
z_XXQngNQ2>r#R}Bz5bT*l0F~OF!cS$wm<KSsR#lty;N`~G%dqE_bvW*3}C>JN(0rq
zxQy!UD~@dI<meG!P<;XlG#dakYsLpl)&lc5J8^QGT5U)?pafJzov$;)*E8#zCaWCm
z8lrZTw9y-DZFoeH2k0y2B>XJmAVNLjDlpo(loFuoEu0w$8}=jgPE-5zq3kLM&A_$;
zgYJh);T&#0S4j58j^6Ru`(^d#GSBNzE7H~DKN3+r1l8`-%EoxOQTSEQ<9Cwh4Brx>
zAF>pPv6*qoPP_=RE*k4rFsWjw8uN#;c8G<Q3qf+zHa1P9p$L|i_<n<A0BdKCyuFVn
zV|QLbajX4Uu?okouCXse$R)L5MVQk%?K&~ya&#GSemBt;r*;9xS)o$Wcq1pc3S=(h
z(GYZJcdTuvVJCopNBi@?H)-T*`gmi^UN5FC?(Nd{&h)vHI)}zZm*t9}*s1s|$HV2O
z<U(mXi@siRoVq#&5Oo5VFAY{{1NG7@{^)s(^DcF{GKfG^^L}q{m_3{Oby$1!cBaK;
z>6w+!0YG(V5|kaiw1a(OGukb@k7Tx>z8?5kbG!7;)5jSR2+{&B+B+9@Y;*sFH-J`c
zS#L3xta_%^<D~azGUkv#Q%|s_j=~!9?^Q4(83oI#skvjqkRv*?URU8?kP8xQCvTW5
zz`NoEX6v3JqN@<=cWF9mUGnOalh!Y6Lm4srDX2=HLILZJY!g!qp;%eN-MeDs9ayJl
zJ~4GgdT>|82<{4NA#A4fFVzC5dL;H1Jj>XkvwATG6Ko1kf&zlO>}W5>u=7b}0Y{Yj
zZVPF9t#aVXe}=r8hd*oneiAuYPhM}*3Rjg5MJ^Gtp{_m3-y{0N$VGj_7;)~XlTSSq
z%hqxoyc5ikKCRf|6ufe!-ReH!@h`C3qn2sD<_@GNx}~LKmgxGio&W>Yegm4!<1h$Q
z9PLIs{xNiIe~tB;O3tW0Ian4IB0n&_Z%>C6yXoH}@FL;LB`yT6w)tQl^fG8W<yyiZ
z898p=oOU$?tZ;ABU(fO&ut$3*4kzrb(^<rF(V;!YqIBIU8WdJkonDyL%k52?38DDE
zmURCaop8y-2P5PMu{0K+Q983eRqu@khbdz-UA>d}P#9k+ygD>G(sZxVbg*w?v^DR|
zYVr7F;k6QEd6PB@u7S35NAs#aY{Zq`bOi-%<eZ6AHDd@*TUP6qDQ$XL_X5q%C*~$r
zx91ZoSNHxSaf>l%N4kl*2_(<6w;iZxT(epqs5LvMsJy7aK?w|mgc2avLrlEOl0b}4
z*n>q#@|gQAh?+%DM<)DvUU%k_22YYOsupFrwz6E=xy%nZSasVsWN<C!^jYVyg{Z$+
z_>aW7m!l7gm!4J;K%Xqm&-_ptP6{@|Mhr1wiI4?6pF@?By`?qrasR=^IrlMGzhc?d
zuc{Oh&nojT*i6*W^Psmix?M%~T5mB}O^GjxD7wHcP{iUY|JGhA6%CC1k5H-UW^UR)
zowNQAY>6|M^;fepH3`?tV9p~qf%(u;e^dxRQ7>=QbLW2{p)Wz^U1b`eLA6g8{l7*N
z{wM`=(`qeRgXAalQOM}W*P`#8$(UM9pl&_^zQGowRmdW+4R4L&w%Oxshl4T80JF#j
zMgh%o#p_8^hU$$K-rX?2H#N1QQ<18V2*YbET|_(ZU6dH<khOS1_3yo+r&!Z9xtZpp
zdwPYT`_J5hAZM##20hnWQFlvNsb{YOty!6_kYtbt-T*(sXfLe|Dr`V4LX{zVfX%O-
z5+6*Mzt_JuG;3o^^adwl{gONy^Ysl)M4PnAHI#X}n>`FpweB{X@5i<Uo0RQYD5)KW
zplP{-ou^fAEv@5auvxhk5Cp;~SbknbxenK4Jm0_f1()BytKEfJkM{wsN*<MBxynJH
zia!<>gU9a{YM1uO^Uo44bh<D_^(aS>NADdK=Xw`a-uc6$o=13c%!exA23Ye%J)E6Y
zmU4Lkc_O1m32C$m(bcm$OW<Y#(fv#c?KIn(Ru2G!CQKqFSJV>vJ^7_&vw(+!7ULa!
zhIGsnI%YqNqc}7ymCOPHICWmq8$($&WQr0Rv*|Y46DSi<Kl!aVYL+LH-<7kXwgc0B
zB+s3#lN77JcwfX*cqN$RWu*V!BPfSX_0ohs?S>PGeD!F!eh~D<vz}uAdY8P=nrDUG
z<GktWq^k&_c%iZ+-c*JoXANh&F_G<ScOq4*nK?|Lzn7$whu8HlPV0pQq`&mLT~^G;
zcjitM+LJ$i_uV1nuP&DzjVk*oyr+mVK(~K*M|tmgEi)C7>AwH-0Zil9J1hAiQpTme
zM2B=yQmT!_%}+n1wzl4Lf#Q?Fxv0INOezGcW(KpU(9FPm<fG2YA!%Kqa~&J+J?E_L
z%&lF3M4wreT*s~n^-J%3bG<z8h%Vjb)`gAs-iTgWyfS7P(Mnv?>Y~bV-kP7wvz|$7
zeQ%qoEiKxJkf{NKIgCWpr6PEaRt|5y^PmnqyKqgvsnzp@zu5Zs1a0#1PBLp@?PV<6
z$1U<P)|bJbTk#d$QC%9qk8RTGV(6iVXv@cPSiPsO;i=2;ODT2wp5XSSpa_=7Y(PtQ
zrGzJqOkck9RzC=JT)%Ug`su0GM`x(LaEq&Xl~PN!0nDn$HB(sEq)L8n%-GF1{dn2`
z*k|ZL`CZ*i1*7u&mHn9tl`rYcFCAExgaY_L_VdK@pQFzhz2RO~U)l({qC3PH2`3!0
z9tXFnTEVsNad9lb@N#Z=_7JDC6@bece`{~^tY}?}UrTFO{MwjJ1F2-RjnzwAfgeS8
zakpT&uz@hrP|gEDV@y(W5*cFYBpmOHbw~SUx?^Srm<iIjd=!ALr}UdOr>;B8p1idh
zqENuL$dGA&!JO??XVEuD4kgCAD3EKLCm{4dx7zNzmzL9R>hQvh3XS)9?IO>;mn-2N
zZ*Dz$o4I23Vo6(AuHkORd!bwTYL1!M9>=WhFJnB0#pDK=+Q>waS;QElu<5|;MN_6i
zi&ej6b#kE+d^$3%z&LXe%L={iWK{=LLHqI<vYVGP+Z%tQdL^Klh8X@WXof6s=1?((
zQX1$QNBA`={E>O4I?z0y=T;1oc+A(*(AJvz?)@9bbq3epd{T>#9vZUT(#pUaEV!S!
z)8OJk8XfUyF<Pt67I>s!^b#nDypVNkh1E$4Rnp)4Q%ZYS?S<iOT1j=UZ{CSgU;c1v
z^N@Z+&{X%uD2#04O*RhH=>J%^rh83sUlc|i7k4~pNOBi*ikKjw>vGQR0y>S7++!WV
z?adYHoX%$KKl3dp7wATIftT&F3RO~?P4|#xdnVyfE(@2L@OYb#nR%UUnrGct+`Af^
zYRmZ-#Y8Y-Jh2xLT^|ce>K%BdKEQM&UN+6*yHz{}HWGiIr*Kr~6fYAWfFFr$5VX><
zwOA&G<PC{qrS)csBkpS*yv$90usgPR;2}i92A2zk9N5ml<`utX8)N3?rjpo@@*jNU
z*kFVhcfJX@F{QiW;7HPT9Ce5?F+tYHioX@K8OAYDiJKaxuKLs4%$2*rY4he+^GOpW
zu^v)R(p4<1%v!zDP@$s<lo3s^`jECX_gu)`>!)r=8&NMM?jpmDabz1QN2F?lU1}`2
zisiv#%1|Ci_#{GSuH=_HSj7-^U?*=f9sRW)T)(pai&a8a=W*7x5%MfsuUiSd^i1h5
z>%)I4_MAWWoL1~&hBd_tD$$+>g#ZWELDLM^A$s88;LzWoL1>7DdTCtaRc`iu$EPxm
zQ^u|LqSQX@?6o;-EEmcOHY5Fe(+|RC697rv55iCh-*A%)S=5`6GtE|c7+_Yh6R=JN
zT;U=waZ|)2mlL8CFlYMewl-RWV*mb$Di>~f^X~4EI@SU;oRShHh9^=zWH9o{s@y<(
zcAL0!mgXDBAyrk(HqmDmdkz}63HUHC>w=ed_f;))iO@rq`~`#U|2lQeN+?9#WT}d2
zmB{y*;Yv3U*Yfi5NAQ<Ehz&ct9#P_gr0k4dc4tOlj#S<R1BgbJYL~zEONjCnNCJTl
zaFmU~<qauow~%W#FwgjLQ}H+9HtX=Vgt<7FZ&(!9100AeQjGiPfgY-u2}djuu9m$l
zGS;p$8T7O&|JrJiRJ)Zk+3%F3W(WiDB8-OnX>Y|<B_kZGrwbKy%P@ay&VdfVQ(11u
zSmPvn7puR}4@bSbzm-^zdFZldD;sduR-poS_2_iHBZbi4$jsikE-D7OK1^xcPV?MJ
zU)Bt)rFi=F_=7$98*K%}Klc<^?sj@Ev;gQnw<RWCZ7OWC4F8*IdD+G^zvuBDlKLo7
z$HOkwoaOuBl;pcRo+zs}NmAE_sWEM*=yIs*Qb=n}Il$Ug$!X<@jq)-py0fW0a!a)J
z@<G?2==&<f(9g2O4?R!*Bat{D+`2rPTv!w!Sc495S8R_BO;V@a3j7o{&bLBntrP3-
zRKKP9$|e2JbIRoGAfCxBSCNWLHHU+KS>;S|N`=ErG2IEVR(mQ6yKMso9&;^>CR=1Q
zTCon6dAH?^E$G}{QHpiU(s>sy_={p(qdFweb;akTg3uY!z*{%{)GwUozQA6@GAjpL
zWIs6z8L;o2)*ZT8u7R_w>-d4LIV!K<CV{n)e<Al&-E&AIinNCmw!&Xu<mHd2?r3!^
z=DdANI!!vtqQLoS_mh{4TvNP0*v(?KHEl5fVB<IEYWOT)inCgC<HuXNz7a)*EzhZ*
zkea`31PY@~_Vt(^GMr}_AFR2RO9dClm07*MB2&HeEGxgnH86kedFq3@t;f`G1ykdf
zSwm`;PqI#@I?|4J#t*6Qc3N8}n74Jb6{<`%kIJ59BZndBS&4lNesW1}beE&vJEY7*
zYHi{z8^tuibaVgfOrk}sDM8%QH8E$_=jEB>kT5H(K5QWd2G@hiZo?3Lz7@ovR?dXW
zeD=eB-el!=%kU6*xaYS#2iMs?)8QAw@OFqSv$6e9FwDR_ek=5}C(ku__rZ+s-&%XF
zBDt)4^~VJb^!78qhnJ1P?OJP>u(58#S~yu4Mg-l~uNJvZC#yz>v$6k$7eIBZ88<9E
z!ZIdyiow4FzbvgAdW-s(tOY?dI&&YMJduyH+O(p-cTtRXUj(3wQ<|;L)Yx%618Xvv
zspy{da_ha$)#d~+YT_lR#s-A=&?J_4G2zkH@LPNIalDbo+uvrt!}xlew2lxP^^4;h
zVexP>v>FRu7+ar+mq6!t^~P|M69jSTD10DIig<plp?E$R%}!SbEM}60Iqr5429d}0
zACO1(S3``=>A(Wd#?Xa8`53j2?qql!tb5#H@ZAcW%@1$l26B9&%;h2-RKz(8cP!ga
zhe$0CGKD_Ez_JRfpZ^^(84zE}um(@8X0{AY>|5H}5ZFZ<-c{}_#`lkzerK$_d1thf
z06p(aE@1EO=qT%Or>vOI=dOhNJZ)(_q#qQVA2O-_^P=pg1c8jwX>mGU;yUdLROX&f
z86ID!UWHs<I3r~e{>V~xOQVb9WJN|`Wy$;6kHR8*R9b*L5XxZ=hhv!IYL{#7R|{dJ
zCX8s-a7WcA0?1(mMcl)K3!5I?w!~mD8>GoD2F;(oDRI~GPmj<qxCU?U??APb4Xk~Y
zLp@LgrK~uV&Jp;bxNa$*(kE;5NtRYDcD)gL)Z&RvvByyS$s+olS`4EWLZ60xCfrk_
z!m;r;Fn=O;>@W}JL1TRt&O;nu&z`da`jx<qz@^tpUI@9Su#f<iCaLFY*1;!|RBtOK
z6USG3!aB}4IGh#x_Tq1{Bb#*psnKj_tliGEW#X3=(3BN0&nOpF6*n_2RWeD^7B<`F
z6KtK+6F`dMyJG+5u}%i$cx~?g8bmqiGTJGa<V8xdXqyxWP&D}L?ElisvYF{>@^AQ?
z@`F2iO%Mmf=>1T=hlR~`pTsqDa(<m1%$yiJ%1p4eU$s{+TeP<mUa?)=W4fdRww{hv
zA~im;2v-@|#vE~CmThoJ7#no&XB9EW3Of)%5ks30%md{F7-#Fu9J#??e08;UYB`#i
zAQF^xu{O50KakI}#@?rRlTQzkhJ=OOJ8ZiZpm_G|UP$029#SVxxIOYGkum3~xqIOY
z((tjm@>veIH)Gl(R5bUiJF=d%I*HEf<_)MA5B{y>(=jzM(Mt_UD1(Lg?l114{w^^P
z1+&zQH7*uFwYRQC<;GsS{Lh7f^QIHWe?GYXE#Ci;+?1+lp~-q?LOF?Jr@$$Smib&D
zw%2afCr*}}D$KRJE&O2PROf9ry=Wt)ve0IW)|ZBt*Q@Ol0tE8GYoix@Wm3Q}D$Sz0
zzjkG6OfAh_UI(9APm3dI8Jt5E+vB%HL9zWkd$eZ_=vDD0jIE&;isI!1%~WtwqEl)n
zow3%sAn%vI_a~n|{ppYG^h+BTeKV|<di!+>ug)E^$z+ACc;yh}tG_Sq1DW246_Gi|
zKl&@9`rbHDLLOo2*8KNladB=3fYNNW+rDURK1}S;OG|h_Q#eDq04*7=EA$Sy$B@<;
z+IN_3b9^$3QzMX%Uen?oan#o@a1rR?B(kWFcy3s*nme@(u+?6n2iw|{_pLh`mFsp4
zzq^6^Hp82&kki-W&GBc@EV3izk{i)UlZsk&pNuQ}4IH+a7nhx|U3`^=zBcc%OglC1
z_&XhNnO+X36s<oU;dx`TeH(tzFE_!Mr^S)>-1?s7wuU|?%lJ+Md75Q{rnb{V4c?&e
z7%k&BSJ5eV=I8ygkN`VZ;}>jY*_ZvZ_O{<SMm<{1=d+4H@3WZZTd}15uOcW^ej?bg
zfP383;ZP3clFGMxV@X09riHI|nH3c$CiOe?57W%Iwan>BIYiT|;s!Qdb(>&E*cKk^
zT7DFp{!61s2A**S7z2@x({V=Dhj@$&`ueZdYQUrp{bGdK1pJ5WqhI}-dO@7<SSXiE
z*L{)Bv$yX9An@WXghMo~QB<Frk59ct{Uq}~;kt_;uyU4yBXV=fzLvxbeKOKuAo;&~
zSv<y)IREI8B2!Rh!rt@n@VrS6DBv3Ay!Nf@=>Twq2Q#BLzDjdb9rT%XN-F99Cb_2X
zoBB9wisK7`U1c%@H7?S^;{GjT$|LZCIF}84TCghSGw%%=inzE#IyyQ`J?@>JrU>J-
zBplnp3*_cFoD+{81^$JfPl8A{&JNW2PNEXKw9`>j;ahe|nQzy)W=59QV@LLtH_le)
z7#k6Ow^)xpe_n}LE}rj6xu5<`cM9M{_IJy?weCNX`K*R5i$<78%~IX6{i@vJ`3k|X
zM;Y&XQyQ#+?Ly1J)KcL78~;>THz)jckTQ1614<Q9-&_J!6GC{E+?RY5+`b`YCH;XM
z{+AE;=Pf26;ws%kq#TY{<Tph`rzL<H&x3PEr!ZUJqzvR;Ml~NC+0zO>x864uc2g<1
z8*`LeZTHW??9JrM%I75W{~I4*)Q43?VulDJM15850i=SdE!DScoL}1DqD;0qyFo+L
zJTJZ9EVyk}>^T1JbMiM|1Cx@oIrF<--ErNc(xFJoy1?|Y#0$bo%*d%+;~A<+zTO&A
z3T~tE*a2sJ=-5$yI$6DA`EjzdCK6$oJ50&tGnY}AQOZ10%8;3Pxx5dFcs6$Wx>u-w
zqcP7aB={~PmF5$UYRg<}$>0gsV`4CC!N&H_*9_kK)gJ96%nn&UKHeqqGFX2unMOV&
zLTla0^lRige9I|Lfi&DJh(=3cYDN+EvO2!@CCc;rCk2Hcq#W4xD-Z2G`yh0}%`e@k
z4hlWeX_QT}QjxM}1hNMypO~g+=AN17Z=YxRPnjRq85m$yJjRS?N<cAnmHbh=r=nQ;
zY(36lT1DqtJ6Lb7{%xzC-*+V8aqyc)tm*errt4@IpZpY-<vp+0ytjQ@<)ySJI+D~1
zbFD=}vZnLfe|j|!X_v6rwgXk5+ICqlT9W@Gkz^*j@8P#_MihJRw&7}OA-6A4KGq>g
zQM2~4nBsvjGDA<l_x{a#6Ba+N3I~6BK3e)45a<!lEv4~hMkQIAttM0u)Z3Un_>30i
z6UKTEx^eH<E(VFq3!`1crRfzj>~%Vw4l<Um{^8%Qdt}qx84q&ieYy9Tf;{o_7Iw`s
zJXt~l7C!)u9YlF}R855iHibv>unW}afXmN<3gJAT2WsV{qPb~5sxmXiWismjM>1aI
zt7zcw4%9XL*RtpW;YM)NK=OyU<fb<;b%oy5O7=@|!h6?O=Hs61+>*bg_{Qr_N%}ry
ze2SP5oFjZv!{~8J>9b$R;&e(~LqGbrrh?|vv{Z@Lfxm6u{Z51G^GCy}?Q*m#_+du;
z<ItaB9Or;=HAc8tO+{1%D3AVNN%ug>><C`scl($jZD$f#R?z3`&MH9(mh8eOHA_0&
z?1uFz`nJQhh(HZ_+m_s{8FOMqN#*j8CWX2;T1?Y&?u*>?pJc|)jffG(^I&-aE}Dr=
zMu^ISaK>tJmzq;Te0)gAYKYaT)z%|in?SL&nYl%treu)r!<x^*%YfCiMhk0V?9+<K
zXWv8*^l;9rIF!Gr+$T^rVD&3L^Gy_`RBJhdH=oHZzh20)Q?^H*C#e$i;@>|%ZkMa^
zbv0IZSNWhtjkgb7>iu5PL#)CMeGDO*uZvha8oIEuJL#wwPFTvm!1q<CgrK2_S1HC#
z$vesk%K0`gzw9U66jO*!j|&g{+~7XepWgui{X3<F4ZiYQ!gWtBLOp0U>D|6?9C<zG
z(**q^y{QXU?Tl_JfkYT!h7rn1{+6@BK};22aFl&?FRG`UpCvb-964*hTiY7ex-MAI
zqL%-r>z?XV+1ND>83&M240{|~7{h`O#2};ZOnG!oH}6l17Zwyi`6j9_P0dbV7ZP-l
zlMR!ZDoszX$~=yZE6ar{M|DK_Sel#D{L>FwYG?4*IPdHGxJg<LoHbZ}kU*+eLv1~D
zyoNqSPeleV2fS;K?c&Y49C|@zBqGJKrl=?QL@l53CKs=ClS+8F54dZBpbpt&h2hOg
z`tw?0P#nV8MDFV;@bXe=GAk|aY@t){`u=;OnIJ)=we9oErA!@m|5N{KDG0@aF%F6b
zQJzrZm9WniqJ!_&LV9&E^9h*sKF{(U*f(6>f=2StId98sMbXd|`_Y)iNWf03e`HI~
zaM-+IOmVaGkvs@XiU3f++3zKkQ>HvDzVBksG9P>kMD)2wU9kCOqC}qASjS5+?8#U8
zGIf*#R*8fe2g^U}-HFYf;iT<X$*e!N;da)(5CFNJ(BRhi!OWmz^{?{xP~9}2^09sI
zm%a=zptzZcM$<MVMtTr4sGt=mGC$#wTYZ)Iv|ZP%x=q~5EW0_e{JxjL1J~pEY_YAn
zkW#e7Z#9%b2Tk-ss0?l-Z!!+uiXA8tAfl+e>kkOR`bwMvujkIMlhoC_8{oyykw=@~
zF?jQ<kn*0CTi(tbUL#2EN->|X!z2MiWY2n~D-8O3d9hH-yhu4o_xcda%fEkxW&xMv
z{q=~}i*sy?;<93$=e<L8N&evGCLRUCX@6guV5t`(xOH$XA?Q_F^z()pcVof<;MZA5
z*qdhXU3<f(MWAGBCcU&CZ<}#0E1QfNRVX%VbJE-|Y4iDUPU`cwf$tf~!UMO?$z-7q
z4WEVgPfs+-rc^*<Gw;t-R`(a6EEdgmu7$yh3RQg79-e_8yKt_ojM`|BQ-I?SQy&bb
zp7^LL&O(jzYBUd)Om~d*p(5+~xvq5qlQpikBXvyL%Wgbrvc7j|(ApkjD^ZW6lFA{w
z&|UHJYZ2U-VItd9tQ)aoqbnscyO&;+AghI{5|zjwWbS!31DA!mu-Ru<uSyk48B*+J
z2kIxcxYF^$ZK6O<aZikdZWQ4WlVjECH)x1z44FXs0;lv;x0iKN%y`@Q=AWRz)K3b3
zg3`SA?ENeX92@K1&xKyn(ix_e7BC#vB0Y9=`hmK-Qu?w#FO;$WG|A+W?r%B@X;E4%
znHW`~P6XJi<AQy*$JzV#M8tyrBM}J0yjhRBO6l*7FK)V*UAr%5T>-1Zzr->p`YI>M
zk%P}h+*Q=E+?rk2oRQMSGB3dH9QUW5d?Q}#FZDk~w$_(Orf83hu05w5Io_dExp7x$
z&i!x+DKSvr!x&%pFDdDMEDv@`qE{oXC5elV>rF0k?_q&;{_!6PdoVLbymZql_+e*k
zSA=e|NPYtK3t5o9iD6cd)%&<IqQ1<&2)Gj-S?3MNT!J2UT-&U#5N6id2=c+wvv}gX
zA7_Xb3DG57AjQNdPXP<(>lEsaK<HBW;EZ7UVIqf{Q-tu(A9N{uDymK~!#FprueWWd
zRg?ku&+jJvA+80Ur$fZl&#%O%D{FHdi@a$)ZNx-FSWOmMiWqTGh3bh64U0jGw%dQd
z>!~-|aEvN{Ip?IJm(rw5V{qx$nqtG9tJX-HL|}rbqroQ$s#303;+Y_KCnvWw0M73j
z*jG<q%kq1QZ7Z7+L~r0C`v6!Ga5)b0gx2Wr(rJNrJLLWbXeAN^2J0aS2<!QXUV{kT
z>9cNON~ad43qP#Yl&6oF7_8{AsCnvO<?tONCiBlcF84`1SMbU>yG;oSNI&H&0Kts@
zi3oA0Yf%GAPWH_&p*7fv=j=Xz$)(@d?d(Yw^TfQzbF3lJNk<t*qvKSzwjaN2{=u)U
z`DQU=`N#1DckZcngIm8g0kCRofhm(RGgPk6(?N5(rbcq`v3ePA!L7qvkMYQ$^{Sh^
zQ`O+sBKz*Na`ss>#*T_|V9?|R=zZp476CA~i>E(6-nG8@+zYmPpFI(alPUjds-YKT
zh_h&;X1H%kVkR#qJ*mJ-VsU!ulKQEv?zx&&I4L9V*6kO|sYQONQ;*K-_elxlI+$o$
zCc@}?b9R3asPd2xtD1!BCC~5q08&1(__1(dv#W3)`5dh#KfdzKpDK&-pCc@+k2lOM
ziQTdrc|>3whAms!PJqBQd)7mR{KX-+M_$Q$Xd_Eww_j`bYtS;G)4VErXWUD(*)a3!
zdT}0$1n*B{pam#m?vFaVIZGH=msMZbD}&E$NUEtdt_tK+*!&-fQgA4W=E-E(+|@sR
zlf;RqXPz7{G@CI#+jht*6S*qEmt_t=7o?1h{2I4iFW1j|3HK40Qq<H?{qJjZ_UBL`
zh@l}iCQ<;`NAr#7^5{le>-jo=TV~fOlarS-?s~D)!!WwtBxj|1tmfFm9Xe9nl-=J;
z2MiU(`D3PDW3pq<%)QH9JKaj_^~DOj`Y+m^YPeVJFU;GUt!6Y?=~B1*L_0ri_PXPX
zM-atvuzCq$fcrkNxFCH~v-U!bN!C49KCq}`112?eU_N_R<Am9C^>p?7Wv#{I%0{Im
zmc1k)Tk|SwUZlgZk;>Ue{pufPdANs~SgO0LK_o!coj7B%6VK*~4YIIq&7e^*)HzOX
zaK~oNYK581g_fgwtd#UiSYfdJgtw>#8}<V*`<<tIj5G&ouHP(jUyC%s3-K$w=DyrF
zBQw+TaU&t2ezA(p-eazZ+g2J}RH(#yX~f%gI;W2JRcPRBqEk{ovGmMvajZN8CG6(u
zRk01xsdFhk-RuW^Hym)M#9K}GJYG{f{Er0P1)!<x;%sS)4OT`Y{A=tExF6!xvG<mT
ziuhXF)E1S9K<P7goQ^D~wAP$&j_l*I+@e#%thJ3ei&|XYH4UU@xR?2yI~EiC3im%@
z{APDh84#Zr7D;%7=Sv@==;7g}@d=CmwU?K91zFZevHoRDE&R;J5b4wst#A%B*U^~O
zbx1#hM`@U?7z~mGFaCM@H9gIXOmXy?H$WtGZe|pW0z@;X+K)O>g*9{kDE0S9ml14r
z#|k`;N4at8es<d*QuHqttwL-Qzn_H-4N97LI$_pt0y}5R4d(y;W&47nprTYz$l4^M
zbbJyfGIqVRu9M@TMg3L^Zd$I+Y#uSJ{xnn3QDEXcK66iFl74$9N}&}xS}Vq>wEm}?
zF5eJ&)~#&WJ>%vJvJ;<I-t$@JMT)wKi=njZ>S}$eBqW>~zDrd-U1sn43}V%`4xl)G
z;@W9n!b_|fY=A$I)ae=aclUYng^KYDg6E(6H29;u5r93|aat>(7f1}<$#e0~!WGM0
zdz(^H-p$va<)1qFmoJSIjbOAVy*lv0<Vnpooum1q3l-1N$4LmP6mA@2ImB8bp-7mB
z>i+?wpryn!6URA`u;5!<<+4LiniQ<#pdZn8Vvg0QrR80B)n}U3aRj639)#GRms6``
z?Q_99woIKq4eT&B$T}D~%uB8H2~(JT$N(y(<%J^4{&i<6Xqs#%WTeG|15Hnt8ir9`
zcvY@U-G_sweWxLgd0kQWm(0H19~vu^WjUP$Yvl#ktXbdKV974RaA8>Xf!)FEOM)CG
zC2o7>>-4!;7_rI(uD)S&<geA71{9N7f1nx_<W5sgosrGV?a<X8L1aVeY$uOh-Curt
z1|Wl2^smzfi<Ce_`j+%tBTy%_i{gb9dma<d#`<n6kNnl~^%cGJZ<99}<y)OQ-<q+v
zUzw1dTls6NC(_o(&8FtcUQc#V%yCrfoAlfoC(*Y?J$rU%#(d0DtVPUg**qLgey2eu
zTPbsJZ{|Z&)A~<OeIa&+h!G-Isk*(f6PGAc%y8hK!j1++_HZB%B}$OnowIz{Zv3uk
zQ+u8ugItw^Gj!taNV4SJf;JuA!!9GhDc+xR`rBycrsQ0A5k;A);Fx?QAHzRU<W4rP
zTS?ja6SyO2@urA9YOk~Dr$@W>)0+606W7%$(<B1}r}1XnGV~U@WCyv^5u|++4krR<
z<MSj2Ce(<xz-M2fVCFi!W-rDrJ3jQ@A};*kc@wS}%XEs?Y<S`d9nNx>h^>`4sgpU9
z9?%21i@_qBVvo$N5+i0pWkUzOh&H{?A)5(d338qM`85Yzcd;7(kwl!kM+cH6HCMrP
zFc)IFoJ{+ubMU*V$tE6?+?|=S7D(YQj){WL|3hpy&se$^DdepW7CoM=4VK4Fq1q4*
zAciHD@B{UEi@r;)M`<IJ9)AH^y*A-CJ71PxNtA>OE)ln4k8dg$Ot3U<6^po<fiDQ!
zp&RBO9;r7e4EiXmLm9>6b84m?y?1R*8jpIJFZDCx+~57(y!E9Xrp8t?*+TWIiMPf9
z^A}-K;4$6Xa1mdVn69rpXN#Zj%qR|$poZ9F>d^vd{{Ba@f|h(bI3HPKFbRKKRmBf;
zUmee^S<VhI?<u_22p!Gq9df6_S#!FhcRC!ZfuZDcs_eKTqE`z*<pXmkJcQ8>1ZHNm
zQFBK}m+}Tav>6AxItA&}y=`lXw)j%(5Pu_$;YPJ~VcdV1bKRc9gPb>&^=Zdjrrn5P
z<-31+NSlyn5V6hZW!(sk=?{4bI+i8#4uH50mwLBUhZ@ZiVRj+=l8vz}^vV3HZ+(1`
z3}&Nf?L;qJ8!nH6sqWi={$w7mgW*yGX?C`q-;1fLw!^8_H^P<xrn71&n#M3@+?4e!
zLC79&l-F0zCX>a*p71iBK!h@?HSJB0f>7;F-%qXeO1+g=bo*A*Z^Q9g@fi&`HmheJ
zK~)iEnYs*S_lL7;cYhYVPfIf}Y03A~7vU<R|KyRw5!@8WqU3{Z`o_j6Qk{}#`ptl@
zIV-N5MI)dcy0%`E^|z*A<945E!CwypDbGprk2H${9k86#oVQ#BX*Rf+=U%FNC+nnj
zppi3fI_nj{D0J9cWYuyRn4N6|H+bT5vgESqQb+O6TM`5uFX8<4DgVbQy=o?OT(*0%
z)LZrILaV=;Q;-OM+bcU64fgUMI++OuZKA(M%r&@7c<zYSM;#{^C%$h@)Aw((0OU3=
zCp0x0>Vr$ItpEl^g<VBrXu~BC3J@9kC?)!;d<VYN-My9xJqVnLiS`{Qu0c3&(*?6)
zEhNz(R%0X79Kvoii+&;2Qhqcmm9r-AWSU87i?g|YMce^)p!L1`2@I+{ZF4?)nsc`y
zDF~(An8)*H8nXh(<Sx`=OAxzdOE<A1j9kq8+7S2^$b9m}v^d^ZA~yR9FvuM%gh@wR
z^atR%v1G%e=qV-ydKqjCV1k6%V)|3=LK1YEzcV!g7dk_0)FRW6lLYh*PlcX)kc`J@
z&(qbI!*sRe8T3NZxkLh6FCxT$C{zV`eEy964JH%{v$X}TQB9v4fgMpW0Uh`Z*yl)E
zW9EG!Uso1;oVYKw=7-J#DnUSVP1Y9OkIiqo-9jHAwmng1(Uu)>>v|y*Ustn!B^{H*
zciU_kH>F#)Y4O1m^`E}wWA8NJ$jqa(w|^Imb+hHfM3sF{pk{Ml)JzsK_o|ta<#v{3
z6p~eFajO5bOu`^}%a9k9+cC_-OLaQwL2d3CGj+@FSYd=O|BKf>T8=C1Lb?5yO1}GV
zJ**7wu_p$l7?7dj>$|9UmU@MSIK6I-91JT*(9n`{Dp?F($@Ug!5`y;je&5{Hl>>{&
z&S>0(_3bUFx+}Kb_v<P-mdq0By)N}Ir|gKPe7o^}Bh{Q|JWArzwrRUbhuJ@Ispq`6
zpHJQkA-i3hGgi3mcg*Rz+;PQipcJ%#=w%?L#)&XWRchR5Jw&;mo2Gf49-{n1^}%#7
z5M3kfSqV*so0Nd$l?Gd@0yab(Tx3Gj33Tce%X(E-`hjhi?v=}ZU~+M`ZqYW8ft{9Z
zb;`p`?U~)s`7)qJol76@HdLluaL}g<zRd#V+y2ne!!C?K(8omqHD=$~59Qa${Ikv9
zPKId;8_!sP_=IGc&$ie5iCsEP`<)f_@)6BERR{87{xz;VhVja)np;muMKA9&S>%~%
zSn;lR65lC5k<9#pbE7y(jflk`6102PAHG$wm|t8>A_d(9;zcvUtr+zJTn{I<lPcfy
zjqs+0-7h9k)T8r7cChj(^&g2@93nPY2I&Ji7rCLhse_A^>y_gw&?9yE+et6&^lY>B
z8tHAO=w;zYPXym6Tv_x3+6+>#awstZ72co)YgdtuE{<Lbi(4?p3?4_-*wn}4eZT$r
z+vo07!%MH{E}k2p0`{eHt9-Ay!p*uf>@+2UhG1Hs6bkOddl+8;bu$E%MCgEK@lCD|
zn}USw?0*(8xf@EN76x*Bt*vYlw}ESn1wsoxoPS2wj*Sc?!E!L4RyF(SCe5;T{fQ@E
zhe?K>D>o!Mdx#Vqv+iyyc!g6wuyDIS8MN`1=BJdQBL2Q2`BUx1PYS%dz=LKE&%NZL
zGjVp7$zRFcB>OLhdl{qaL9S~>fi}NDH<o87%y+?uwXLm7z|z&_xqqo*&2;**Bk^m>
z`5Dp5as8T2`kWn^u+1!|TU(Y?r#YE9wI8hHZgn@_?3)Vy;8EaNx$;ptCCdKw10uak
z5f?Q*xKnifJ&5|in;&i5^s16L5Mmm4(m&4>M#Y2aMNA0mrQc+tDJh2+d?lDHm2C|9
zvo8$KTBN=&Q%DQ=6BXl>b#`CcMd-%xU<x_j?AO^k*Kc5_d@NDFcO9dp(UeUg_A2%3
zUWLW_E{my|!}TVnmzUv6zM09F?Rj=xm!D|Y=P;)--%RcrKvqbLlo!1;3w7pv>@0PV
zzW*Mf3>bx9{7Ucwo57t~V1Qjy6`e6px?v^A>p;TP?vAemg=fuSwV-JdnIcs2r5YUg
zawV?4!>U+4*!JdIs3e3LZ8-4H=YBACWv~KH8I0*XA<Ct*GOKThxQiz2(R?w8=$}<O
zWNQSrdhH2Sip{kY4yAZVFp+&)d3Btmg9=+BLnr56zk=+d>IVz8`riaArlV%LAE+|m
z@`n4Zp+sDUSfamD7@l{3?MW9_uBFUQYXjFZL258-ISAGF4y$B!_$-DRze;Yomc?`9
zYS4x3o8sLSpthySrZR}})y`bYku?Hwg?71^wuktIgdyZEC4ozcS0EXa7mSBqWhPIU
zHC<*?Mh%zf^@;qqB<@W>WL+q0@N?qMI3~FX9Tuf@nW&<^nQv1}v&VJ6Wv*6Mow!n{
z1nzWudzQK=WkJDioyo-@sOHZLNyMWdmv@U(@ly)Qx5A^DxuX+B#>w==YmBpOCahU1
z;WEPS1n14{4u)XDr@l~TwhT|26j3{ckp=2>&uHnVkQFAm^4AgzPC3S<Hj-(jqM~zF
z#)!Gn!<l3*(`sZ)W8%MW=JAy~|2hnjM*!lz@!4sXH%SG6;(73;q+`M7@S!%h#FaUc
z%ytW-5!gmNjdJ6>2Rg%nfo|Pj*Va@h{oR>zYxXW@#>o^j9a=i_jM$zE2|C$D+(Bu}
z5*z}v6X7<pgc3287v7vvSv6J5FT<6|IX`ZA%>(aeJ)A^}h`Q=*vWf=Oul`4Zdt{Le
zqra%eu9a>|FfA?{qUxjC(r^Y#H%DSybLT;;Hrh?_ncA^o3O#SRRI!`2#rJ<plgZL~
zfKvlzlL|qLbKB6oext}$;q)RlpW~7OTNImXFl;$j$WFkwwf7ql0k->V%d09&Ur2rF
zCEb9gm$9eGn}TYED&EzO%tF{|{l4_YB_?H1jco-_F->3tegR#@6N#q}e8toefzUX-
zC+ZoQU5XBd>syE;D5M%f`DVt~sr%Ym)5j9pkvwru{~)JwD^wD1(}~US4(7!4rnIE6
z<F$LRWXV00V^_nmZ~#^saf;(XJam;(M@!tXgRtR7QBx0rt=6e>X}C6{Szl_GXU+F^
zFt!SeHwM<Y@O!^xsU7M*o{!rp9lV!<xFD*fm*H{-Uv9aJsPi3C`)D9FBwra7gi|a;
zg-)y9|D~#mQ@uu6MB~AzgfND^HC{|sZ<VDS)Hxu?5%dk@*I78x^R2>K|JfloFq%2(
z?f^y7<LCH?B4>4Uo3Rd06<$-nu8#W1$YNU1P@SF>=voF+n5{8?nlUG<^c_wgpBEpc
zB`C{6Fd1B-K3@qHkckGxmZrdzOi|%kk87XV>*n|$Rv~>KvzoRDCn?JZ$b)4GlD=v&
zO!iE;2<#dWilT)s1q0D1vETPX`HTCAH;BxHANU2+<otmimbZr#3tNko0dY!+v7!Ht
zTTb(VveNd0x}-n&%AWzaAz=hMiCAV;{$DEGSY{h6(Voo|Dg|-i#{tWUIa{{BI6l1N
zM&Zjf#WQy*NPYj$R{r_Tfp<GscF%RqG0#(10CG9s|0B`q6gcdw!EyiS;l{aF=wP1c
zYdZQur(ghFw)J;7milyG+J1l9YA^NA%*c#g?sh|0TU(LNkwe}GO`QuzdDOz;3oI#W
zH>HOs_<2V$3Yy4|Ek8-1&dRJ_fkfy==(H`swL9@9>ioqe`?qpSCL%E`?<|c4%i7*<
zIAT?}tdgK#uphYT4NPl3NRM#=UY30*;#UavuCiGiyGR7ixEiN{w4D4)ZfsZ+5$01k
z`yRG3&>P}rvc)0CEJ}NPf3oi0gVM<~ur5qvB(vCJC-hn9R1po<886IDxdL%U6{o1s
zZ>}>Dt(nhH1R60}#K(yPFOD^DDXsruXS_CUTWm60=iBYve-)GTD(|?hYEA26RqIXr
z?9TVO7JXw85h2tKE6#b7dr3qW87zXPERO4Wisjs?!gy~Ee8(&Gs4bmrggu0qnEEu%
z$aaUG=+2x27>Px#F4i;G>ZZ-Hw(O9#MRAAxBk8M{m}U_dmB*;{6pQR4x)~Kp4D%*g
z3f>4E<W5U$_oxCf&jiaLLq&+@DUBNSYT!J39jv9}sNxr25_uQ$F(|Ig9HgOojkUQb
z#nks*7s?UIkcOK#7FzS~r#ENt7N}k->(#w%d4fcipjhqWTz<Wd7Rnfxs1?bV$EH<Z
zzQ5EuToH-;iLvEN^|-u{<EBqQm<@~CDK&hpe(6;&s*4D+HBB?{5k^*bXOx-^>WUjj
zcmgu8{8pcau&TZTUQ?bdD*VD(w~1ZUeAcGWyDuC<8xAr1`t9!=l-$god?mX0s}RHl
zf?&EORv_^V#*B84Cy3%$Ak3(XUSAll%`zl(_Z2P<MvSA-|B>rVM^IW1!}D{S`33@2
zN)H=&1?4Oj1535Y6NNu9$n$U%B-3aqUhZ}r83TdkOTh2r#0ck-sDHWpPE&JJ>v!KG
zUn_q3FUv#mZn-%LF<_+3r|r?v`jjx>$&!R6?%8%<X|Uof-h)}w&hbqr60V0j5^8QK
zx<dCO6>HByImhM9Qp?)!^48=MGo1ti<x~N317RO`T7-?t4XOSKAwBCYXf+fah#{9k
z-6UiQRDfv}HZfyI+cAp4jCkdl)}RIA?2%@U#z{)&*2zzxDm(`1W+Lr_I%4kN#e=1C
z<b>#_&QH9ldJh#4K0ih`pOK96koZ+LkIVS2rAB`k@?7y5Rxc_g<C)=+#U1$*kFL~M
z+lQ62s#LCiFLw_0-2`w^8$RGurg%PI8=~(mAm5LXTauMxO!A8HS~YZ92wi{wfS`;^
zCH}ibt<g_|&pJx5_j=K*q{cHXbX7N1jxO6X{9l%H%EDz|ePQkl*wph4xWzbrlWSd)
zJy+x4X=0ohlFZB+H87u^p6JN(tJJz&XLNMwS7K2&&EAKcK<|XQ1_q%q@z4eOsDbIS
zQkK?j;kl}p1w8Lhg!Hw1iC8P2Kd#>g-EuxSxaA5Qe-(?MBV+lv-ENY2etvwIQ+;U5
zo%3|6k~hV0B=D`X?5Wej5h=#zC2>YnyWdL>=W{NHwC50O2}UbREf47V`mOXhYq6zY
zbH%rkSJ9cJnfwmykAgp+nWe|wF{oqZT^d7t8QGA^{1agOOmh8RhbKhk16zUXyYKA<
zD#Ah9FU=}v%UQ>=yUd?@Cz^PGg$C^gyFX4;zQb7NUaN>p(8d<3IU9SHS~Kz)$Xdt>
z>AYxTnGoq~0g5a(=bmx*c@3ioX>5FvwQXZ&Pj3xwt*er~{Eq|@F=?o>P`!{GOp#iQ
zTFd)6_^D^kDA0+~m%RTQPed~n{aL*u>q+9Z#cmZe2t2{}A4&SNsph41R0<(2JYKNk
zmIlL{|Ff6vLSlAUWbm8ZzA##lF6~>J*PX1Y2wCKU{N@Ap{!o6hZ_~10AOdxTUP`pE
z*O};f0zmTr*S)cCG!BC?-Y69hVXcRFS&UB7121L*-Kw(RTKCu{8A(yMNOQ-F$M1eL
z@Q^(!q6I9lUf%JkXU32v`M8sWPN-60Pm)?#Wa?>fHXA#i(O}n0AVlVfQX5lPcr+uB
z(ewT=D{H%7FwN?NBZEzJA0Txp8_!fsj7y@E1W?7qfmuY}2-Ywe{sO!~EFgds4+U<+
zl|s6AVE&v*MNr?bd*;%%`n)fF+OHpigsZQg1Z<IsT}|D_g$=4WMZywB8mn_^@7Wnd
z{Paw#(oN?6f4semBh&x;|6i|;5^_FU<&<;I$0$P1IkPz=In0{nJQ*tIbI#?MoX@9?
zoMS@~Vob<k6LQ`Z7PI&F`T6}3zkguI$F4oD>$>0XHwKHjKO?rlX=TJ1E9A#0YotnU
zY1Go;Lj|E&fm;cs(c=Lc$mhZC8cDJP28G}s$<F2x`g||S8T|j)6g(}r9AY->g^8iO
zPF*AWt^1$|hKQ+N6>>ZFo|i6p_7y<%PK{)q^Oh@Ja8>D2$=YT*8*dGeS1=Kr-d6Hk
zz*)+yJ`6k~y1Q(jMgadj4<eMQ;w!T|GhyVBb-B1DQR>8sLw6`CT=(iE#!O}L+38jM
z-%0;uI2-KK`lmnOd;1*eg9Wk{--^+y34Lyexz<%xfOS=eVx$=EN>IWc5T4CM2m_K&
zSDcIqc1d7bE1-JSe)>b)03o;?9JF36xVH4i7f@iYy7`z+@Q;KCkd|?2bG^sJ$bq!^
zw4+`sG=#!G*vAp*DAUVGV<V@Q>%^h>$*07Mv=@Z7^tV&0h3jAW?+q^QHhi4r_HmEp
zM@}n8di3%T!LAf$c{EA|H*v)vx?0!O{_`;RpxW0ba>h2~363>s9dt54$#Gv~23y)i
z`LF3@aI;aA4Tq^3^qZ5hk{DaN7e`dUWZ$hMUu~}J$NC`yrvZObVtBE(!?ttXSTzz@
zRrE_n!j=<?(Uq^XZ+QbEVF#@TBt+cHwlu-^c&$$*)5?OvE^mGT#RqEmUyX?$BE&tg
z&u6~k;WPVlB{C<sR)K~s5GRXA3%gf~7DRnsU3=yvunHA<1tZTA_Xn4OOcKV3Yd|97
z^jV@7D0IaU1*-AZW}_aGRfqWM*DF85__S-o1T?g(%NGX~O}xS@mbYF29916`1~0gh
zDmYm+Sb9=Hr!r!!k8C@^5P{cWR{{`e$5;R_5(k*RnHoyPV=-!&U$cMfO&;TwP7AHJ
zO*_+0RR+QsJeym)bH>Au{YIrtd`9_=TZ#v?9+9_|zbO{oCKd4#YdU-%MB$7))t}|?
zvm|__*i_?@dA4_(YDMqdlN>;X*s&!SWEyEktO4vZUKiJ_UjnK))Pw600g08DUVqDM
zbY;qStF?i#Sn<5KPD-BXDSY&lQ+>d%trG-f{gYkY*Tr{ei7mW*$HUJwSkrluu&+z!
z4VX#WMdsIDC+E?;L73dZO%w|hXwDpGpL`-ugGF38axI({&12X8^4r+7wr3pP;#M#^
zcYd-W<9<0uiBsO$39ytKUZCB3M`cBYOY6>qE}_gb?|<?P%%`(?V-Wu_UPVu*m>xKf
zvj4ovz<bu8zIOH<6)BsSUG%P@9-$QBvX0H~YP<O#Fz>-zre_D2C4P9d$dQ~!f4VBr
z#bnKzJA)fa@qI2Ugb`I9)3Ci=m)AFNGBoQmI|-T;P)@7gX>R&hWBFpxzSOd|Y9`7r
zoV}&hXxYNLihTAfBtm*J@vHEHpwDN7nnE`0OWX0ej7ML`mskW9>2He3#_y7Knj;6E
zrC;~2g(ZnR^SY)yrWfoG$+gn4`$quyd9mzx5R0RVgsJVsT}6^-edXr*9(_cRXG=~i
z&v|Xsh%H~WvxqSa0{i#=Rde1h-%q2I4AHM?A;%to9GKG5Gzs)s%S@YKpHOf_AxVyJ
z&e6c3FBfqoQTYzh>{r`a)j65WuGG2V*%$a<D>TxzB|0qIObp*HBkdGK*z9t3CbaJ!
z%&lqr%6zSH8BuqET6l$wSznM5tgjpsn>&&4bhnYUympl;vwZVS8OWT4ckAVoJi2SI
zB<d2`H=CkBCu)V)IEf{#_OT&rExsShz53rdPAvde0WK=3F_IaW8&j?}3Y^KfQ;LCv
zaHTMH3q6p(H1T&A#u}(2tjVEiYx0a%_V@P#?dAGNnMibHyq15SZ$_u+#t<(tm&5`P
zgF*VhVM##g|F@-almwuO5-@UY3*AR2h!~o^OhajTZ|<d)gtf%+i9+2in_tz1Yje5*
z-xR>S-=zG93Z$${l?@(ae%{0IwfT2;rb$ihHk16n`Fbc{=Ym;F2ilZd;tL&WCbR2#
z!z8EoKF;7nmPV^x&8a%XMQhx#%k3u0IA*2C#O_q4qB3-4Vs4of5_@Q7ykOD8?Wc5n
z#L5`O(Jm?SLPXoAEaC~z<-QV&XyE6MIxmj3IPWx3var?u!ubbvQn|<4Xj-Y>Zexgb
zF6lBwX0W2d+PY=N_erwIroWvL2mO%eZsSJ&5q!2A)rU6koNvpf!0waR^U3>=DP;@Z
z?Fi1<zcOO0R(+J5cS{^I@LoLMPw*&HatI=z_9uYei5(A1_`AT9Gq5xV+wNMvM04n(
zwkX#!!Eh%bZ@5YJue5FjP+%5)lybnAEDzU-EAz}ZpMqnQ0UU_XtnxhqIJVlaV(aO^
zmd&S6rV1P<<7~LKZbxa`>s)+sS4|kNKJ_6<Onod*+^97!@K&2l<??UM^6{^>$?cqm
zek}$STYpn?c9Z9+eyUcx9e{l40JW(i##)wZWYjG}?W3(NkKh>oKQNKBIap*Y{le4-
za(zr%Y~U!w^@5ADE7hFm!;?JD!^57L`o*!hZ>VbVHz!-X0iQVD52-gKZn}Fu>AHF_
zol>^45p4A!mB;;7-0^FH4NwY*?T}@@SpO_-H&8B?OGuHzIaCY`<o%HV*o(XK1VTNM
zW1@x)Sqa`AwxG`>yDo`!lSI2aS`#YFWEpO~wv&qWJ6T@oS~RgI1AHJ%imVx<L&qd~
zG{suK=!i*o)wri<L_)l|qYLvNf5Oe|BGn?f#V=nR)qel!PHc0I#;$tgy9Hde8+!VJ
zQf`hGk1zXBVrf@zGH+Zi>THAw#KRn&Yft`hh3m-=*?pF-<jozAWnqc0w!-il#MrB=
z8E5m=u*MiZ7!>z9%Ff1Eec`*!aIx{;%SzYmv~#Ij0m)th*KMKodB65~=0U-;^9wfT
zhb%0olV2$AI_=}+5<%DLd{_@ToE!)#{yB19%D?j^z*ExTjs+HYF`2sUFmGkp>4RW+
z%3xm+{9Et+q6-oaq(doDr%v>5>2--Z-mY&xs$U+`qZsz<K`#mjY(EV8bweFUxEaQ-
z0k-jsTEp{6wdVF~)y6SK{qwWvEO6LD_ymOYoyVt_sfDJ&Y}pPpn=L{mL)p~KkePD0
zOhwH^`NWHS^FM;^RlH9*UYz4`l0}NY4L$xmE;UA%LP_GaB~j`Wd+eh5)`m$7MW&7m
zzttxHK=kl^TQ6q%X3?Uo<%*|CzM7GvWqRg|Cl5F$sf?@Q{riczs^CcMav})eN7gtl
zgg5*#Cl>=5?j-&Ni1U)`yl2}~<KB8A6ClaTqeL$r?EUm}Zm19S_%O$xVr3G8QCwJ%
zP6xXzj~*p$e}c=r9dw6>_}gxLN&wp>eQi$$Ou|@%Kt|buU=FFe!@52e_q|YKdd5L*
zoIT09Qk1v$uLVr$ZAa7l9KMgqze#szh#IznlIaDaTm@eI0|@&t&3mA4fKted#&-Pq
zq^<SEtPTgt^(ZS4D&90j)ASHVjk~kS^wbQc`iC^kNOQ8>XXyAC*)K&GIBVcd!=>??
z1dfZSvi<mtkX;p456BPCZyAiW|L&g5LfB{haeG4QHZf|g=>waE?jwN=7IVMfY7^1e
z(}yT7Kz_V15i6uX@u#{Da@|GxBXpeb`+tF?+EJZEvjy*y7nH!ZWpXOSCs%%MOzUNE
zd9{O+(?H`9XBTqgQBShAxXRFU75SYp^8HX&?M#X^r)1{iZg+{V2AM7XSvJKk?h}J<
z{sosLtp=ag5UZyPyeEU2v)vfXhRl_w%PnPL573P*P^r?*$T`;)g9P#geF`TgH$l0N
zW0^X?ZPeG-JM$bp%Cm#NKeb@i)PlxLt+Zoec|N3%%Iir_eeD=!&x;&vT!5_%_gnBf
zAsL4<sj)KVL!(C1hj2YJyiCL29@%Bb!~<tZ{!+10M5I<{d{c+RP@!9>faxnIBj%mt
z`pBasvRpLE#BW6nqtXQ+U5HY0{M$Fc!y6CWh=m4_(=eI)-&$DE;UAr4DFAcT*Mt9Y
z=Xot{uT_iPX>A^wDX<KD_rG(*VA>7xP~WN!15)UKg_TN@vBQ(ZvHTDS{~r(N%B~~E
zSyMlC8IpQBJ|n$<GptM0^VI6;BLe12Gfny3Mt1p7M;_K~)wn>)TrqG9e`K7^Gjul^
z;xZH+{>8t1?@k$=`xoUhC|-e<lcLQy+S{Cv4V|fEFr2q4@RFGQKh16=3=As@c{w)n
z`!sS;hfDj0A+W0CIV&rpHVZ7>qSm@y&LodMY$6{lLfdsN9h#iU-S3?`oK`jR^B^(y
zac$XgTf#0ILW15Le8)YxUw^pq8IcfqxtEQqMB}1F4zgVO0du{sj3&2L`jNuDjL2gR
z<@GKOo4qn^8XPYhDzE2$g}IULDX5FZKb2~kRQM&KGlqzY^s;y(RYNs6b~?joGjA7x
z$gw5R5(w257a@mcfDuJzXqqITNtl0;Y4gZ#>ga#xObMdglV3%y?2;dXzB#9y2(F~P
zT4JPTk`{yI=0-`8JNQ-C*m-;0C;B~PCh^S}VwK7Gp5j0+54kAC3-0Ikfm(ydrG4C7
zx&<U;t-YCIY4&;fYI1jvYxC(N(B7YKc&rnaDR%V5PY-+cYicgW{zZbsO?|i8iLI<#
z;znJ=ELMap0S~(%kqyQ&l#pRAGA?&j{(X7Gjq<qac$}{FW1Qrn=k{dOkX@FoL#+ub
z{~w6}gBz8c40mcH^^N>GI6CaUSa&e|n6sJ_C}_BBD4w`V3n!*srEUy>0huzqVty-v
zYx=qCsnz_t;UnA)(wc8+k(gusItEEtU)tg}s$Wa-NWoSqH&@E5<V?w1@!cup)2i8h
zc2PmfpF`rJ#4m~duWFU%979jxb#<|7Umt&Mhg$MC8d&2m`m2c}EWSW(k9gv3%dPy5
zY~3}2Bt~<f2GF6$g>~g{n|jz@C#Y#W%a12?s`l#FnbJ`!&YNqO*EkBixWj7q8kUa2
zEn*^=ka9;Z)Zvx1WH16tpyYIw`Ebv=GSd7=DIs9WHENP&b5lE}TZK=hquNy2LFuwd
z)%@HC6YqvB-Zvw$>X6m_v|tcJq?_CYYB5PC#*-SQoxZZnH0ll~jxO`T_<EzRb7$zm
zJrI}k1NXf=@}sW90)@pcrjOJr#`qM;;=BD;ECgwmeFSBM;P3B0X^|9;(Z~{{Ib4Uh
zUR&afG#u!gn=QJHZlf5+uIC#}r3>R@2w5k1r$w;Sm%!s-<SLDJhK{)Bq)(JvQ0-R*
z;;5Nq@{w})qx8vpB`aqkIE{P%av!&bJ|XWHSHYSgi{{JScnp6J*ZxjGor`B<*;h7P
zr=OwV(}V79)-2-osviJKD~Yd;YfQ=p2NgG0bihV9R@O!`V@MyS1C8aZzY!Z)1^{fU
zm=1ef|Ku>S(C0=Yun4Zy)t-04f2dgd8a!RED)K8cWD-<FmjF7FYGl4+6v?a_uO)h&
zu1L{&rKR`0$acLNR_UXCG0p~^c(Qb4)~@>By1G)!Q3h#@Fu&>Xn)YQ(pHxhhtV~db
zM%;AX1nb10<0uxp=U4htdj+0NRb(N<AmlQ>9hTN$u3uXTK_x~3721J*D*65-{Mp^}
zRIea-{nF+pu)sRK)CcV*<nG!X`3k=vJ<eD(yY49ad50O~tNQ_a?faCy)u~LKMt9k=
z!MAo<uu4ksmu>#o<acY&QrtZ=R05?{xo<v;@JhlGo3po{ZauE#%dXfmGAK$InQ8%}
zGbdf0pQlaT{ktTTB6*`)-5^W&;+pukDI*t)F3iHDYm4FT%q)%55XZh9adZ0b8TY^u
z*X;k@InsuAul<0AC<tDLIEtToW`f3A_5`gs@LXY#>@XgY76phN@5@v<s$@e4(@X(@
z&o}9b(sIhl@SvI07yO=(nViK;$z2z!uXKlFJtE@{>W_cJTglhn&9C0kP!K`IU2YXW
zr-^gz8F!Xo)lV7xTU;Kt@Jx#sfACekIx2#Fngg#1;pc03@8K@}t@OC5TTZk)B;x5J
zWJ2rhyQg`VAN$^V$o7dpE{m88T><Q~cAxc!WTQjdTz*-bRe?`5ecKMY48bW7)d?xF
zeAGnC-@d@k#f5+)sfWN9-h_-Z$RB8zDx>=02k5sbd(G$4j5?rhQ{6B`2uG2Sqew6m
zjh7kFYO&~C3+{el#Md;Kb`_X5fDb2FhF9K|;+5{AK!7tL-bL_@H~Ms@5U@cHH!{M{
z3w*PI^1;VTD<%ZeI?u+7be-gi4ynVxyt(CdN2ccQ>U7J=zugVrVORKws?qiJ4DJ^$
z87QbGwY{0~NE%P~d^hw=BswVN^~jt5YGSR<xp%x?PWFRXV~KKHO%yAul*X$S1z^AM
zZ1hYJcxec(RNOo7*LqwuCW3dJb=f$M0y@dxz#B}MICXV_MR3p1bUs3h?tJf-E2Vyw
z)e<`?JGlr}DX($yw%p_^$ol}T*D|`aRB&v95cs1P=B6;p;3y-@)#r7w{ensAlWUKj
z%GwCDyn3X5?riGvgVpn|H3NnzK%mh@4{9}VZdqPyD?jWLl#5^;3;0MyShpvcQ{_S_
zX0345RJUAPf)Ey4bgR?s4qIE(Tz%)o4tM|e3eBKNi~b%%YYL`#fDs0CgRVEUoE2b^
zOhG2Qs(Mst-R~C;g{qb_BCN<_m+5ZS>ulZ`4+(t>=?hyqZ%sUu>&H4`R-oIP8-s7F
z->o#c&i(zZk+o@+^?R(!__1XiCh%8Bsrv6V9vAK|yDn|m>E#L#Q$kI1wv;ZX<aA;q
zr(}Ba*`bk*UAKGP)Af!FJNRCo05Bdip&Vmf<6DvK52x$t{SDNK)!{hpZ%;GSZ+3jA
z%fi}Ilv<w+DmckD6q$NFNZ2iG33;Uh>2vF2g)K=@qsX;5zTL6%vAuS3$Z+ls;k%M?
zb9=J%q<i{YTK>(0QO%DZ+3wq3<om}y7}+|Uh+<vU;Y2PBo_M7q>aB-B9I{&CEBC|)
zBJR$(%OjJ9>9=P@D7TlO;L9Z+&Q}8!Vy>w^`6NpfkE1y8+d1HMP!V7FgqlNF`{L*_
zQJ(=0<ah#%d_2sj{SjqEEQDciZ06N3$Jg!E|6K@^iO_U5_TIax=igrI-8L&bg=V%5
zaOshB$R@>ct;=zh=h%<Hrm*;yBj48Ym}8>#`yqRPlq|Ck1OtsUa8d&X=3b6&2#m4-
z(<1vus7CY0T6<q*i4m>IHLIDfz%a$X<7OlSL0cn_FCv%U7OW=62)N^a+Ui5_A^u{p
z$mVyugCCL~$v%t<?NF50cC^!W&EkA;PJ8E<UHOESO0`JxljHsiTA81J(QS=5)9*_^
zyLrxO_llOl+gB{UmlgM&s~4pX+t+?$_JYif&CnTk#*5+MFJGeOJcCBhl^C#c&Q8~`
zRbDCO^qV->ppE&*e(HeorPxRHK^?SoSO(?dBd$~7ZYwDl%qfD)ujoSF+7kH>D96b`
zCWpY#LuQaPQM)Xj1P?5<0yWRgjSAMU#YAb=IH`j^^lF`zMO>jN&lY2~b*QC89cE;#
z6a=!cD0}*NIjF+nXEj7>46*a|MW<jP&JWbOxOL#LFcLo|5OdybU58cYS>N30YJ1{t
zuhceS{;0He>nMV+8$GKfPGQ8&i{(}=P{U>SyJhMi!^B0GS<~*KiBogZs@cqKN0EaD
zy+K6-n=}mZ<vXoRo>t~tpI29NpOS;Bh(6d$d^JImcfj?aI^z^|;{yId^&z-HrEr#q
zkau4Usng-x>BR%O;P8r&d-R}HZG5G)S8LWSAQ(F+JWI-4(%LfS(Fnr`v!%I0t4`s>
z{K?io;J@~QHMudBX0$5DO4FwbN0x84FA07}7xOOayAxTsmbOAv=k4+(fyzdk5Be6u
z0*5Og>?B?c*kvNx>0@tw2z-4wxSk{VN*YQmuQFA~>)qe&G{M1&vzEP83u@yB?T>8;
zk18KICbXXqm$&^`if1~5_pGPX->{<?>iJVGn(Qo{8<~c4(WFF1VfHzYtM?~qw@70!
z+veF1c+4W`LC@6lk28n+TtBw$n})+Zs?GRazRj}pva*l2zcvfh2<cCY?HtC{8)Bzu
zc0dv>0~eeHHw&(em7^(#uJp(`lKbMdbV!gei(Ns@M`$1;K88@}IW^xeO1nKek*QMj
zTuyx0Gc=Zko#eu<o#HTj9^}rTYndg55fHeuX)$lH1V_mR1kV`Tg`7xVwoWM}?g@(q
z;)jhn^YW_49+*2c`t$&~ar}b@vp%d{zf)9!8k|Pcj<P4z9fIO|Wlxn$X$I}zpOMe#
zF{Hu}=PoKtW@`Jf1<_1l`xJ3Mc3o4V0@FKl(?lU&Ywj`H<Ctc9`jRU3fHFIfc3z(d
z`}&O9NXCA4<scC-@DTIwfy*q&NRl$Wq|*CnHZ6#8Ftq033H)cq++cvupQc1c&y3J?
zsbQJ~S)8a7)939BB8o>VcU5UCBUg!OLxL7KRSFWJA|yiw4a%`oGafNlS3w+?8{XF<
z#hqUNYMEYF86piprNuHH?YAwQxF$z>09{nk$i&Lx@gV;gd%w^%sx3K_xSWdqss$pR
zSs`xxplaNEC|ka=%<02rREvZ?o{mW-<k1LZm$}cB1(R~65c1D2#SxSu0UMkli*7;n
zw8P8qRkcqk(^-BXJD)-afBc}fPf&-CL4Fo=Hghd=01wwA=74Y`N<M@}Nn3A?zm*TZ
z4-mzcK-<;ENgLG<4koVt6V-VcSU<)yQ`kr~p%kzFpBLg;8(l7cWp|KX9kdF6dJHbo
zVWl=q4J<p%1om;lz`fO#j?fcK&+<G*?Qe6%qBCTIzp_{>U_VtXrGyH2z@&yiAUQfS
zHSGvVK3v;v#E!AJPQE7e-qtGzGwG6GS>JOXcg}8@87pO*W;zZF$b(H|SHFrT+(1Q8
z!&mxP9+ZIHSETcpa#IfL^(+WM|2sDiahwWDWA!{8tUfCasA$9%D!`;5CW3bK1?ytd
zrWp8OX+=r3dP3f(iKqzHX%A|b8$i@crcbzV%<iJgU|*CFNg9obdyy@|Z^J*X%ednD
z7*G#>J#@Ie#26OEC;Mej*ftkNQ#PGQTe^j18s>TFpl0{D^xFF+E_RzzwNK)A#ttx?
z9zw9n@;&q^pJT|Sp)AR#Y8q&Yb&2{@Q48_LJH~any;E7-8tYwsGG!R^g^0cFKJExf
zno0-7_Bc9dg2h|sTEtak$ckAr)iJcxu*Mk{Ty)P&XaS6Ap*;L!)F7xk<ZQWYkf@_I
zE@O8k)r^J;rN|w{QvFWdpv!HlSRKK6sOvS9;76*a#f%ms$=T~O-T~QVF_jT+46wQ6
zXAy^H%%W|1TXez@gi*c0bfR+U_JT6*<HpF@Jz!|OLs?<rG$aGj5%F{$s^XyQjmv4o
zXbMZhmH5VatVPnprYtDmQYI9*mF%YECNxNUa#5fZV45m)s^pJ8+Q0Ee4fF?lgr<x)
zhgH%iPwW#TE+P%FbP!)}^-4;>aA#^y#W0Wp{MkitT09?XuOh_Rj)863jZbauJ?dQ!
zm$sk9quPSszBMF}ki{`C9IgdY{wY5X_L7#p7Ndn_(qmo%@ftTUBa`(ze1-)j|CG9X
z9JF1_w_P)9fGDmvp_Fmd0#xmjKQ&0x2DNT8sK<{y%&zMtJDzyrZ}ACp2et1p#+JyJ
zs7dq0!u=B3J8I(!_h&QJp<Ioi;^A88Ux&R7+nIXW9S@@!Bh5+uch|oruM}q$KZYG~
z)2}X*?N=gWbi5bEalKsBu`=ocE<{LRrnLC;ZV5zB2It8YvnQ4T5&5Y^ErZV7e$k(G
z<<f;~bZ?Y?J+>N&AF^+SaR)Q{t={t?%`=$BYY%IeqYk8-!L%G28a0@eEEWA&CGRW}
zC~6|e(fj0y-AL6$)PwLkmtkUGOoYO;mh#8Vc>q;kh`<4E;TQcC!_0ZwKiC|=Ua2HQ
z{mWMgR$In8IBn69T*9vdhyIyzD~_#!ST^=Jv{`_$6jN<0I!gdd7(em?bVGi7JV9rb
z5@F)z0WrqZ4&BnI=(>EIcFk-?L2$QAB`}mYHCdnrn4P_+i-``k^f9BGKh{+@cx#BX
zvsC&>Rn1v=NrUZ@-;VjoEbiO@cb4jHg!X$BDU1GJFz|oc0+9oq)W%cw$|U8BXi7yp
z5dkm)dMUa{<8WbnYC;_{V{hbNw>rsL9|Jow>0{YUyR?EwaBW=HKb4ufIxjhYR`$Ph
zaF*C2A+mYO2Wq=Mf`_I|&0H}9yK>GgZx-DqyR^Dh%a(kEmKsfwW|ayRwvam&ee6j?
ztzugTcXKo{uBJ}pqC{5_070z#dxRWxNtB|48|`vdHOJF#EOTfDtXi-_kmAM^x%h77
zQs*C=!F)f1q0mUbvSriQb@c{c{vEDOVNBC)i<+<0sPnl`?slk1Vw|*vwaX#gugaRH
zy>_c-OCgL##@%^^JT+Nc#)0cK)>G`sHq(w|-gUF2Z;Dz5h`37g`s;~-P4DJ2afD>=
znG(BLvAW)d55)K$zUF9gUR{^JAJ?7*XygL+P&1RkNX}9Urni~Qhb0xI6B*_BeS}yE
z<&@#5`rQagCu$~yvJvCEO1U0f?G@VSa|HkoC4fIaB0TQ*SK5S^h|sD1Y9<cvMHFyP
zlFPmsK_8?9cLj_Szp4q*W>*dii(hLQRXZZ*m%+2o>3qnjK~^dd)v$5^OkoStu;LVj
z?Y7SB!<pmQCy5)6I;VCqmofn*baZ)JiJ#|}^!Mh3uLNxwlq|({*p<WEMUfg#!Qx!x
zC~K98%C(TjxRczp!-?}qdkgZFp^13V#SB=Asv%*=oxB*cp1qPJh;W(~`*g~3bhz7A
zh=4xtEU>uZ2_F>D#QjiCY|OJ8Ao}xIVP~uL?tEC|wXvysTnV@?lzPgIGy;yY@yQUQ
zQ*jB!OfllpO=9=+-^7*?o^HEvs|K-bX#=<;K&2bA>hTFE;%g~4(hZ!#R`npD3lYo1
zz-|pNdyy@UUY+G4P~xiq(^UH|HHosRC07BBU?cdV)3_Xf1n(45Bq!1u*VZfChR(bn
zW!654GN}Y_E4un{;i1QTLGwl|qoDWcl<ifPD3mjCo$5x~2g0yi6N;Ih;eSzWRpXR&
z*vyq9IU(LTO~1A8d=FZ@J!QrU|1d3<!>~&5-JKuZIru8M8|Xua1D|<GALdF5og1)B
z4p#Or$J5mT%Uldac{l+Lj~qNHj>nj3z*4NFQpAQF<Pg5ZDY$f9!-7du)5A9#J12g5
zhYfS9MZLn``<_S6M?|tyeTQABB@N&?AMki?rIS;w2%HHs^Y^in!Wgs-nK-;&P&#~5
zzKy^f=lu!r`QJ(`g|J8uyeLmdRVLkvJ+dm2aoZ%WNxsOD!Ne8b@gL8GkH{Q+br$N;
zzDhD$@tMM5FI=&{PWHo^u<p8Fmul29jxKBRTW`G9x*lUY%7X!}`}UE4QB+&;_(r-Q
z@&V0J{5{Eyn8KuG@cY4XgKWM}XTFE|)X@LVO~_hHIyAe;y8;J~Y<X%)1SQYgCv@x8
zK?yEAxu1o2rz_(uDVKB0BE2EMdlhGgD$5t<7Pt9=)=uN)cGnKzrMAc-|8^-6k1LxS
zJI9TSOWs24<l{J+{mKM8P_D?Sua!Cv#}5B$v~@4f5hj1i#vZG-{_h;jhwIPEvf<58
zVdwEZ2R<60Bz{x!8;EH}Bq_mIc#u~<yU2F7ko#g~lwOk%Owjppj9^16FlLp}S6Zko
z%h=L{z596gs*HQ2BvGV*=}#VQTQHfpGxJoQx7;aEVK%-|!sNV>9_y|LUq-a>wK09e
zrS8nkN$|1uNa6ME3l=Pfa^=xE+5kqFk=M$q^eeBGb!Oq64s|I_M}s5tc?X&>#Vc8h
zp#cSmae-ueng5uWw}&2Y--W(FMh&$1BvgzwER5I&u2ZhRSeG)oKK0qta&1tuINzsz
zf1)46_Ip_X2+~toAR5Mfq{fAkbx3j8G(KwOXYRb&=sgiiT3q0nu+5Y~@$)vmih7Tu
zd?=iKkid0<3nsK|P4-t-2VBf#!S&d$aQ8d24^e&}EnlGXNgFy$!Ucz;(A8_n&WjHD
zpIChZkJ}WpiXd9~PdN(vwFa47J0kznVlAOh6kidZ)@DQ^fVg|$Dwb5FNmX1Cv>rY&
zj6$hC>*dFz9P5^TjMgj<<lKP1%&GU_oX!FJY#oi2FThlT_uxemo-s6F15+H=JpPLc
z<HRA8H?~{Kudb6nv}~w5+S``L^ol;P@_!M?jj^))g>J{=jJv(;Mbl3D^@K~atos9I
zitKlb)UAz1vZ@Vws*H_4rm42~sN}EP-D4pYV=dzUcaD|LyGiG6I?Gul*COKvxq+<9
zz+MiDU1r6^3W8$+mKQ#rQiEKdBK_$9wN&1IGz2IMt{zQD`^}p?$1AlIPw!v*s<`<w
z978X6tM)kw#}uaa$wW76K^yd-SB|m}0;Xdy;h&18GHVPXmL@_r|0({{KYbWM(Baqd
zLNNYbVr!ys=x`rirHev-pKJ^Pp{?B3gk9P_qM*u#Q7-tq7SxNV!?J_~50f~eY})ZV
zCG94U_UiYzcI)dAw-)?P#)xx)N%@T7?#68@!Sg2zTmL$mK20ISGw4^#j1YB*515|z
z9`8hHvP(bbPxD@z$<oq0XJJX+p6CNqMT1xl7q71{`}@)J)=aM4j^mbroQ@-E?GoRU
zS9ex<lo@7@0Q(LEUA*B0N*rnCZGZ{LJh%CyrNS*!nVKpV%avs#Qqw6PO>VZ?HfB~9
zRhO`dk@GGwH{O%_-S<Y6<<;|R2Evz5ZDmV&{%9|&kmR@gU)nd!W}rBiv=}`2zlbna
z`BWu;h^&FkwMjim|0Hp){bJDvzQf*Zs(E|%OwYdv#Nqd|4mgMmlx(91|9=Yf{_nXQ
zT*NO@5w88iG@~GM3&dYuGV&t%1#%-*D!3U)V4xZX{rsz;UBQCiv0l$=i%2^V2yv<X
zqa%dYiQ~I6)HlbDEoQ>}^Kxb!UcR8@dd<h)?ulV20$zvIUN-&I(W-chA>jFxQrr5Y
zk<jLfzt2QK1L0D@h4NINcAokgm~a9@C8pln0OkEX2<yrPjgZBol(oPc(cLB_e!>6f
zf_ghSlRv>e^8$Rh>I;UK>P~j-GE6zmKfHbg`o6rg&$vLlOjW&@5xUoR9mO`J`(N%K
zt$R<m9PU_tx^k{f;TxkshS8xq=>^vP^$l_P=NFqrlLY4`q#tMneN~r9KedSK74x&W
zu=XywOKiw0)xN;`W2-5%IE!(QfNo&6#HW$RK~VL{tPg9(kKt<Vb?%4}wGC`4@2XQU
z_uVlvM)dufVzqQTzi#*MnNm^fd0mRdoNcm?b@H^&5LC0gEH82tv3vehg^pcD&kh!|
zq7Zl;cq9XgIdf1W(G~TG3ZXFSqoW2-t|UCSl~z9G4|7J~==@!+eKETt=)51$yuq@N
z$x-F<u^l#PL(QY2vmzS*sR7lR=#`{(fdV0J^heIAu6RXV8A!W;vY_@<`MeC;z%823
zABBxsTLL<TUG(vE5F<NsY8dVpsPr$0Wy!2^ZuB{8T5QBZU(=OcRnV>@<@PBcd1UBz
zT?Jg?x)kU29%4$sz=`Q`Cr3IgqkNjOJn=l`a=srdRA$6kX7#?EGPg9ULlxA}=L`BF
ze)NVA`3x8#+7Cps{N)GQ^X1DlkXXv9>t&>;Wk5J{eYND`Sl#B4<iepudj6@#{!Wre
zRa0HD(sQOrcRjVyyDV7nr%3i`db`Qo6ZhmC`}jB}qR-lLZ%V0w&@3BzbklCQx<($6
z$5b(U;M7up=eNd5B8!<jxcDMwd95#*D3oXccO8?vE+h7ZFB5r!8`J7d<ZRAr)4J|d
z27J}#L|veUtg^fY-RN`InKK~~(kYcB@j-y{)hk8apuBOu0w(WcE#iupzbjvr{aYwy
zp=uYx7h7Aq>|=LhuzU_mI)KbN16G9%15CUgVjD;orLlzo?LovHU=q&V?MAVs-`tMi
z#`GbWe&<=lK(HFNsf|^e$9bkFIVGV14S<^v9ZcYEzdbUg=`3%x2jp%W;TSK3rP0{z
zk1VLwr<zD%l2>A{4DzMLRhTO)qFeoPE^*Ps2iR_l-;X^bY}>Tic{ZQw6Ds|i=bWzY
z=?-{i+|3w*{S6yR+-IzINBf?8B0*OONTrItboY7P-`KBZP7zig{WC5?j1V9hzI*nL
z_OSf@y0MzZ%%A6G;K0@Rf@ThHU5-tCaFzs-^Ny~3hOb#$#3r#gZqD2-<Ha#6h53QN
zWkggt&)OV9MKb$(D~mx{;ng~2pQ%FQ)~rGw;QY2`m9@2){Idk^6UWY4!I9^V5w>uX
zVcx4eg-ZsnR-><|1u^}6!HoQ=%{WC@p?_2DJE!Cde6>C7R+N+tETr(-wnJp}5*t29
zkbl_9r)4RBGvYRXm6lO$l-ETS7v~XusMn>R`@Y8tjk)5R#WXG~k>0vW)n;G#?K!!x
zrCEv6rD(O~Dqek7G=M{TF73jNtc0GKl)t;|ap`Gf{)@+vdE8Ui`rbZW<}efarSHdj
zaY$iPj3SV(E}B&EHfsOB7qEXODGC$yPZj>n20;fnnm#2mvl-b0&PtlqhlaM>LmYq7
zbBWy{&7~<Ra$XX~7}PzFJAeGE)kgIzrSps@AX3U51n6Z=5XbLLjs`0kgjvqC6w%&;
z2016c0sH&JpLqu%e!1_vA)O(m`rh$QHF;^>>|aMG#k5XDN6nqYzpgpz(N3WmW`qh~
z?gNydZz8YLtSLG}^LClUD)-c%KEX^<-J`+o=^iPh*B5=Bg^GDxtGo75YA<`>dhxy@
zouL(4_1m>oF6wWOQM#N`+6^ROh<r=e4r0N+JTw`FDZSI>_)M6WXMRrWte8oaUcGSx
zvmrepnL$6^^MfALYD&>HL`x1FfANv(KGp_T3N$L2If{?%-ZiH~A<pefW3GqxW<9JA
zJ>27*YF5v^Qk+#2RR6jPYW!155hkh*lv4|9sQU&~$m+uxS(-a34vz{di<s-XrX_xK
z=Ca_@oo1bBnkP|T(b@yqbXxo&^Q$u@3$I+habn!NzgQ?fEW|pCXb8NgIp_lFCEQ|@
zK7kk2djy2DOJ>;Cm%LxQbk`*1{e6a;=gfdiUvzGK@t_Wyv=)CQ)g13cKwAi)^vUR>
z3xh91Vj!k`n5AaoLXVwV17bJlWNUo{X0)`p2R8+$79zr{^zSv~UaDV;TnJ5L?l3Mg
zu>fgo$vz&`<K{HdKh3OYI`qC5+U{#&2scNW+rFBZvKsS>N(JQ^R|q*6skg)MRonP_
zj#7^x{(C_?;q3q{;UX0fjd95XfEn%EKvs8~oqBtk<ym(G2$^Qtf-nE%kXUUuO&^1a
z_S^mluFGh76MJ8mK1-9K#*r&c$!V`6_*nRmiuWnueR1ehSY%vh9BzUU**L_NJ}giT
zW4C|@W^Vh7+}%q(S{fcne_Zo{^)6^^zh6$sf}DHw-r@$$l-!W}fqEB!H5tYRmarsi
zDFZYor#1?Al2W0b#UC_8#$_wSjG5n!>8C{vGVSqn8T*!fM9|>3o#j$+-_F<7wD=`i
zMEp_CtbN}F%>T{_qSSi;C3Xc8F#rxfj;Bevl^MZ6NoW=xmrX0=@S`Z>z8fiq*c0FK
zvZNGQBjE&+_Z(>RQ-DJG-~o<EeG|(c>rIpxY7oM3Cm+4b!&jRZx4MEG!3BAh5;m4+
zi$85Vz>Iko>j6$&!m(WZtm(EmKPJ?}H49eVngKPps-c1!$u_KIrIn<0G_-BeAgiO)
z+^R*#qT7;EOS}?Y2ba^br<f2YVwDyR!fGM>i(x}9T$8(vd(uvW5jk;I)9@*}iNxzf
zx~59{&YEN{1G_@hJaoRk4O9MOTSKKBS_kDz$?jRot%0@-hPqcdnD>U4&!nt%XDs}j
zpAh&63yXi2E|!8V?Yyh}55xU=pA{T2woLx`w>a))P$m#QSDd6JFEh4SR2&M70L1~%
zHV3lOs&5vhUojT!E8d>>XMj9fvDpGKIm(_63e$XJyCM=1kGz8Avv}PtQ%cpl|EF|P
zNy?^qs=mQ9hgi4s@k?9t>t7(z>;ee9Zuh`$X<n_wYUCBcvF(CnzuRUvmt=z!tCsB}
zRf(x=b+_sPwiNrTDw{R|8HrJa`Xc%3$3e#mC{I{wqxJR=V+SxJqj_+$<j@P;I9$WB
zTH6+!7adyAA@Ql5V`gz8K?jz`VN`+KCc5N?eb^Kd!;61MIfiLR)j{iDwr9vCMess}
zA6v0Ho4;pn)Pl1)8y>|@mm0jDiNHgt&@#ZjsFB+bn%BNXxdQl1SxmHhgwhd!44s7r
zs)+Q_uL6UYRa!s#*e?kYlzIN1!VMpXvrWy2btRI_g!X<QQ@@s{)cx;V3CsNc5oEg0
zJCrW4&1Zp=Vu|Y<#x|1-@yZgYTeZ}pJwpobr0F)>Jo0!z<LUiUy>{rWnZTY9g?KM?
zMn5qUjZy~YuNTLs;WQo9m<3YYfMUf@hzt1VqTEggF=*Dy<X>J`0&{2I4Q^ZZ++bFx
z;V=Qh7p^<k3{=wIS7&+hwDW!PmBf0WYqSwH<DnUaV(7I9ECV>Fhcv(F{W4&1szk!7
z7W*kVEIPYcKGlh6>G*v6shho-Qh{}_nKQg2fV7{WEqGQ88eC>kPC*z_`jXJa(eh&X
zE2EKDHan9q4Dw~an<*iOFUNPQBZys0de)Fw{d^p|^B_#v!1hBcQ<u(4<8a!1@G;Ki
zQa6P=MawX91w=L1mZutZGf@}^dI891Z+*y0BctF`0(QtnhHO0t{cpo~MmSu9|DM!<
zhTzX#dZui3?E`69?cTGTKKE#<Oi;rju+#-3aAT^D?NiZU{fRenN}5uPi$ZI@O54As
z_h><+`rGO<*J>8dG7XzQCA{(resCuOhd75+5Cn$@&kpp0qQLo9`HuNENspQ#1cEGF
zzi_;EqfXm<das@n?$vA0t;+SgX;f<HzqIZVMH-h;rgT2<o6la<O7-a?zdJUCj*{rg
zE5<Cm#)Xd#+8HFml-1OXbnSAAg;R*#5%BzBHLN@3pO6qosj>P)abu4B7~_DWnOm{d
zR@^>pPBp%Y)=re}=Mir7!DUYEJ2X>5P?ApKlJLyoZU7F*`4OdP8aJoe0n9Kt#!VHC
zy?T<FHWA*SB}mj^^jW%I<fya_3nbeofCfXj-p(ie(6X*_nyBiB&TgONM*ZzeD;A`Q
zHZIVVzr!&TQAPjFDp&VPZgsR#2-O#h6s7_%PX<a6FnCCR5l1U}S_TCT;~X0=38{f;
z*ml2wHqT)Q<;U%D+Wbhl&#l|sz1IN3n3iZj;}YQdfVEP+u$|foV(nF^ZwO2<{`qdc
zWtZr?_YL2sQ2T$F#)`B5zsQN?;#Rp=7)=@W)wno#w`*hx*t>HZnDjCtdPN(f>u8p>
z&feh5mDOgj4=_vQi|x+d!VtF#6V3UtDhm(Eh0xdw?JcPuCTbJS0VDpVrcn30SyjX5
zbHw?w%8kBf)?SnMPbO_yC5L*60by}mWf|%)kC_9fC`J?2@fS1VQG?TUl#WcR7>DT;
z<biS7?j0lRn)xi-T_M9gb=QMpBZ^KONn482R<d$WxF4)iOSaa<(-ff}mLdlgx!#u}
zbBE`jeI-ixuD4Fhq0Pdq6_L5vB&K8;mDk}<*K8mOA~c1ws-aRSrPU6P*|qv(le2&=
zVvg1P>QVfStMVbnJDmwXp-{%!o^#{N&s*o?q+F+2b}vz2NB*<RW)#kxgbHNuJ+IGg
z?e^f7->PC)wJyP`wltpS$k9_9p9gkr!|g`?7^U3mYWZXYmtBnu$#wlUv5O5aU#3qL
zNlYubu|acBEMgm_qwhR@*p~O1ABlT@c`%hl#?~*!xwLtB<)>v-v|8HTp$^HQZFfIO
zB(J$uW3;WP*d}4!Xe97wsJK{1L&LOhMC-szxpd|ExTGMc_2;Rz!68W{KdqX)qpXjO
zJOj`Uef_EfbjBmfnZfb^*~mlmL+U;}-^l;%vf`s1<BLyHf_GYOX`0?IWzD^+OF6Or
zKOqYt4|}vn&bl!iaRgq*?kCRMmAh3=u(>*Kt`3B}e3vR-z>m;g+OTNrPFOccREG;^
zXTNzuchWoRkA#bm^sRk}j9)LBa)Q~6<XgM_n&!XU{{ve4e8*uH@EnoN!}+#x|2x;l
z5*uiuSjX7a$4p&!Xh28aSVY3CTj839nRa;xg7zjI&3zVPgn<BQ6;*=OqQMYXXX0F?
z_+Vj&YD>5B!8-WlW#Eq!$&{gNGk#P?i}Bc;414fw*fxx=vmBm0CKgln6DyD?g0Fw}
zsOX`BWDnXmLHJ|*`%aP68g_LLt8P$^EG^{J#RZU@<e6uakB@>UQ7j)}+wLD=F0$18
zRlf#m<AWjs<2y{4vnqD!;>;7gZ%OF0mY(KmuXgW!VmjQTtN9>^fnGl4@y3Gbw*`VX
zl|iXXygg+hK!gd#njn~@?)6ZzQWp0%!c(glSIh~fj}gFWyRH;>7pe!@>JLdQi4qG7
z*X-|OQ<fUj!_9vy;^pFcS-*=Z94wpVlUYuaKPx5j%ZM#oHh1K};JRyA7qg3?z89Vs
zSW-$-Y^x30#Xt<^(Y>_-)+yi_^;;s9NdrR#&t`k9jO*OE79IzuQ(ZaMIh%?tk8I2J
zO;{7EEe+YF6#}btmBk85qX#=vRZ&@)Wot6R5<M*Szy{}-Al628{Li~sK=xLyb>6lu
zfzIrdOP-A@M?;`FtE5ZOc@uGaS`Uct#V<v+vfTrR{kAE~;~Z(WrLhBY#@i2wVSV!_
z;|oWHQ{BR#cr8$AGkM3gHE5})oH`y>y}Jt6Hag@{mRe>M9cO5rslfY=XA4VvSx(+C
zgu8a?v|VJVr+Tdv$IGDjDFvblN!D*HVmfJgO7shkf4hv>5FE$|8SO(YLpRUHBZffK
zm-J4>@WhqtjU<cRLJGU(cV)ypVb=7lv{xBvHT;+w^l@O`uK4txBel|$ViV#iqT$<E
zQ_Ltqu6Q5Jn_-eOT_@CE*vtl6Y$s{iUtzxe7%HLrcfRvfaSa`qw|LJw&u6~4_QlSO
zX+!p-u2X&93VdG=&&d8*W&JAm%v|v|uQ!3G&i0m5b&cPZ3r77!4ifm3oSTg#zXf+*
zlJ895$Te3KdUVll97BXyBC32k4a$zWG@Np#oVydtyWekk3l|ZPr3^QhGLvgM|5Nq#
zeUpm~h4YrR7h5)=RauAJ)9j<~mH!&`yYs^_F+cRbM~_gQYhPG3s;z(16*{}%a=5EE
zG3^IR`%Jh=Jtft*{7BzJhR6CMk8%HD2G*7GSTW}=D`FT9n$`0DQUXgEjPLrDU*S3<
z6s+VMHHKmUATEJ0p}+UI+}!5bua9eEDn+|s`LN1o=u>cD^N5d%f-{s4_1))>F%#*5
zPsG%BqiXc*ttr6n&F_)F6aU}85tb~HsH_oBN0mijUTkXJ@o}*mBsjgHQAP~Yd3ha~
zy<wq2^7_OkpD<(j6YiAKF<clq@StW(BPMEb(I9POfnDy05_L%=Cbpj;kyE~(d5wXu
zM)I7E0e94le!vZR!%#oXGJE5N8@dP53d@fyFRfK^XBe@%1x{8Fc-1bVfL&ts6*IH`
zwhgJUsg{hifhqH&-mQh-b?+tpGEm*~RkdyHDS4CI2(!QitC)qdM!7i;{7Q?_aPhUd
z(G8J&h}ZiLVRo^VfVG+%3_rU)TMzZ+9p-NHbbtNUs$qCFQRG>8;?v6t*J8x|#Ba48
zaLyarirml(xbC;)?A%qOWszcJ8p6QQi~9He>HYWeEo+4XwQQfhY7yEwn&W%%_oiRV
zzKwl5PWfnd(L5NP%zE6#aAT;ugz>GEkAhVosi9|$B9`BpdTih4{4#Lsp!#A*KC}xq
zvcF)^c7Q>*h6$gX1KMj1ntnIA_)YJvxd*5BQ4k=*Ml_}H*HPbfKv`oVmwM>{1$o-J
zNbMlY;Vznlg?d0drq-LLgxQrblo?yQbpm2jZv~FmeouZnVL|EJ<)sMvB6``iD-q%3
zm-x@UT$3cAp1nW37imAOeMMh{OU0hhT)$LUO09hqmM>^P^4^2P31+5|%8_J)vj7~Q
zS9HYf|DAJ38J?BWc)exN`T0M3FHzZMhZs7SwucPvSy6ody55MJ&hf6_{m^pCTmW<z
z_eQrUp&+kJz^<fqEF?TdXI|_NqqGjnc-5i!yE@_qJDr61rraGw-$0e?J=Vz>tkagt
z<y(G7CeBZ<B5sDx1gVQSJXLee)%dJ0QaS+&Gg+cQHM=nQN9Kz&bJ@tsHx2u+{)!V6
zLu2b^rTmF%odYA`;8()6>flRp7n`kf$NlZ03#s>I-WqW-p`jHEW=hA5OlWy@i;;Tj
z9k^Sp3e*G2`?&0Zo{_MLuw>0I&c{BVb8#}2%cE7$PE&AM2>8ur4gp-gHdeS;;L+Ez
z*4_DOs&2itqtm(AH<n-XOWpfI_(rb{^Uo_dxN*2DQ78G(*=OK4kOfreum$#g&9v7i
zx$F#8Tu{!*WU9{s$5v?1s3mfl@T|YTpZy_j-S!N@Xsk@(@Lp_$+Z9R;I`@VeXgF`<
zdwab;&(;cPb74Y87Wotl^Cu7V@;`RMWpfXE=T1PweXn~Z+X;I#RZ1K&whu}ymZP&t
zrGSRD`KR5!)8^=-j6MhRTmBUVqMc*io;$ckoxR-SD0rY5g`M~}LKZ^?fX&gf!>aS4
zGtX%P^Yk1o%aDptPsA=`_|>HpE7+|YQ0*DPTD`SeweXrp^ykmJS<08F_O4Ui2=eJ_
z@t`wU?u~|78usd5#D80zB09_{k1O%L3pG@qU9Ed7;d~o7MfFrBJw1vxCcJhSezj=I
zXtnb)EG?X%WftBT@x$f9EKPg`l#=I){YO_rsZ!HPK$A+1I|?P3l3kFIL|v-F-hwFw
z*MePj20iTPgSaxgAnmpX{5PBb&BxXSZNqQ&)Y3Z=$g8qZwbI(|30b#Z50UQGgV`z{
zOk=<I107+(Pg|eXT4{YB6z1+<Zgh#pi!4%4U7x@JwebB2M{jfXcU#f4eqw>dbj`LT
zPqKkzwh#VI&mDtg=v4It-yz(*rC{~SDduncP+{-_))mb%%))?DrZn!JFNO80wvZ8t
z5pqaa|NqXl)S!H(g0~`=o5-<gja1FSm$7*|EhRI7pzDL>6C8cyOmBHur*;#(4t{tC
z;}G||vVV;IA=zudHI~jzUMx<KMyV5*FCh_+rewO^V9IfcyMenp#+bHt3)UY_Sg3ME
z``Qq5wGSLlOKQuxvs;qFB}&B)oiwK8lXQkPcU6G~pRHGk>b`0ijS?<LiBql&AQI+P
z;yxn92e1QN46?a?0!7l_Mad2AL8PuR$Pg=akHEiOuct>qpF+ZQ?*wAq#b<OF@VI#d
z@K~3SUPDWF@HA%%KX&OFd9Xbd!>CD>tH_7YCsf+)@n*ilj`Z13k8s|ey94d5^FP1E
zM{CH9`3cE#9wajhWxr%UDN~@%R+=|(RopJue;qBVF%rXPoAn~Ims8rk;I~Q@zToW7
zZ>ndSSjhXQUM6h49a_(;#_I*lq?IN82mcJ^2nE%cXD!Kc;r_V6`4Sas)dn%#|4e{a
zmP1`6HnLDviFR=>@%<`Ms}9|cLBXAMU;&udMUdyiww_0g%9o1AzU1x%H<_ou{l4^&
zrg~u&M3n^XbO6dJ-S6;TPMQ-Lgu7=8K=T@wATXDk6hnZ_X%?|z{{6WuN;49eO<}bq
zW>$Nn`@^Jj?dF-wVZrc+$<N1z*w-4Vviv^Bt;kwkgOqeSGgM<RJ9<EUDRfu+HbgJv
zUJQCtlkwB;Ge!|Ym!|_W{-yy?%B2Y}J?1bu5`mDT41)(3lVB23k{NtjByFCSH<cpt
zmgryhYoSLDE#L4GV`o{l5^i^?%U;&=bz1*wY|DuD88&!}OcP@Tqtp6(7Sjq&u16KF
zc^(aoGaDA%@%`0PfrUtYt5Q4VTNAtoqsx<@ln9&keN|`N^lKd}_cV_>sZx|yt1dEg
z?m87>NDU+H2Ix^@W>W)Q&m(>JhdXJ#ck;IWSdy2cf>P{vdqI6u%EHXqME(klw^y`<
zKjC2EC;dBp+!cs}f8&Z-{(rok=RceO|Mt7>s=bP~_O9A9trkU5drMV~2x1FDTD50u
zwr16cog%SE?GK9D6*EEA2uZEf`d;VnpSW)1eja(8Ip44M@j8y@(Vxn7u1>Kcd}@b=
z01%Qyb1;)NCE`FkWz*1@nUec5A#8J6YPZ&~&Bg=wCWyVtdw{Mbkjv#c!*8m8r~P;&
ztM$BSdJk@HA<cB#Wpdwa$fhVm3mjPY*kmIafQ@1G8^m~!!N}E>Hba=s1^V3C*WW3y
ztaPP&pXW;?VX^;i5f)6dbU&H*@dJ)VbJ~ix^&iez*~T+~<s8;O&q&i+ub06zOS~8r
zlc^nD>;Z9P&Z`_Mw^1`HDGgWo9MX0<G$iWelxo&zS`l4_ia+-2v-GaED5VznHPYLs
z^-a)&_%~jB?PT@nd_Z>V?c&A(5a_FTUT8O%4WR`vwh}I7+2tI{3M(jyTAkUZ4ez@P
zq`8GNPPj3lH3dc0WwBC6Q5;Q<{BwdWb|K5z-{A-qlHGCS+__!_K&Hzo{;BXs0eDfr
zpy-AXQkjN){Rt}7b7maesK`zZ2KJuqVFL(kDR6_u-XQp1Q>V~|$RBhvlI2LHodHeB
zyyQZtw3BaTlG%?}3}@T5fkKH$K-!hyt6CeWLNhMR<LnmZC5DfgY<tU%Sx*{lAd>q~
zq0y;P8j@0fsC3ntE(MAwO=w<)=d8Rm)S_!Zoy(GzGIG4tl{6br+dkG?r`XAc{xI*^
zSfZgI2fjPmE9sd*|E@A$jL5tts?gw0Wl5<~EmOCW=x7aO$VRVCMM*Fp4aF6M6M*}C
zh4~O0haq~|wEsXE9q47ER@x+vJpvhCiUNhv?73HF&V|Tp_9R6h`+fY1gzihd3P<Wp
zBV+^d=(tYF+`iMs!rRH!5L{<sg$JKNY#+o0fT80c!CBnVdAP_SI_+TQXvzXXx39z4
zdLlyj*X1;lV^`gV)Vl_Y?0o2Wk&O@TJ0RF}GPy@^w|<*0STUspXmZ&t|7p$o4E4R0
z=u&~((R`35<qBNamiQo8Y8+^Zk@5Ti1wvqCKq!+r;yZZ}pgDCDd^q={6cxA==qCO>
zjbWm%e-U3~uUGaNqg<T#nGkEJI7HuH04n?q`q;&H&P4W@a=0kl1YWwvF_z%l3L0+x
zr%NY&qp)tpPUhMD2>!A!_Zvv-1rH7mljR13gPG<#YsxzMQ(B@ru-r4l2HwKC$F%CO
zk1n4rdFbw@vLyPWw35VM_TnR&xXg-mlI}|AWK?#y{<Iz%J1{NZFnZ~mmwR4s&z8T|
zp#N)rGsB0J44KR1#`+plDUVg76jbG^b{8$U)a75LZA2zbPp29D6Qv{<MT`V%YD^3L
z1Tt%cot_4;{_F`38Cxsq7MNu!^s$=Q$pZmEmAn<l@M}%<SFg<Nh@3Mk^?({IvWdKS
zVDWtoK1YbDBJ-bJw^ih(N|M~OdhxI$DzVByXo@1IYa<jnRF-x#*F=l+>T%HLG}TK#
zgf>36l#EOm-HbVU`+-trd*^8|%CVtc#H7Q7p6FRuE*AGAMl<*tYxLbqz;o2i41=}b
zKQo5@ZF-M@AS<`Q^w@Bjo<dS01!^^m<yEsj3otW4@?}EGww0`cW*b3XN@`zk(S@|n
z3nvM0Qxe*rntnx#q#F+SmhW@3USL?i5~X2P-C`1FxT^Vu%wHEm8>~e-8J2E_)9=5c
ziEiBf8v#?vopnlXDCtzkROi!cz}Wq@ESWK`owGo+sVPjQlZi6q>D+F%p6`V)z|T&;
zaPe()X}<Z@|8FsU`dh<@2>9lAekRO*w7^U3G(t_bMe|1Ugj;GqA0HWrL>sJu=x>Bb
zVRkOef4MBnC`fyK{U=aB!`k>Kb<b@OG~dwM#fRylf)5TlDo!KheDQI$m=Oj6LRWNQ
z@82COe+D|U90g2gD`~dqRw2Vh#)@m2XsxYIj+<UW-vh@7XUAIK$T8ne+2;BRZ$okd
zXET8%NRhD{C@!!+)?oHf12#G()JiriZMS_hQle3g+zn~)^5=p5?~1N7=(cmlh%!N%
zYJAJIe~>Z#mDp3}eASc;kEd*jRiZ{Y?~f}VR?)S3p+kon^P7Es{n}_z;@n{KaMG;H
zS#uMo!}S)ttcdBJO2R7%?dE2Plw=+n3I&Y!?_WdQC8rcizpKUdmh2SLNwzx+jB=8t
zKi~of(r*<B<|L8eekT?QlqU+U_F33)6&b-sD`)7&qn5McUOvr<!?si&g!~NBb%~!~
zINFK;lQsT#rC%wwJBXnOZf16Y=~SWE^#PDkg>kNuAUVL$+~AJwkkd)IoZ<*Rjh-PS
zUJnd+J{*tfatb$oK`KSRJ6wrtjVLM}@GgFDdHI7Zb(|Uu3l0kw!HJN7>k6SxNme^>
zWANCH;$^vg-|uIA>OJ_%0PwWOBOAH~!X;L-3Rm~9pFab5gJ4>C17R~U;vS{<#m{z)
z@YR2v0ueufG`t?ckY8sOn-A)<oI9Dt>Bb%I@XBcU{IyTk{NEM3$RR-R-HHen8_vGH
zzUXAYWXHrkKj0kM=QLeJEXh|r5>cQ<R6G$K6{5j<O|{PbIglJE3(NJ%^a${&%`$sC
zfZu60_*GWvRACmiZK&@!X_~>)&eCxNN;am53g-i2ejLsSjo08C?6nFVt0Slct}xo@
zm5RInwbRU){SXqWn2LJhG3<@@vggU|R{E87y3C_oYvKCO#T&7I2X6g23!mMmY7@ol
z75M4A3sa{5?6rBy1FiSRU;lPpiMdVa(n79&1*Bh*8K6E{hLa+qgP9G4v3O`ow2{5@
zSIZ@_24F_Vt=K0`O_*k5#x3@s*~+;S+hH5^YGSa97feEzMGSIz2LM0;a^iUWxvX&M
zY8S^SVA{l4jL!UU<ZF3OXyW+BwHacFo}aMf9Yl1s*t^WR3%B@8`-)BY702Z{%M-;P
znU;6Vb}T!1w|a&i)I9021hB*}eT{L0S<<tVyxht0pZ~k^9Q~_dHM^TAfd}`(*Z{u+
z?Ir(KfuQm2KcVfm#O(L#YA)5b+u7XqVD~PdMNa-tt<+xW!Jd-wjksMQAHC)86xcay
zdN)7yks-LJ^B%cy5E%oy6*z_0ldpm!{7c|x)?IS}3%sunUN#mQC-!u4b#iYt7S7|M
zH|9Qu`4?~7=E;r7%pZw<rGxP|MGXDlRL<<MRdAcs6s0KvFZ)e>u7<A>ctIK~^1_Gf
z!H%pC;f6;Y{mZHND%YkME`hxGn*E{_g?Is^>`3|n@MYZk`9P%o<bW`K26$H=w>(D#
z18Fz47?M+Z6kR&a0$(vpIKEu%4P>jy9fH6#GW(Buz9(Oa<Z{g(ekXO=z?irCu&yGt
zDr2VKseG)&B{Ki+qd>P^94wvbDTnUT<e0heezoV)+`#L<i{2vXG{z5OxUue9FZ*?B
z@0aW1v@S1bDIS&k#zEDuXU|8LkZHfi@rFNWN|lIhB;KO1kr30%aR85d75!8*GXxgm
z=GQ6EbWwtAikO^xIH)!jNVDE4`yzYXmo@GGbYIXnRE#D&Wud2w?VQb@?1s-Ka^SmI
zdhsLUtQ4>j36yv^$~XMDweq6aY)ajiEJBd}9HbEP1_C~NFrw|&hEcM84_=gK@cLIo
zkVuVdJVkIvcf|$L+0n(zH#SYD_htKZtNSl5=v236WdBs?Z=m@kHPhE7qDNobr{a1c
z_P+1r<>lD5zl`w_QZbWjgCJ^*Op>GUPlRq|Cw6r_#*dPJIL^ME<1&szV~uGY?APqy
zTh0=NIf8P;nx=`h0uHJ;BKQWm)}Y_|T*oTYC)}GCaM8Q#G8)TSd)8)T!WCq^jJI2K
zcv!>?rLDunNf`@z!nyH<oTOUkUQSw-T2Q>tze~1P;;%)rpR(jw_@hMaeod!{DD>f{
zovX4jz0*mitqpqUiDV@_M=v8IMRf(gm$)iJ11Y!}iNq{W^hdO&zL3t%a*M(?%Rb+|
zHaB)=ZI>>V^q;HthdLkXLp{$2ncP$h5AZZM=-=Q!X5UK^yPD0_eI?Ji@H-eMFu<Kt
zNdKo0IOg0zTur?-v~vXSI$&^S0!R_>$RO>8xg!VF&F&Et9Qqv~`yU-;HIUV;C%wIo
zWWQ(=&X)YOTl9|Tcv`&23h$(z*x@^fzpGY3*S2#Kz`Ergj?AQ)qr=b==<Twm>`?8D
z69JPHP?{Q0lB3Jv`-L`}?{(4@*;6X!H`aM=GT+yBep|>Ef-4fzi)<C{+cAoc4(3#Q
z=v!7<Jkf_h`Gcelmsfau@9M<><uO5avBPVTHsRuQJFG4`rSw|9QF#!fJIPy9fvk{@
zmG*zmu7y95SH}>yIDSYE)$WiR9@Xa$mH$9pefuBhcL8x^)W^{<WdO>4iCqWXh&?wE
zbiM)2`6K8x1i~@@4SF}OzL|G4w0=tB<UB<8V}9p%6(DmjKrF}4&mRI?5zt{2tBJO3
zG^@$uoBzK)uPGmc;bHdnYpOaWAT^cPqs#mqk9zDxK8K~Frk5hce;=xZ<}YL|Z8$`J
zSZh53fBpw0@#4l;jeBUMgY;ifz^nE9cU-PfBNSc@<8RX-#qQJ>q*%+`a2swHI&($v
z0$I9ICBjOKcc6prlP*eP@%h7oZqFp!v5!C^uP>{ByY9V3U9gRm*LuO}<dK_aNft{9
zxxwk}A?U4YenBZo4)6V$rMfkWp9aBnmVHwwQ;5`&cg-sn%Bpl{gz3X|&U=c4dL6q1
zTK->aYsT--CC*elG^u_@XW#}CI`2LOY=P_sRo3lwtDra{Vf^;_;|A^A-ANCeS7ytk
zf*DKuT&UrpU~JluWtZcsWL3<8=M8+GE91>L>%4kS{S*wuB#VEWQu*nZ<?qC_%<`#Z
zt{MSLpQtno82^a!jsn3R#bXpAe0^tHv*yz{hmL%yX?<;#6J&KmuPi;u!6U88uw+Se
z%-7>(!$oqg=@hS%Q@KrZK`=HtYx|mTtBy;Udt5rRy?}(o<F*phYOW{tjG5<7WUHqX
zSr@`M6Es4$kZ`lJip<f=tx*^&DIK7v0H#jm+EL`=YiMw3YO&Gz>=G6rycEX07#CH}
zt&3wEhL8@9qY99>5f7Uvfdnr}iq+aCfX4y#4PhPB;T~WHN>Sj*IK%Q*byI5j;t0gQ
z(rz%!_4p&5fai}$lg4^MipCm)!KzL)>G#~K5f+b*zvLws_H;b$zm#rO)fjC`j*ZoP
z065}1s^=+j;GqhS|BkaxR2#~Q=$W<ZLzt=_MWOu}dOmBb{_^;AzRV^X?n*OR3^b(o
zT1DFovRHaxw<Z&#So564P^KJ_v&$OZ(qj@6H3n4aGevgWQ|T49$u?rIx6DhqoGNtZ
zo5xB^RYb(Jq?s~H10oW(HAP9gIVG+1+_jmSZLC^0nEwKKIHrk31259Ic2wGuRruAO
zzH9M&+z*$DLzv;09FEi+Bme+d*r-$<cz!D<Kbg3cdk@ss8o3<urpd2QSlGNb4fXqm
zRZpw&ZUZ@Jb09)I(Xo{h{}sNWZa_}A2d<Aq31d<(#rBZ0@R+Qb3;3z*`nG}!#Iwex
zw{anSe9aAMbaX_`Sp!$=RUIzCxC@X92ldFC-5S=2`)!n`KzC@grZ~XqHuU>_I%ZBO
zMtd}N^3_e<!>ES${oOeZvTe+)fR|8WZJEH@Qa>!?qHCq8HwQ_z+R?ppHL(P?gbMvA
z3BNE-Eor|}?s$KrubKLOxyKLlm505d%Lx<Gc?}5-KMX@T5tdIS6;zu)PnZRwR4RRI
zcK@|F8}{U_-6WQBr@dScPWt@sJ|Jz4kPDjdYM}R4ns+<X4btskycC#ej(ptWNC~*V
z$S@E_pMqZJx*WO_ob-NU4`=?N_dtC7Sh!_6g2rQo1+x-QuP`d{T@{)9n^dyQG(7_&
zDpas@-fJXt#-1rc=!QRX{)mCN+F0Dl9F2$tu3Mo%xFR0(J&4+x@eUlr{5`F0H=sxV
zAbRopJ*n^XI)0DQ-4o<FLWZpnItE2<is#q;HnlcEl>dy)ZLWSWDMdF9b>qbt)s?(7
z78qi`A{3`qMdnkqDfKk6|Mm%JY7xb6C{HK&X5LEAxW9)D+7H9lV5f}dm7P|_Oa@dj
z;WheL=-(kV<=J+?2T(YlGK32AOdfv^$iN5)2_WRfAfDo@CY;KDL0dx|Z0-9}-QabO
z{dZ^QX1gE1GJh2FJxeY!iMsm|4|0OBJtcsDUH<Qi{VbM7Uc$lgjBvD9S_%0JDlE2j
zfO79PwI=8K>?jt}Wc^-z*WxH7u5=aLZItM*ScHbSif-iCU=6I?rvgqG@8^ioiSm5D
ze5IEjw1@gKiu5fc8RgCc*r{K(gC>`wm(y)^v4jr7p97tf>t;C%W^=BFj|>7WLpm3?
zrT7#qAva33(!TR|t#*aQHb_Ghg!10hCFhyx4YDuT&l!X*Rf%+E_xnDDYL2YAuKvy2
zXsb{NJd%*m8O3B?%oa2*59XbVklkX5h^J>Di0$u>tBkR3Js=iM4tuzo*`)f_3b^qa
zRe!ih-`pcgaBt_mmg#*jVhy@of<U97EKFW|S`C$JXV!xSdI&csxS!7v##1$^=C^IL
zlg^)jb_dI>J%FK90ZseM4hp)u7ii4pu-w>G(|a6K7yA<0;UMt-`7|1arG8-j!%`{u
zrU277`@+c6ADt@Xt{zxSghB_lj)d$f<e_j7bbBxCOeml=2bn%1Vaax21w3<k*IgC6
zoDnce)yv08e%bb|d3xVFvutWKzvRUOjNaVe;I+Zjc6cFcpp--pyU2hoAloQVE{|7i
zCNPXV4iE{qa+#Dvn`#+p`6WJ;U96Yt_#kt~OrF$lsg3MUn_jC5r;Kqbg?C((+vV`5
zY_e>c)ur)zX8oqg;xnuyz~CYmuxT>pUqJ&}8uN?P(*_@O(vJ9f_R__r_*%+Wggfcd
zg_!ruWO|sl_|o)PZ6>KWar=S$$};t!A}|~{ItWaU2wxjP-+(iLTsqwPLcQbN(96HN
zcIS_2CI?R8P8g<(E(`7E9AiwcNal65YE!|nDjo@|U8Q(+i|TW+i)?hem7DVyUb}9`
zYaLw;Q<x4`O4ws1Rp<|9+}zVhzz^0?otf?4l;So(=gpG>`iPu=zXk?o$f!aN`F)-z
zfX-<1QQqJ}lgFGi*Ei+F(7&jvSm<?k#P`d{@$=nk3^rwwup|ioBD@%T6`<BX<9isp
zHrR)b`RI|OQ-$AZX93nhnxD(y%OibCq5Y*Ry$d5@x$#FecD=Udt>O90RsQ8$`x@Ws
zT7bJ6^w;XgjEaAqYQh6#(4E&04=G<+A6knC7MZ4@sV7j5)#fT&Iwf}Y2eC?m4(aJ8
zMtg%Z1fS1*x<)lGVi%lcGu>M)N_G6IOq0cAf~uk}`-Icetsu~P_w_FqC{2}ZfQnyC
z7UquwUkfng!T;_cw81s+?lfjwE{o1dwo6cdg8ba}-6s077uVKzbmow@OskCLX_+#z
z_@5*6E~?P&_iNATNZC;cc_3(~c@I9mx(i~yxm%9~azZx{`sA2c{Bw~RE>7n@?y;h3
z9>Z(h3GE-Ow^cLhK1n&-bczCaJ=lEZz}!I222hX1c;{TVZ6-p9GGaE>ZUQ5{H=BLK
zUR93mETo@Hx7$lKo$PPcyHBN<O?}5HTi_3vJz^LMF!$Wm3}Eq{tT1j05Ot8Iq?3vV
z3d9WU?B~=~LVSxTz(~#3e}Orr&W*^gc!D35K4rX}cI8_;6dI?fX&v$T6P^NP%+)>9
zm8yy!sTeTnojvVP4am1yO^X&g;~uMdu2mHnUTVSB8n1nZ>U{+zOG}8QkI30tCk=Z`
zcd$8@>JR6uyKGwW;Sx|r{w0~x&mD8#`%$V>Juhl6<tc6W12_k;NJ>CR;q!I-&}g~}
zgdu(u))&-t=a(Y|Y1nio-}>U`MT$=QoL5G8dDdrPw`48bF{{-jx8rOIvBX1eYYqgk
zs<B7y%g?eNo@<cJmN}N$EZ7Zol=Gf*xx{Yrd3slu#Bd(LD59u$?N7e^;lD0KVn^dG
zVbr+o3Hv{tiev_2R$VP5R2W6N*hPKovV*puYrTGBQWng!!t2#MJ}feiHmCMFn5`W(
zHjx{+Gh?G_q+kJL0?=!`KxuI!W##*qX-!zW*N>5FOMRy7wq_HB`Yc^_(}<3uOONdS
zZ7L9MOZL3hEbaYtx0ppMRl_#Zw;2J#z~Ra*dipibTMP#+3?1!CFu@m9GQ$)ki^0z4
zV~~8$Ol^@qD@md1Od&1}b8k(bF-uyn!W<$L)|k3QwTdP(uJJQ0z|;2EWa4(!pFo}X
z5}olxmhP_G3LQ#)+?OqAhY)VBtYp^H=(X(w2Yi;A`vb!^N1MA3(!n}^y09F*48eWN
zR3xY_VU)kWKn=#y3s{Jj*=7Q&F2vV*t^zmSn!tU{o3X|P!YSHKNyEQ4o#4U3G?XyB
z;mmly%(Wr1fH^s}$2b~j*I?U^REGfDk)@p`rDfKHwdV!y0T(=dKeyRiEj`gh={IJ<
z467X>f;usRqW(ux8K*{VGTp{;d}=`14FgnDU=rc7)?xgjb>c`ve599qV>4cUV^UIG
z36E0EU0f_nR(s0Um(5~`^m#KcJiqkhLM`?i<;96mud7WNJM3X~9jh<@%cOGCV#j=1
zGy~_)Qms-Ipj=XWCMVBfosg9c0*%(S#2Dtj_Ti+r7kF2C6pD#x#oLzZo7HH)c2U>1
z*H#%QaTXuW1i1;Wakd>syd$BGQ%JD>eHM>p<_UQur#p8+;g?^Oo?#FN#qUH5c;%&b
zpOzk7W}@Kf&o~4ES_4i~as%(kNt#t8)5KN3P0awLJ}dlSVwXFRTd{_(nbnb`vfh)z
zzS|N<b|Pe(Nxu`xVYV1RUp|t#W$V#u(|E?$@a0^-YYIzOqg}IKb7a{<R>&;2TeQB$
zGmUiVx<%>j;pd2uDU1hmM9?8#QlbfR$D?oH`eEhmzF)Rl!*_JQz+D}<!}Wi!Xp^#I
zJ@=MzbUX&u*5D<csxl=G!?s;UmU9pZmSl)J7g}Z_ZN_ICyQcMHi5$i=%fpuU>KdVE
zAwTYu=%|OQh^DI_WdB&Avq_Celhv8vn2PL)BnhYOVgG2`52dE1w$fj}R%%;B72OWx
z;P9y1sGu&+Nv21#zIkZ9^%7ng5^d8OSYECbP%&05W>&?i-z3<Phgb2_*AMM(;?nEd
zwCZ`dW%hJ!gzJ)5ZkrpJ=FYBveIi|a{HtIL#Dmann8q&gomk)TP--lAM81<fz~s27
z4HE)-!XT1yiJaHTRmUg_8##qBY0jkU-4Rje$twEBV%KqaRFfV<u6q{QPQB)eSR+hq
z-o?~}q+hqmzp$AQaT6g=_O3l$iEros;$h_rQEU~;y~wOtci<Z;u=A3B3KJA<d}*(y
z{;;o#)hU69)1S+ytgLRvV3TcNw-R3o8Y(X6-Tvk$za!cgWa-(<AgDOO@S!9+QtZBO
z0rK9MpX%q@kk78u&`KHp1aurKHaAn7-%ImNrFq0z28+km5YQDCk)6J_Y?k%v(P>6L
zveF5H-?UUjjcpCcdgn2lBst`6)a%*U*bb6<`MdX%#YznbTM@iFcm8Ctl%)%;H-3A<
z$|3mz!lElk@E3MgD;&9xjL*0OJq*62ks+lIT7t04$z;ZUZU%Jhxd1*Dn39<l?3Tj%
zH~^ko`rYhK?&*LLXyBRlq81X1Ik2f0e!(;(G_<gO9Xx@%9Minw{yPCcDc+cP)E45m
z735DNB<KVlOTM(a+oCci>sUzIUj_Fj({3!CQ{in)@L@iwU$(}nBP}G<A8<6i`CDT7
zKzkuxNpbaw${Ip84kAW?l<u|s?J+v`^^!Q8nu@@kXx@8oW>TayS`tqA(`eO5jIcV?
zP&!Vbyf3H796S7<@t@8E{T2RRn{t0G+`l)cv~qA0a$1(Xny+j6tpl6llBIE+_C0+-
zNRLTh^wlOUQsi9WOb_7J=C35S2d<ToN;mt^wD7_{OGkj645Ojw7}{_cwlMu6F@zF&
zylf|GqT*p56N3_fLEb?8e9Qv*3~&!VmtMcf2F}W@n*OF=Qh+~cKmMD|;0-^T;viB`
z%kjo1=iwB=7#<U^^_w91Es^26gv-!#u2nUDerVyHb}Onl&vQ9o+;>vvuvIup`M1A^
z;lNB`^}e(id}6-U+R@P7qUD7OvZ2fT*n8`+x$WWTU&lKmJ8y<7(PnW1Q8lV8nc`@A
zlKDTp_y>KXw1)Ju6&X9n&DdTWZ?hb-w`xqF<-^`7{7GUd?ayR=u&wocn2Jtb$BfC!
zM?>j1X@(~kAfR?OF0d=%R4S{5V14dH$T#RgvJzjBHsjP4&~_A<6)7UO0wF`vY*734
zXJX#1&(siE;b_mRN|5?*&h-7?%7LytP~*-0_-wO_s+;IOMjTQ<Z4>CcXpIWxh}_*@
zn|{qSD9}$xEXPde>P^;mKLT^^d1i^?UJPv07B(pW2nPGe%VR^4$E}gD<VK}dd)#KC
zGifdnbJ9Wqttw%1d-Q~s@;fWg7=13U!cjpl3A#7$$S9)mt&U(q7w%Gm&KL)?f2Yaz
zYura3%?z<rYWlG7xI$<p-jXMEWox!_0ZV;9CHP@U;=QD1G-C>0)K`OzQ>Rdok;bH7
z!qKcq-!z<UZy{7E+^%EnlCFIFjfZL8w%=>APty9{Kc~110oVQdg=cA&JO2M1Ny~+|
zzD#IL{~h#VjlWy1U(<_8YZpa*DF31KT!&_ndeD}5#G~xByUd_@d?_m9ReWYqvYW<%
zO@T-1wFNzRXdEc0?9lbFS%Z3<2EP+8xh#8!VC5Rn+?(Yqz<T3j)Mx7Nuc?I=8t%e8
zaMc7sjJbs5+xP({RD!IeUx>EA)yL^02N^E$5*?|x+CTUBRT(zH71+N_)=#SL;vhT!
z_zk&42ZF(n?WWKg4gQfM7R&mnfU@UBF$99H4((t4`e&8tfTt99T@+q35i@jM^rL<x
zjRL9|D*lx^XTmFEd7%sUI(m6YU-^J5=^)eXzhBL?kMFfPZ&c4us#U4kxi9vzd}Wl%
zS07?sG>Db`)Gb)2<~K<D#o1eLR;TfD*x|vFpck6;V`5w}ZN0*8K1(0E55viHqW756
zldg!Vh)@rBSnw;L19sC>8bcvp>$g@+2G`m{oZXis9QO@Mm-k6qLGDn?iZ9lBiiLqb
zzc1Yd;ckj2v@V&hEIP@osT&yCrZL7Fk2Zyy4Ry^r+8%aG+>d0Bgaa&Lfn)*m^ei0d
z>l*CZBh+;P0e_p0NQMVq%B3a2G8&lS#(yT9SO2aOB^Ul)N1XrlfqrPbUm`usnL+!V
z`T5W*EjNkCngOc<MkA=Fx(toJ<6*Hxg&q8?alsIz>qT89{CjsXsNF170~frvbP)(D
z+NTKUd?xS!;TnWi%S6C9PR_gu^Q|FdgThn!Ypc$B<QUB%2$K)4k~f1MWGiNg{P$K0
z)5MHj*V0J6c!;3;DdRG!$>hPE^_i@C?4V{!c{K#;1F>x#PuLkBw?QFg(~>nWWWvz>
zbOuuO{Eb{CF$VX2uJ7`Xg3g)3dQ=A!FpP1HI8ZNRJW#Jj&u+QpFY>liyqC00$0^iC
z_GFrm+sFt9aD-7Q#fI%~#Gsx{pI`M|zYsy(0X$jDd=w2}z4(?e$v$UGdBXr)m4(I$
zyvBypGJ)^ZWfKjc!UkQ;u8@enNzBV?5_N%LeN_tG&}In2xjJO6DkxO>&@jNRc^KzW
z5EJNiBx%rUx}M)f;yYex>=>W6+li~0)N}jj6vGA)%F@eHE>3<TxwqGC!uCY+$74r5
zWi(JM0X1f_2SSln{TgAqEtxX+Nb6RrE*qZ{5Q{_MuW_Dn<DFbyWvx(OIp)`CGwUN>
zD(DP=N>Z|Xn-rWZAI@*kd{OQ~p;{Z53^bom2L%!m^Cfx<6ei1LwZmc6kVZG6siYD4
zs|WioAHxPGXa2jBuE^zUfZYK$@BElz=S04?IdI7^gHUq8C)@SQ!V3(w2s>6WlLJzw
za|W}4)Hv+~iG?5oI@jp-PqZcOk2x>aczT<yNwaj1V%#h_t9zNO7|a-sR7t0$($?h!
z%loCY+uo+@<}gxoV@Vo_zt{KHBgE6>;jRX;5xTcMll^A>)ed6q7LL#n`ainM#iAuG
z`Htop>H4@9O=g5Pj0sG+c4E~*@%1OuGDi1|59T0yt43%J|5M<sEh@kf{;J*bR8Q1&
zW|3acCCUnXGp#y6zl)G_KdB&}^jyk!P1KY$Tzti@lScD5meX%lAqhOjakC${aDh4M
z`!)8qOE!+imDMjpUP>Lu9Q*wi<DT95(aDAozQ{ti`_=#@i@_;CxJj+wa%#uc<=l*N
zU`%RnZH2@7tS<Rm4GccB4`D@%XC(JZQkG?8*J7SE2PC~{A+{TwiARiSa#P~*g}0$r
z|GUCzM(9c|G@rpp>7O`a+s<@qzWxE;=U->M1E1CBKt7Mhz(f*O^$+v{X>Wdbj_Ci_
zdRHkDzHI|K9kI0D<@LZq@tvrI<mckD7F7qr|EvH4k*O`_Yp#P4?)>Q|NjA?V(uUCc
z{+}qL<iM1kzj`xRZYi~<v!OBBgozgUCWy?3E;j(Q=4N`4q%KFQvLug3txf~7|KoE_
z%Jpgr(-$&2QXXIV1dpBv=-_VA3OC!Q&h;c#AYWH3W9+!ro2&(L=6Bs__eC=zk}gLr
zTQj=`S8(i7&fTYOZv#~jEF_pk3n?oddAkbr$IXrm8f36to>AbjamBWW)WE*BwPjJc
zcg}0{e9<=H1`q&ZJ1g|<W_a{9xWF-rG#BZOP$1>vg8@8U2|~J^tT9toNRVL|4<WJO
zf!XrS0VH@L<OITAg)B9Ih{u(tLC~Ic_opnVR=`&S)yA1FrwX~w9q?cdNT&?Nw;CZw
zdCbz6T(r0VN+=k&qx3qLjubl(B%aqC!i1p=PhP;JCK8r6*AMDf47l@D>lPi1rBMJD
z9g6xqC|?s_qho#dX~-qFwOe)%M+KdU;q+!`+c0~A+xtjVAB?8Q|A))F5MyZ@$=Vd=
zO!!*4-GkaXx`+7&T2@sq#%Z&yrn7^aRK!etIB2aYRRJCE2uRAnhSPoJcBfeC{O12f
z5V38AEbc3J0)?hm46_dUn4qof9ZrIlRMwsK&6hv86}CrEcH<KEw`em-GBHS(@tDy5
z&D|B~nlUv62)M!$+k?rWbAyeVcUxvJ2mSq5iD13P#?~pUhU2FBw18sJv8mHj8Ql8E
z$Jhh6dq^!L2Gk9km-&9WyMj&a-=Q<6^|-v=*+3Q=Oe9RpNC{+H)F%^nlUkpdYLrz}
zI7-x1KEUPXei1Oc$Fv9j2yy`)ovLHTi)!_N6{>TgRjbKBB!dTV$B0KTzz93eC{3(y
zmHkCkpK5Gu8MZ@@xWD(tqOJK`np-CRV)s?$bCzBIA86kG^Q(?3w+wO!4{a>&s{N3Y
zsWP{I(P0v>p?Y_E$2?l!!*Q~`(oe_8!W_jZ+7IHF7<7U=C%f0)8>_EW{xOMl$zFAK
zl;KLTxF~V5^~qQD&VSxJ|1x3I$0K*ct1--~4?G`xtWRn43lLLR!>2M)a5kGQGl%<(
z9@#mbs*JJf8Yp;BZ|`jOajRg?UBcdm!d3X(YpD|seyBl{KSL|(Tf`4!9qK!PLA}>P
z?s^-+|I1xdyloN|Ag1uK5*};ToN6%bifL}grf4`@cSS0+<Qg|XV^RdOo_NQ-!IeUn
z5n@2;*GlA(1ktUh;LcQlmz8-_!juVs%$?C7ZeS$eByiQrNK3zY!x*dVV_lgg;<5Hi
ze&LCCIh&%`m=%{<LGN^m%Jm8&P)0N(JFjDRk*&++$O#cUvt_NEPUcSVQql2gH8u4h
z%1>eQCr)GBqQAQ;@1reyURF5L@{QH#zs&UT&e4CAw7Y0;=Pi@76WG@DH=E4zy^9-L
zm<+lT!Ge%)rI@WrIbU*YCJ&^O<_17i-hseB4f0i6B<YBs(*V75V#Q6%dtcoo09HMD
zQD!~=HmX<NL`JC!4qF4gBSvt-H+3gF>E<cvgDdpvh6E&&NH1*uc*-cdr_Nnd0Y+zU
zx2@U~16ymEJcKwd+f}GPoBZ`4B*I4WivsfHLBtq8olIb|8aVvH>4L@Nr2v$l)eER0
z<*La)w?hB1T)sQ&xcYT3_r-KTqP16Tz+?~3v~<aO?XGa!nF!*_3{Ou1d+U_Kg{lMp
z)7is(#TD%tY==r9j1CMnh2lEj*RI$+^OC^~1sYTcpD`Tu`8~f|az8^MqA8ZJN0<CU
zQo<+2N>YQ3!(m*i$GndqTr8^Tv6mMD*)l45P|^A^CoLaR;V<)_Y##4GJu0DqCxJZH
zVPo*C-`Q9G4}PnqLWtYLu%+tnXv<%HTE)mvP!Q#bi@!4o{oU5P6v<u_4#8{Oti>i8
z*hqOQsO-s8yd4SM!tGrjzc`EbVmF3h?US;eDX=xSx94(Xk?)S8B#xv*d?f|ipQEvy
zSiMyv`R$_0xHG<}Io|Evq;(!zLedD$BVPYOJ5;FuckU|i?uc&00#<yUiA6i>@82bD
zBhp>sq`olx)P;H1>CoJN%q4h4vF$znN%18c>l+Z+{Y$n#LTvdeg7Ix<J0?|6py)rx
zwm(=hVbUCp3Cl!+T!ph>))X<>3d%p?t1!zoGx~a#gTa8aMdFE0hWkvFic!?7VsAYm
zc0w`KugWu`BDR$KW3LM~w~yfABxRb1He1ligG|+kwSaTv@+Pwt_6lPASdiUPAXniT
z`oHk&X03oezQHh<bZ+wyA{68*mtJ)%{fGL<!L5k4cM9A5w?V+sG!HuFngxCmt%F|f
zy;Q=ToQ;&k>R&)viN&!K(oLwdcJy^NcXUUaz4e&a^0qr$$s&<6IfVl_Fd_?C13-y6
zD+%o?s6V*m(v_%lxm7TWgX1zMLt~NKT89;ZFS{%}NjIwxNkYSFOM*e_R>ujIHFvQG
zRK%q~0`K+yE}9kXSp|m&YW$4w6KiYvg~U&nbH1n{{IBC7=#{{B+1_9YVj5R_Gveg_
z17_9ZHRbe&BjsT)ddlS3qN=o#^*`BKXKGm|X)0!j=o?i=KPxuPcQ<cKYAF^eZW+-P
z8S(v_<hQM?t|^@FkpZCjV~!_^z%-WT+i15@!{LB!vkZ<d4lZqI(LpQ`s5$|3>SYwE
z2N{bF3oT&%86jZ5IJ5?ewB1i?S3k|%j9p&PX;2L+^11=k<V5w?R4Y6?5S*&zR(o4=
zJw<6%W4!x+R}zpcmkbmMU4YON+e?D`_l6qIC20ymJMWM^HKoX)I1v)@I9lmFf&2{V
zmfPb<J$bLAEv$iIS8<M|EKl<FlD7ybOY_l1>CpsUqL9)GX4^wpIE9d3kC-;i7L(si
zCfM!ZW>TXGA(EIjYk}sJ2~Xik)WN#-Ip$F_zf=Suuy?Bh0zhHx3acis`&?*n0@#7P
z6brCEWcpjZF42L3)e9?jQ3rdlUDU_+7NJa=q_wJsXGR+mj<qI)Jw7<Srd||~y=Knh
zmMf0#YoE}bs!*}WZmJl1mxyNF8Bdcd6rbpK5aU<Kft%Rcq)4dr``+SUGGh|=A25lr
zFXhJIcbQA6)a_?(WeVn14CXFpHR|HJ>Xo8lop&$Cy8yZ*dTXv#==i-$FtBW_)Dz5Z
zBn?(9U3{<~QcwG_`;#+IPcmiG$Mtnz&MEiiK<EoC=+nR~T!e)rTSn4Gn4<E%!_{|F
zsRR5JF)JbyLFT<PUj6hc*`+g;5JO2U+wpY=d4(Cw?_(}*ajwnmNzE)6HDNgz10ex|
zG0)do1aH%L%IwCTJ-2S!-6APUITNVfV~trI;Kepm2qSejLYs2CHl(<a1zz?_s<@@)
zVE>3Z;2(yyt}!p;VY@W3E*-gX*Ll!yM2<VtV}tXDC)upZv7}r#M>cc1v}$6hV+m_q
zbn14SR1JOQa|m(%^RiTj_0LqY>vSG#fTgAWkVNeQUl-Z<n1KQ&Uw4>MHz@{FdgKT)
z>>iGSWTB`65ZQF=UEruz*hPSQt4qh`y!=0zz26@vg-jsq$6%SO7VuHJOPW#AQ^TMH
z*|iR(7nu>`foxrUXx6Rc`e!Tmn?6bf(z*X|p?=CGAn`ZJGIbYO^OUfkz>n#~5&*lO
zbQ01XNe3*zZb~hfPfI(^?CyEVKbs-8t4h)1yyjwNiaYG$pM=SU2u<r)mn7G1T&j=<
zVvqBm;;s6M37-!QkPEcoZv8o)j$D*t|4M#9n!|C+55S00bkEZUU^I#MeRkLjBmVxY
z!an$A%|F?$IVNYM*kizE%#!$BQm&NCG*4`VjoTDu>6a=0kH^P6!_?35kbn;3XBmLo
zqoXR#O0B4(2h?A9j47~`m!DaWrRf*zTbdoG7-xa#-yDTq{ycv;>DkVN2h&oXNON0z
zdEUw{Yxf1sclMVq4Dy!vwP$lkb4kupJBJ8o8B{Q>i}*i8%U=`$^@qrq70k0!jm=~f
zS*UbBcDFWwsJYe~e9Z0Djcv<VG@w6`+u}I!;z|el?bRQq>AC-^6Zz{Ub4abgAG^#s
z&A-N%8d3>Ad)Z8}A?)9QbTMyEUh*J#rx4CA74F$$kTS@L+!DO1?@Suwr8?I~Jqjxt
zbD8F5O=j=<Ld|B&>EKXm6)Euhzv}wuHJsvm)mLrq^8Vnwc3bD_4J%Y1mpmn?k-Our
zbDu@u2$Kv%RepE+O)=55o$xO=<4q~VUwc?=Dnm$`k8cd$_pKja`O1<ng`4xuWQ9rC
zl>K%t;#=m|VlEVi=-(l2oW2S8GZXMKP>x_#$UbH*P@*j3o<U$&CsX?*qNccK=LuQ3
z8x0PUHW>DCdZ`;)SMM_S^5|5O1!QKyH@e)6Z=5s1Sdcw(<&-8HB>Mu;oDL>^g2to&
zks%MrUXPjQ?G)KydnV_zpS;pNZrp4No5?#4Mk5-(zQTns%-dsT4<6U33Ysc?nEXnE
zzh(hel_JYgnLA@<e%%Lp83opfE+%i~4j!5m9zVHPu&sJVVHuUpbQ1Tg;?q-Z5uGSC
zY+}!YiE1%hPLzE<%&2c?Q2kIruWB0mD0<V<z#JW@(%eR@3|cXy?V1m@Tfo^4m09!H
zT`3z|oVVkwDX|oK)0i}1xilrhaOdd(i`DLLgSc4}`q}li>ufzynTQsy>zTWErH?i<
zT?A^y_HI4j8c<$+mpY>PNu$nWDA@T;<7jvY#8rBa0K|aJ25DM5^5mXCs6Gw5wqyu=
zBCah-zPnrbp(cfEI&WqJuo${#l&xbsW@~Xr;f`m#8CyMa_8*dfN`w2XyNyOeO5VAA
zO{5p1qyW5~51#;;@zu3LqL|-%{-rI)4o5kX{3Ey`k&DY3cyhX%_)uq-p5HVMrk%^T
z97n+nVZ+5(v}q`EVKl=1jEyvSe&>HzCSRIpv(k%xO}O&^>m#9L^YYZFB#N24hxnZL
zIW&az-M`sPv+0m;9amO!ZN6*xyzr#j(FfCa@UJVh9_g;H03!lhGewCMv3E0h&zYi2
z+NMi$zUDK6-w`v;S%*o8f5X+ht>MXBZ`2rmlVU1(<KcZ<xujQ2`QKBF^r%#>A8Z0n
zRaf3eb~0~~H2BP<7+CBwYg-8QM$XCe#x{7ud*N=XoNxD6&VH5|OFs;nYY8uauR3Ah
z1iI36tq-RKiQ;54IbZrbx}~?Mr+I0)dE}{{7h=9;78ELqWm`Z6H?*p^`x|vQcu%jV
z&m7I3UOL)-^6!hvUT>y?45@!Gk5nU{$8!DtR{MyN*W7!JS7%j@IA}KTxHiV+Ujv3I
zjrHom?Y>RrqoK{omYp^6;zB99fUBHubt{~g9`B_1{tQH$nocaOczI7+Zs8W7J7t5c
z56~mwwkugn`K>{-3+@G*Y*oa2O81M;-pcY0gtF}n@+xoUag&hjg4A<qB_0hg%*Oqy
zxpkPL&9ZpF9&uB&MvAMziQ4S3<G1dq?SARC3x>+@WWQd6l1lD=6A<9~-7Yr}b~&OZ
zOebFVa((q1W0PQzNK(q<qdhz_-M4L}vfj2v-e^g473G@KSm93O!Iq&7E`zs%kjh|^
z4U7YB+<mIs+t$Sa8Lz}`<8=EBsSLjvxbNM_Azl=u1kAq)G2pQ#E(@p`73DK4;*y?I
z{X<S;lJ&QLdN5Itrci}OyDjPTr%P-dxpL9XX&d+4FMrTx*u^`TXWj#z2INzI5}2a}
zMtgqS=ba70jPOe9P33zO?$dE{TO3d}v-tF`#GR_b(bPC_<8tiU`1}Yy_PYaJ_vwD*
zZxZbNSJGxeyPik_taJ)tSpKw1;XE24EM%xSE3x2vGkIg1HD_Ds8ex8!bLr9``9RWB
zR>hEB^OkasPq9`e1ohvRX^v^8jg68?8Iki}fM#kmi4*LcT4Trj$0$&I8b!4)HXWHH
za09(pmgcp+&^c5n7cs6WK>|g03R0ZfU2cA#6q(s|$~mQT7ltZt<S1x*22E7u28l4U
zxdm$J%nnRkbVPh_y^I(6{$KHw&^yc_u*v9ia(^IRckzkRX5vm;NxGT}75`?2NwqIr
zwO+E5uAu)|?ew}WzBthGj*AP=Q&GQ2g~4U3d*m^i!F`e4@iowGD7Q#bz@IL68JdV6
z+*$9Wv1L0}RuRA#Q7}&0w3xm(>sfRD1hudedb2hcPgERQCsBZE9XWXK#e;+0)|yg`
ztgYUuaqMT)u}AiQll6CK3>fXC(W-lSl{)Ol<P-eOv45o|5`z}S&`i05Wu?&qv)nh>
zq9?CWmRXuf?y4WlHb##iYDSK`w#UIIIjtvN!RW4tc_hiKi~U^V;_IapLV~mse|aBl
z4>um<j(PtT(#eb=8D@Qi!JJ`ktfBTmt(%(dES5n_tsG0$-eH$2tn2=zF-800;GC-h
zIG%LcLsl=qeM+Vjf5Kq20*u|Gko0k<ZrcpbqMvIrlTzqX(pYlre=djh`a8ch`*2j=
zLwzuA=>8+M4n!~k*cC1FQ;=t_b_k1fZPIZO9!zs?JBhH7PG03__6RQEZ=X1Hu$&D`
z1S&ee;?|y%=^rlPaKo*RWiC_La`pdY);_#=-JG6!fx1)~B99Y9;?#q^b7syt$fcR3
z*-7dy74XfzP=}J>V2;x9cyvvGS;T~)zo4;Cqh$jpBD)!rV;170siwGgDcrq@^{akV
zY#?QlN#)4tDfb?3GmtOt7gav&mod$zE2b2pINKJk>Chc=OG&Ks(`yUJ+WJ~tvI;>~
zeT(p_(mc<F`(u)M$dYnNcH5l)3Hn&+q8aFDfj8jKLxEzwICjt-LGtXo66pV~+-`Sp
zTW#CF4ejKaF3FenKCH3QCjHI~7bNMFpD0e&V2+3BhYyOCvj5qg=_0$$yS!vr&ke|%
zQEw=tHSpjb9I&bHc%UKCJGtPl$c~HnT(yWBy#0q=QhU9pLSX2=8!cU(cc%(qxc)u+
zyZ)lOlYVh*FHSwANbbt8^PP0TXKVxZQ9doM%3N3cpktZ}2<5`Z7gZ4=TYUGYJTHF$
zXuF!?y0jCcR=dn;*uH{<LYSG)S=zIfNIii}p7r4<kqxvRXiQcCjuia?HFsRd<{_eV
z@<de=@+!`hyIeT?G3g#VL=B9t4C6+IsGH5etxVA3fHl7}H&)!r$Ku{avE!^+kT(vz
zTjk*mZ#u4|ynlV_4BXzR5^IFtDlC`bKnX{5@SNj6@zNr)wvN;#kTSQAzh$!^Tuq%m
zR7Bm~{~Ld4DRqR@7!FmcqzFZX=~Sn{JVKOGMA(mMI`tZe4#r;?o#A5=Yv2XpEd5=$
zphw$sLZit^g|Bm#H|G1mP6ZDq1<4UY@a=6FKSE{d&Cg5T9d4@Lu9&$rN|*(?wv9kk
zyu?WbGSfZvqKcAVfCQ#e|8iIy5NyJ@%u20?n3tZL+>uyDy7o7bF2>)18qiKNouj0=
z<ANy}X=l5*8dEQWRdkX}=G6k~vNt%J59-hNtn$RH&>U}@6L}JTd;_w$To(Pkbha@<
zy3F}B(<t^ls93-L%dpZ>zSO5vYwD>~x|01935KRU#w<EDB9b5}_a~zY;*Z`#^e=b3
zl%Oc*Gog#FBSYtIpuB)a{rNH<869^>Ee~V0^$6{ZUj<lsIT6w7s)M~tI<ss2kN&6z
z6^E4dS1c@mb#MG;mSMmyYKifh_n)_E6Oi$9os5&6+#Z_O=A<Kp9Vn&_vg#_O@Q856
z7xmb0@4=J5$@v(WGQGgcC8({`(Nb9vevY)1RfG&iZQ*8WE2sMD-A;W0S>YW#whtCe
zV$qur$l8Xn|5*l245WKBT{>dO9)%1FYz-;XOkTbZ!$d_AW;ZS;{Am|$yYC)1cw9y1
z0lRQo_&aqCf||h&a1~$XofZUh{#v1+jVZ?D>^{whQ!wVuLA@{5kjYf~Wdqa`H$XND
zV+b~$YIpwX9-5V3<)AT^%h}KzR_k~##==<RM{!c`>rH-0d<vHn5KImXuSymXJ_;yu
zgWEJ_rmH+^`eYzH;u3|9j;e{t40&yi8aJ4KGGj8QpLQnaRo?aVREdOqi_j%c9s7|`
zk?mJkS2*Bqrtc!y7d?Pv^6lnHXDoK|=ub>lWl4ePlmO5>=#Qdv%fuw+Cg#6*{45>v
zVCiRpniYkS4DMEJ0^L^VnjarT-ceX#fgkiSlI7OsqCGo#9TkgK8HxWL+0hxtYToT4
zTgB8MWGX0WYGHOj!`ANM=EP6?5qD`fcxeJS_VPBMJk*`UV0dq~KS5Cr?CL18U!kGi
zXyh80&M?q7Ec^{Fvn#$f;Lk3?=4*GT!|1N%PhI%8=Tp49&>u&I+&GHdQ*aEDLsJC)
z9*-JOi4cLFio8YeMM$6PVo6lry|{ZV8=Ge|@9#L?oAbVfB{=h98&Hw*3pHVOQ-M=~
z^d>;IIr#WJ`j9_rrcNfxXS#y$t<dW9LjPm8S}&Iovb|AiEYTu7SwbH$5AiQ{HxDB|
z6yi07rh3K`>MX=x)zzbqXyunRX_>pt%Qm&uxue~i!#rvRWJAp{Wf@;<*G`nachOU-
zEH5fI$=*$8DhM5l>}uDoEk})?mwe-b{EQou?FLH8dzczn|D_Tovu4XtcKYZnA7(dw
zm>34S?QWS9zL#IDeH@SKD6reiVVtaZy=Zscy?Y@tm~GJa-HN*ZJL32A9~6}}FfQ_c
zSB?+J(uHK19@RyDdWEhi7G2VXr@HT|*VA6^;3#>ikXKWh_Z+uuVe!&fy9>7grQsdK
z%KWC;w_J;+hC8*%DC}^=XOD()XB42?+8TuWLS6iQ8S-AR+f}Sa>L%b6o!=g)#{Eox
z`$KL(8?nzbQ6V{Z{iYe6#q5ZW5y-sXfI~m8QcTIn!gaCO!aSn`W4CdfJgm8+J5SOM
z1<za0t14H6W)AM!i%VLvb9!Le6nM;&#bH_Ir8oKC%+}tm^TO89;IDICui!&1{3<k?
ztMSjqA^cRlOWvKjX=oM}p?|=lR{-b$2SAGcj7Q$Ib?>_UWd_{GM@>Q}YqDy4t*wzQ
zhfn$~fA93G5~FgG%L>aNIZ8dfqEqT7?AQ{f@UYVDITH_ChnlgJY@{}2giuK2awazo
z0*7}v>8u-kN0X1j(HlWMEu*gHU%diEJa1J56Wp<oBbs&@f|Qn87ZupRjW^08M;MbM
zKDH-YyWoB0@9Sn6<?pZAdAQVXaaVr>Zk4H+0WDeI4h2pzzXja*f|*aMqf5<HlPg{F
zBSbijRrk~&L9AN8cgU=J`nM^9IR0_|Of*dFU<4(VGXvi8E$dIy7h8WDqA_kV9T~a_
zN{0Qi6})$a!{3YR&!bQ;k(BU`SVxIZq}aIJ{s`VFg`Gm6jj6|qgG7TO?I-LOeVaS{
z{Ql7hwA^lfX`9{kP2hc(hK{zzOxlqfe|5g+BPq`hMX?Jo`h2jlL&S+u^UUs{icFD%
z>5jqFo>a}=kwh3rV5{P6wpGx#Q6GW7&zhKYz+s~3&zZEOD$~TMi&82D6Wx`U=J_a*
zk-!m-cJy#ooAqfz;J3dh+F_HIH6y!uD}p84HUr|18vFnp+v4aF^c6WfQe6!oMB+AM
z5Zap_ns>>t==P_02RmcTG%9Aq?B}`3Yk8uHUPC6cO>zOHMuzqCE@CGgDj0z%?bLjK
zEJHDIE{Atc8BAd%G?WG&Ee@3r@}c0cYH0-xtpk(xmY*^|lKsD8vghg-^`tUB)<67z
zyq)JioA2MoeLJXCt-ZCickLo*t9DU)OVx}NMG=IwYR}q5QM-1H*u<t(6(JQfv1%tR
z8id~0@1MAzdU<(pIj{3N&(Coj?<30Uib($jJ)R*Ebv2xk<hW^ko3z!Zew|S94tb%3
zTk1FdyxrlJgIi&=|CMEXkiANTUcJ_cUKnU?Q7NlS;TD&LnDqs|udU+_C}ijgSk;JE
z5l{y__IL-rVa}^d4v?wc4*97iEOMeDs;>5Wua=OmL9eSeJBLvl`wYvQVdHCA;<UEb
zEDq>*)%qr-)t`rytIK%94YZDt9o!iW)=G)t1GhDIzsE;*XW+!@Vw7YPkSoHnUXt~J
zGw!1ZE)6%@1P9^12Dl&zy1K&N3o^y7BnuFS%PQ?j@qA4%+kt_=j+7{*9#Y)6VOQ2>
z+wz$~5NP^wAn5mkp+FKiW2JR6YL&o}vd^=Y!a?F6nJgl;;?y&X7M8S#Vkcw2S1eoZ
z+bw(*hqNk<hcYYCGc#h1o#m~n4k{&!zX+chqno>df^DhhFlS>V`e^*uQ?@LXsAe`x
zt7i>#P6f*@9%YG*i6xb$4<9^O+W@D4ugmkrE_0(nYLy->R#=Cn$XxT>*K<<_P=$2O
z^{~X=F|)mX3E>P1hbrcq6zVtSg!<iJJFss7PoGo?-q1J6H8hJ6v#+ey*Av&tJr@l1
z`h_D}{3gqPeqQug#>j#(4dM?p9I86lnuau|cg{DF*N*DxcXtF8a}^d>+};n?gqzV`
zDWwJ-N=8=kIoaIO6}WEmB)-=!yMI|KQ*->&N}*)0&yv`;B#~zgqu)-Yg&q%63qKDl
z%J_(Q+H?ORrsoP=BK;(ikpGXOf1%cH5C9P|P?Kf`-uG1tPGf&%FN+Z6NO?oqGSJ*e
zZ077-3~#D?+4doK!~D;$m3DSdpZbk(zAjL@$U(Wn7S`IPdl+}JJA!fuV2f$@7z@He
zj{5DLhTRz`ALqR%5F3ykBG}mrTJEsDY#HOxBl)GZ9U0}`94#I5%@+nj@x=Cbd_Cv*
z-S2Ox{|sIy3vnpNFUMn`jxlH_K|7Y15=Zk>`_-}s!mrCJWKH+Oq~~^<TK`;ui>~D`
zk6|sgZyB)Ezh}Lz-1fey2Fj&QTUAG;X2&kf;(U3#o_lP)E-qZa#yRn&oxG3>;{FpE
zSzR7*sQg2o(v3HpsLB-f@Nq;FOI;;Vd&Y#MR0Ek>fWIb%RvMf**!2a5WaSZ@O$~;=
zklt0;F4+w!6EX3YJC9xwAIj?rqW7rgBj*tA@xJGBm*XveJBUPvJ_oBO$i|DR<_w|)
zYwk$IYC5pRb{Vvh#m=4-JOvu*h&l=G9qH#z3U^P06H8z9`EUzhu1<VmYpgWd{#7&M
z<+tPoUEZx*IN3h2koWx9G7EO##EhNT?z^>UWb95-lKOYd(;OIo+r`-z^C^DU4zv)c
z{?B)#TI=g8{fwPHV@g#G3R2kz@2Sn9k(`FKU1O6E)`zbb{PrbYeV8v3NsMRCACoKG
z`SbMRgND1L&_4=8)EwYh)M)@J!&Vr7lA@x!SHo1)M5UZ^`KU?akJ-+i5+4CaRdLWQ
zSiC3}YKQ3#X!J;sh?{~bts3tUnP9Yrofp|;Wmn0SA-=d}=Jw8PD}qJk4B1#f{T`>r
zK&_PSkzNDN?q^ro+-tWqv&!+x&&UqOJQ!<9{%ZFu=aiAr{rIMpCCh0=fNfn(JzY6I
zF}9o?)Pm6~t2;rRdQ1`jl5g7$sPnWJ;@KkMj|eRbcvfUJNt?$&zhHOd3>7KCq}hT|
z@M5w@ws<k=V?edGl6IEUwbP-UP_Am2KxbQP2dt<-S))QadgUrS2$zS5#s+2+LUE4y
zpGaU^!q6i2q;@Ug!rf}-^^)`;XV^heXxX+>`0ZTLfO+{{_cml_nC(0crDeTo<rJ6$
zZgSs465g#UX8RS=UUHKVz3&EF@9$vOLnIrY2z5W7II&)U_hXD3v-E)R_<R><Kt{T~
z0<ziIS5EIQt>?C@OX}5oH;QiTw1Fa4?tfo|muXKA^0cp}Q7t2?PwlH#8#3HuD{b?|
z%rf=#9?RB>R2mNFTACm0gD{!tf%AO#{@4#2FzJ`6+^-NrI<ag2&hV%h=M7es3W6w&
zrRjeSh6|n>1KWQAD}eH0g|*_#qu&GW&6NoFs}AFo*OSp!C`JKw(5zukGH_;H_P{d4
zDM;UZ#G9%1z09+Cj4Mq45~~`#^&h<D09df7Tb?V7J*>0<cl_7BU@5OU@j50#3aLS<
zxf*)m-+!VsM3%ur52<UBF(>LJ0<!wmJ^kN<?<I@pcohfxg5QIg0Q7E{0ghorBi8b7
z4_60<%v448C*^t7RHBp0B9)Q=p*NB(D{w4T9}|f28%qc41bDd-_o8<=T$lVe432er
zr4x9$i9y4Bks7y!vY!!9F(&GgU{5A!Zrwibh{06Xe-+~aVv~0xMC6wgMV8&Oc0`u%
zyQFD{6~!!@<LxQMl^uC&6o{m!3Zet7)!z}FeLt!bx+SEA+a;b>VVh3UjPxF8i~b~E
zW<5$C|BWrUV_qxxX6S{dStf(C5ntD^Rapem-r?|pQ;BiGM|(5<zv(KIZws4riCJYt
z20XHGkd06g`<zrnOz%4}ZH)qsPc{-YRD+UMCb_$MfG~!ZlJESwp8KHA1?kGDMN>)P
zGugNsPC;aNhwvzzH!vgm4A$Qwo1qmD%y8}LJs)JZ^gxJ;M~GB5A!Qgygml1dS+mP?
zY8k^!k4F~hzm3xQ*2KTLN{}8n#71Lq49S<Ga9hGi(motYs9LZm&KQ=!H1Ha|hF1L;
z&dJ0c0jLTl=9tI-G4b!9;oV~NF@izjwntEltxGnaJCr2Q(Gm(V)d+68C<1X2xq#-9
z>@J5|nEyl4qtKe2Klau`Rj|J}mgC961c3LULdwGx0w(DJ759NdZdkGMow;K*=;I$R
zUw$=MNGO9mkAU77n)Ya1gszeQFkK`hmOQSdJD*>3kFF_FHV_?B5Si#R^Q;Q7>8yA?
zn;a6HMQP8G;Z*j~N!&6Do{H|%?xr%OQEs{I_g&1$cfHX|zUBzJY<2OXlaLa5PzTyY
z-Gqf~zWN*o>d-C}=)042_YDUx<x4G29d6ABx>L8A#V8acy=q^sS=ZF=OFY*tiM!X-
z(uz!SPAUZ|(pz<BopsWzo|qtQZP+R7({r0xy^7t1-~4y=)Beo+(BrL-$<Q^Qg|(B4
z84Z{E`I(`@TTvTb1#;+5*#lq(`5bCl&u|H}*T%Wr^~VCNXD;H36+!nhWfm6Xu1q4i
zzKu45978`oZ%k~AX&%{Z>#(-<jSSoVUbDu!Io%mQXPVKh=P)l`Xz|ev28t0K+MG}F
znC{zX^ZbxA=GV;6`FbJod0t~ibE0{G*SvTqu-plD8Vdpde<cNSE(23C`_sik*ukr5
zjsz(-9we9(YhpQ9jNOx3#wp*uT!XuGA)p_=++BO6!3=;V&W8}x;rC#wc<{S}r21G8
zTRr6LB-59Bf^qc3tmG?HS;rD;Hws!%{Tw%#^~Zn%N7_{A4)I}!+GfWo)anEOcZ>pU
zx3N`Mo3!BUK^X#+t(46qW9q0^k*4FuCuPh|VO38C0o5uhaLW#4Gs%~bf{#fQ=#q)8
zlb5E1{>_CYEt$Bsqo;czSy>CC3<1GG*PEZSrD<8XfsZR9ANWK*V2ZfkB^p1nA^)YB
zAXkw)$&%PVW!<HHFV}h}lf`DJCs<iaRDAg3bEI$krHik|Eni^{qPKXQ$7++!i|Q9R
zP)|M`s~Bq5!=#e0vOm3yGFvRs&NrJsJ)@&=xo~fsnDPjyejwQOfmx5}^?ZO7D<@>l
zT=%h^1Xgg$Egp!)wIW=(ICnL>lh=%LbtL6eZk{^)%+h$$`&NhQ)mqQPgZnbch>Ngl
z;^8GV!?{HGv_|7rKZ*+=4I+oLOMVpyV&o5Rk>q+)JzLHW+Hs-tUT*IOWp{$k>>NB!
zzU)LuiW!8-8KLX5xDrBl^J1byTa!^QR-e!&k+-PCMnH7WBQz$tkNGwVc{Xyi4To|L
z?A~uafX@gQCD$I)d9ylBXFiqRm^8}$d?~Cgd*YWiZ6sN}e0agPYCkDI(PkzzvXv9g
zFE!!0S}Ebp$Hd@ng`LsQs}#{&R-e~a2zJQzgOncm>F-}}{yiKW{305{AHzNND{=c4
zXtn*n|MqjqX@rp>h9u6dm;f-}!sTo@*AzK;Ef0}&5@OY-af^h|oRjPl4_#G8jvnQK
z86ao=*1MLuburGRTER7wwGMg^xU@;`eLDS>y3wxm&O3?Ei?}cRf296`PQLy}@eW1v
z8pXJKDL<pmLy|Kh2F2HwHWT^cyg+hgk7{?bT4hen7Is21EE594n2F@HvcWn*`?#xg
zG=Kcy82W6}VeJ+^EV_1&M^uG9goqT?8_TqaO<1o`68Soo-Ls@_6I!SH>-+CSZC5)g
zu?H0~W!egBmSSa|W`4CsADt{eeqP9}71z^NkT#m}$vV-vgYslZKryXf<fwC!ErFH<
zgcA%k&_hKSi3`6Elf?}2a{rKq>#Z(X>LggAUoX-8ecBbKX+P^4&@i*_ocn!F*AmZe
zzbNk#u0`@5A3Cfe`8bmNo$+Dez>7u+9CxwZ1u-RHSn?mkcppm0)NpHHh-=wVZg9pU
zfqxWT)|#xD>7pMIHjXMJYC_%+))jS9KT!W4*i)T%s_tloW+$XRx;c1dK<1*r$-Bc9
zJ!d*zwy^N6|GDH-C^e;)VXxKd3G$qWY(QeEvRe{L!1*xm^4=w^01iufTd*ArKQ^PC
z1Xo+V5Z7%>F+$GDEBgp{6xyUb)8)Arfpt);Et5eGld8vwa%@p}V}`rwt7>%)No9qm
zL;6TDScqIEO=>l;%HA23ihMn9tQHg*_LMQy-XJJavAy?Qm}r=(`0#wkW%mB^Sbz-6
zovP`~8^cIli!KPdmVTDKZOnXq{Q#>DOaLQZag-42hvhpu3U+Yel$YbJreQ5Q!FRI|
zw=buEPx>f*80`1*p`WP9`ew2>C^S2*6#4mg3RZ0Vq=xh@4ZI8d8ZBHbrXTw^VUJ87
zuv%+3R2#O&cO9z8>IYF5aRBR(l04G3vCHXx4GBTW#36YrSI$u7+B)~M`V%RV$r>sK
zx<(%~Jb^oh0)mMM$pZJG`9j<-&l(NXZ&Sj?*OsdT1otX*r}x(y^9)H*xZ^Krm<g@!
z1nUNxdo$15yUB~BzH<Rm(?B>S1~aTuIP{==>h*uYCA()SgT|Dw9;~5{v0g=2YjdcB
zoF1k*jLj15@<9#RoiO3WkSDPM>F#Qu?@PwpgK1YAcRolo0U(Kyd!vNuK{sap1amPb
z*^ewV-}6<HOf&V<l5{7=<m{(5ldHCjsA34@M|M2i-p(mwm0f?72PM?6G=EuME|8NO
zoGY0WgP@;9@+fPjJxe!j+6%vXIgR4H<b*Sm-USm-c(?{Pay+k^y}r<KDqLm3juh&c
zy!jyO+_d3KF1@K8t!gJG$E&73K(%@{Swj~8w4>>aZEyS>0q3~*D2(bRA%NX`^HV^A
z$iBBTk!`5<=B_bp{B+wd)nVHp2NP&9`!iEALN1+jc<u)`A&$fcNYjyohnBesn~5O)
ziza_3|58WKAWZA{XRuPPw@XjHbHuET9<nvQe<?!-;*y#&4hTo|N4t`mdhLbJB9=F$
z8)}<n9hW>?6tiSMB%&Z`XVX+IrdML8IfQNUf8OTHqE;7QTU=p#cQyoPwTQG>EfSNz
zZ~eMGY&JmQ#@Nl!@yzlTTY<^XWqrYJjLo8ELvHL9M)p&cc5F7gq4PuInZHYGN^?UG
zTaRtlq)8Il?`Dh}S~^LBZ1FgBjZ=5p5As981u#c+YWpzaTd~p?jQeFNzTWbPKhLJl
zYe0{Y+7-JB6GQYpyQGw=<T=u4Txf@6>DJyQ7Dhe!>U&3<)`!05t+;$L&e?=9&bmtK
z>UG=8mmqMNP-;~kRQZ5&WpC~;jbMN~tuLK_>Sh$B#lsDg9Fy2Sr`~ed&7%Qe@GHl`
zHV#a$SbENaD?@1q>!>M8?mzoUMVtPv7i6qHWV!LV@_C+bARx$_prCc3r)my+M{3v8
zowi%4te9(oO(i8%jprz;dAlSKxzMOFm3P8I!Vxg|pkCwa<QFqtlEQD~HJBH7S+{g%
zk2VT?sCPM8+dq5!J##Fpn*UjrgzRf;2tBvSd1*M2v{XAb6z7M~sR<~g+*OfZ7HB{p
zi7#<7=N}wL7JQqxOVDBn!~~_?=4nGd>RJ81z5Z!QXm%4-SV$7~*$+C0z}+wMn+vbc
zlekV`dHqV+yz<k{UO;n-x-cQDBdG$|+#=aMRkX6B$$I7Xr<PfFGol$3M(wt81e~C3
zJ5<A7{CG9go*j`vn<y3K?7wyj7rtid0j85WF60=hZ^@=iaArx0Oos(Mob{Gc=yVVn
z2&3I@Je6J4wLRFNbw=Y79p&y%-2cgKNCOkI*fFU9X>opue7-Z6r2K2WgoXX9p}x0F
z_i1Ty3T^Bc(o59U_~9RwAO}ytY8=g5%6(8d<8P27EUGMDGJb7i-u_HZpEN<R8w`08
ze)osEFkBh)8od7jq~uex9WDtd2G8M|K*OowP4NZ0`R87y8@;R@Azx2&8qPl~`rC#G
z4<n)q_=(Gvgh?$xkd9IS$8ri-G1S0R25g%<FwIjgKgt#yA%xNCKEbBNhpp82ss~*k
z?o`B+1xTsH<rTcM4Kka|biUU5RspCRg<){&sN$VQGHYi$=74EH(i`Y?Rm`~x>F|SO
z$*AX-%Bv)1pOqEY=lOVOyjCrIvvLd2P%qKEd_<+UD0c+*FHSvwEhT|hz6Vg>7;YIL
zs)3}tR8(zV%+vu>f5^lU&}!R}XB|KH*Sxdohy3^iYd??v56|2@Blm=p9D+7Ij+hQR
zecZxD9apQLZ|`kqA(r91?@aj%FSO`66PXe0JRvq+anpiz9VHaQ<=kCIdB4}R(x^w8
zTD$od&Y#B1v|doZB%wYgezQzj^y}Bp=MTp8ex;sox2?I|)a|_rdN2Fm{$#!JmeIqp
z&T!nHt1YYSELcrpBXzHeJL}HODO{6G;w3{}%omGwX;rc;QjLQqxC}}`ThXh-y|Q|3
zlsBpv1!LL#;+gy#f}T_Sm%o(rllVtfPL5Gepa3Bq5?--mp!Kb0cDm^gG8aSGF{<oL
z@7<nBQ@-p$m5YRi20wY>!T(WH%wAhCiCafLG{W%KtH)3C@?5GcvVH%1Bh<7nzZ)86
z`o|1%EUkVrJvXN-ggyphIhGT3yuwY><?ZQ)GY5i7Qc?#swa?p7)Gu4>fgSiXR7A&=
z3&J0v{CAXt<Cn^x?`mSM1SILW@gGIB6l0U#&QX)$!QKgGA~<a86PY1Pk9-$CeWeU!
zgO8-?b@%j4zxJJ);w|RdpMA$sxy7xOGFWTxTq}awb6Hd7Hfd(4@-B$wgXavjxpP(Y
zD$`f)g5Y{ceJq&8(B~YR`;TH_?`+&g3tH;b11NMfBE=v6-{@WcqlB5F^;p^RLN0Q{
z5uN81%H*43`{pRFnz|7U;-S*oc?-Mxtn9QbVhQnnZg)1^eIt7h^QskbCH(fdcaxab
zDg&K$=KFoIm-3?$n_gv&qplI!I?9k+l=jtsb}<-MlN;WG=;GEW7bgyA+ouRqYDq4(
z_Y#Fc0$1Baobt=w5)bF!{v=b8UPR(n3Eic<X5JDBKEA=;&$5JX^yulnf0Y`g)qAA}
zNOeTiY!4se3j5Ekz1L^%8pm46$@TfYG#P_g*&{^rc@=(cy?t-4@nDpt$2or*cgb21
zWcjgrfa*<!qj~YZ==qlpOQVS;;Iw;pwJ~S&^hmbN!n`bYNI%0>(%deiW*HM`sD{!!
z%38CUzRE|+-Tuh*K7iJUp&Wkjb9dW*|FWStVt)3hsFOcm``h!>e-sXFYie?*R=>04
z=~XQn5=`TFet$E5Su;2O*}+}}HvVLCvn$>>*ZGg`$aTVfimO9#vrp`0_qcY4IiBmb
zXY+5L_mMDbKM{Nc>x!{Pl_|sd_7{vTlc$Jp=Vv{Pn1PAm;AXDKT5;2kPN>%5%R&b>
z=QBJyfXkpnf>k9cX}n52qqQr--9lh^ub(Y-<lwtW%je~X5)8&XM6*W%Rx%Q!lhhY@
zO1kZgKrS?6FJlerK8M(=8+{rHz&*>rOKER~5AJ%I3Q7_lP<z$^c#2U%-JjmPI&6Kl
z_z<+_?@W<<Q9+c4@a4M3Mw};fT$k*A@qU;Z_o0F2T>+bL1sDs{iG>i=O$_9tsG<|A
z%}XnlE6>r33f<}O#TB7~iY?{kr@uk{<=4??14$1I(XE2BhF<R2g%uyw!ij7$Ybb80
ze$bE~SN8#11u^qz0b-F|CLVtVU0d3-A5ZN|*<x3-jir?D{$X)dJsC6m>lZddMt&`~
zk8`nheQZm;^4B)})2n#d!KV^$U<njI8QJ5L#}g3-U;;QVU&nx;)0gfZ6yT}A#|X<d
z?mU<H{a8xE`*mzVsLeM&;k;}8cQ+rNm!x~#Oe~EjXU}Rlb9o7$SQ3o)si=v(#UNMQ
zw)bSJ|0m;55YwSr<5J_3<JO)+TVz|5g|~A{=S)$u$0LsltkLYSO)?cNSfWDAEXfn?
zF_o$N*vu@ixp=9Eh5gq`nB)r*^m=?fU6?V1!z>Ddj#4(xPLnZ7%m^;*+7SGf5dv|o
zB)Y$YD`EksPBSgn=Yz!^&ioo``WkvqoAS)t0%<n*L<yU_`6V_tD2Sc8mmU8oo~Oj9
z^ANzjOWs@h&9PA6Cn<0jxN$Wo?W<HtK=DqKM~jhj0pu>yAWZ%H4N#|Rgp$X%Y06xk
zz)SU`&j-zt?gr=@pGdYAr625d&r_$hJjzY$e>Z-Fqk>4$kLXv<G%vC*HQ;6hKyDB}
zq=DJ>--o+}JvQdqwVlf>Uhu?Pwyx#~5#@iK4I@LnHg&4EJK`q<$%-L5WTO|!lu?py
zH|xPZy&s;2tBQSp)gFd$6}9L!uby!D5xG6Gpjf66C@NknD3F&_x0Fi!=$g>`Tn<!t
zJLS_(|NY_qG;@n!?b0kBakFLP@1n@iPJzj<D3XX$g!2pn;*+3$r>VpITxXD$RNAEL
z+TMBo_}3Z0>Yb7>c<Y_!={=>j!Obep-@$U5%=kCt8%E;KWLN-i#b((+0#{7xmm&Sw
zKkQL%j8v-519xRvQhRLAW7fL2A};S;&V}Da5|dl&NyQ6;jsjEi^U@%;7n1inyHSnP
zwV-?en{g=6sSSJ}=Hz>Z*0W`9Y`LY%J}6wEJ$W$$Oyuo=?!u8<b4TL{=3hG25i^6e
zWfN7+LIav;XJk^dc<tjMI@(&v=Jf6#sr4_9xq|P#!Q%c=+{bf!GcXKFORWQJ-6{){
zq>uQW9~&0yo728qxf!$5ix;%_2Jq1J)Zst<We?0Ml-2kJX-+alM3$BwOWjXTn#=7}
zbGeB2;s;}ua2tc-L7rH?6p)k@=k}GZ{m{TK*Q4&+m~i}!eqWfuGM}{=rgPGVil020
zB!(qouQxX=lGdISI0R~YxFOk2PE1rdoM|?AWdCyut8V*z%^wGDNQt%4@Gy>2dCjB`
zKjb5M3CAhYx|z2#4o|+}SQ5I^L?_D6Axsej&|?Y{-M|Y>!xPnzlY0wV#N<rc#mAUe
z0F>snqM459d!t*URTEhr>=YC<+Vo*k9u;;`vcDw5$S)#xo0SfMKX4N^?^1M=|C^`Z
zPDzAc+VAd@*4Id=Lv7{h_S(6O&-p`G)*LM?YaSHpd*!ixp7k2^IMyfadEX1w_N=FG
zs9&x=5B~{BLpP5!Zo`D}H`^=ibzJM<Y9uWHzc=&zOGjK$H#&eX`t18#RekgEt)Ywj
zAlSmamm>Z`I@wXD^>``dDm~K)0)?Q3z3a!Q03hdjHa)!Yt&!kQBrXf$HO&2Sfwb)q
zw}!Cdi8V=a!!K$5)1hyjgDS9J1E+_}VQ&7yEQI<Y&QBy?_b|$8fA=6SAj>w;%ElU1
z>(VxTTzF-dwYFmX#79y9+0mK?RgEpvv2prX5+S?00SiioEskGRX|usO$Bax3NJF@c
zn#xq31$eo-ib7ZqU)P7d?B-SMAED1)bJp+j<z2YySd-zfMy2BKnH#huSiJy+yhapJ
z4X(_`0GwK&*o9^r!L*5?%)u?G?_v8&9kwm!X6Q{<jFhIqij^gvb%C{!ymq$TmF9oo
zBkxsW$vVBLhLyddDhONnb%GMmzXLpgffh@v38346KKzH3IPN@5c|FbHi9O8S0M;DU
z5bOx?N!>H-YHV(_uWoAMlg%DlX{IdrN5Oh|$Cj*%!Sr2HU3|K{MZWu^houjff6tK1
zf&fnJQXsro8M12aC~6Gz#%pEcS*wGceIdS#)((*A94wygw<LKDci5j~gt&G&i47Xj
z?NS9^lW5z?-fm+v0wzwKi7czakPIxiEyC-$j*6%*Xq}zfaM@==wiqe*IsRtFh?POB
zGdN-KnqPwO(IsCDzt)S5_{q;RDHs`=ObJN|9{tn|_esaw6<`L_I-wfo5|78FOh$%!
zznc+?&JUu{XQlVM)GWI$E29EDf$r!iQSH}gkueJqOcY2>Y4lLpEI+>(-=2~3qkbNR
z1Ck@>iYct5aa_d^kLb(ruU^G4;31e3FB3jP6lpNpP}reimt`t;QEe<g1r*tN<+GAM
z*bSzHHy%L5JzHLZQ4JTc6OrBTMp!mRqK^}JUWn@naFxUdzbwyjcDMgRH}Gl?fDxPo
zB=mM*5)=>=cH0_MJ<=XO;6epZzPJKvk{4B!)LxCm<}GWO`^XswGW$u}Z275=#Adur
zg+c7*y}56U$m5_rFI<xNfJRfrzzvBmjf!7Z*}S~6J5XrZ0wgF%NxTwV-1F&f1a(D@
zGY!kZRh5xu@$2{=<Jd3k_H;6tYYE@Vk}E*mB1#}NPPro6k7c6fW!k_^%=W}f<g-q|
zw+(OiqeZn3FMKoa!z|v87rm*bdr71=8=S4A(`GGufX&yRt)9tn+Yu^VzhuQ{jc>Dk
zX=Ho%j5V<2nd0y_a99C<h$MVKX<ln?Qq8MtX7lvQqubeA^Ihw!up~iF-o{GAMYiZP
z@=9(c7piHUH7&9m3)66WkjL@s!%1Dgb-&c+H9y_ex5?CJZ&Xqz6@FXoLy5zatL_nG
z)ykD^>KcgpeKZ-2yMS>1wiES|uNB5A4T8BBjol@l89DCgb@6#sM7i|qgbA$5J!wFV
zY!LHbT0E#mxh(}Nt75Zw)v?uj%O@4os%l)8>N9+n$$Zx>O%269HuHNiRXUoK89FL@
z{{G0OIQDnjnRtlvt`<U3^=Z(-l}RXkXFZQ6nCX(s5$-_pshuE#hxqYAF(ss|6^Abu
zpSpN766HzANg7Cj)R&pkS@I)!nfkXrd)~{_qUsokyWHhlI2cJpC24qs0;(>_U`=O)
zfyQH*jbsl39ECUFa?|QuLr#?SzMy>^9;CGfriYsKRO3aw4(=ov#4E3^&;<cd?<q>g
z@YisDQXF9tmo!m0xIzW@BVJ>AR05+Nunmetro<J{qon{nmlo!NY>ftS)Yy)!W}?01
zFK((m-kb))uFu;Gzb~l`OfWWwV`|B^grNP~YYEl+M&qUghQww=6*X~t;QFdAu&d7A
zJ_mmgpk~RXreS3u0#8U~n&)d09E65?%yil=J#O?rWA(+e(c>Gy*bgrq1vlDsE&9gU
ztgdu-gS^#0x_#OP|3yQpn36dSD^2wr<TFvSUtt>ReK^4^OrJ@zb3&yK>z8I?V<t_T
zJ>98&rlW3$MTHnKV8+nA`yj95f|+y`zb`igT%te<b=!`2i52mm?mH~l?;vhT9>u~v
zuu)NqK+HO1kCzXac?f{#9kc|y-Wh*MruyBNRCZ1IH<*`HqDP3?4<M9S5d|-@68>i=
zzJ4h{@-gh0bxR%_{_B7wf+G~1OC^{3bj_Z5sZMr9FOD{Sz25a(JNb)V>llC!)`4q~
zv{tM48MFumpL%W)G8^7$sk5e-6KTgR`zOu2IA;e_zxuOQ21_2T8wU$a1o+dBPbfl(
z*(Zm<C8yoP4>os*`x^y};-Pr=H#OHkw*GGbHmDM5xqQd^TAC(H(t6|VAd29g;5#jC
zaV{=#In@5dBe|MthJ5@|$nxa%9H)l+Ml~PBB@|V}o_!SF+q!O*IW#PrU{LSBzxC!@
zgR=Tf=Fc4;zR|-$7y<L`FlQ=NeWrv;>T`8yg}~vg$6k0<ZA=8ff$tnq`UCfz4QE_f
zxm*YtNet(N4fLnrI^W@!jQdfITkkG;pjgMG8d$aN99hPPS#A;5vS{zH9rC7N_X!Hw
z5a}><QVp&H%Gg#Ip*Pe;$)f5KNK(vd{ksBw!d5hhYVC6~kQ|1jgCRl7TrtnO3AIO#
zw`X1#(k<=q-fXk3E$f*&>Q?8F3=kLbmY6=EUiwFoo((*t@19EGw^I5zD|%C+u-R{G
z)h93VSI<|dvBtP0DZ8Nj;!vJ@rgMsE(s^=&UaRrC%X&HNtnUlw5F{ZsG7Ie!Qf(+6
ze1p{44}?*Tag+4cHmGQ_GERdbNo@KOe@1j_3pG?V)_MMeB?~%|JmLHkzI_0i%<N9w
zP4xTdXp%4>VGG3$?EJLNbXIvC9F}{6cBWIQ6#H$`by~4^u#{m@zp()q&wc*KUP#K?
zys#;45MODM;W@k6X%5x5SW?iwX`D9YZ)y0ovv8^=aq8|1mPf<tetsc*8NW+DUR_)#
zE@yseLZ`V!d(=5%gC)Hm_IZ@291bqJ$hx@q$h@0FDIz?K7t;8mFJ&60j^34nVYZhu
zMzPB~&sMgZx-VAZn$^VYx>fMziHler=c=bgoYyH&D9sday<<rEN8v5$-p@-%M8uJq
z%1KcBcEViFCor<Ez0$E{N#`@{o&I#Wm}Kp;`&%y`m(-1TQC{xBuiPV|V5UbBMm`zq
z&4L_jO_@<=8PXnl_;w2xWj!fJX!S32fU#Scqc8`ZlvU2=aV0vLO4K?kF*ilN<k$iF
zU<e{Eu<u?s(nYqv_;5VQM>fEa9ZE<gkEXg*fpPQOkdb~L#$VaFf)m5F3hUYGLY+U3
zFEq@f4<0;^9{vk{Ti<-TFRTP{rY$AP>!<kzX*BXBD@<?=VzsOBDgVjAW>)*jvVaQe
zL;bXMF1IdOT|hcoA&J*|d3jk){Tk6H+Rkd)t@-@=w`JDk&@grC=&Z9qpI+kyGcyv7
z=x#`;&5B#yMbSd5*E&^=N!rL-t7k-?$PI$pa{fyNFvrg&h-Gd-asqxPnBRl``g*H!
zvW&c#i&xe^3Qyw&=OF~er5MQ_2abmGt&YFN(}H7O8Q@Vou(b1sGx7_EaVm$&M|NJ$
zUz=up47Z}YID4p+!eu*cUK9+$9~F%-`<!ICo;2{XtyOLLh}CD~Hge2MBn)-Gm!bKM
z!pDl!eK)(r9*tybTR9&2Pz9~d5Shenq))o(T&*{ncLwMwD^=Ukk-|6a^yf0%^1SuG
zPi2;WG*t6Hu_o>>jl|X;^Krs%O93=%`m4sX`5<a<b71NJ&CTeLLNe*y4Vu1QHj${*
z!`G>#!kuobr%;#VR?pby1q4D1d3Q0qcQY>qU@CJAjN>@tTl$hc9NTR7Rz{Y2p#p`2
z1rFa94r}XHn`q=~wSR9JM(f$yg{u0o@rjbSE@_yEZ1{mfh8?W&z^<gFF(Bizbo~eU
z4D+$+%F{$k0(AA&@le%W+TA?Zfz(Td-6XITdKGQhrRC)^y&p;6p|^`gPA2BICU^1G
z!BuC=&@Y)x3~G7*QJ9fj@rI9AhOlZQCko%IA&82dxm}20MYh5hy&UkXIB!O+s}K#*
zc-&s0H2$eE-6r#A9I=gEzeToGv;)2UEQ!Uj6klATk`~3fu{Uj+Rjs)^u=R7#TPp@n
zceN5spO^u`@hfYmS6W)Ia6ZeZ7cn)f$}rEL)>BJefOVeu61}5>@u3US@#?INDuoHJ
z5nR8V%}G8*E1Kn`_&I7xq(Q=HP%k#Kr;@p}Ms88nTK`%ue6Fsc!%roqk6zPCDX^uG
z86;Dz#WomPADb(<Uq4{T^=#J5eQrNsSA+4_-@mQc9JavhxZ0xW;~UN`82KkN#fBPY
z(RkhZmjHJf;pwyR0<$VSh`71UN7wbJ9=nruMvH}gf<GfproaOr!G3fm9JR0aod<=+
zuqQf6SjgQda;uv)yEN72He$7ok4@5>BX0;nw|AG3#mpDCaH{ksNL2fBAtmk8t4FSr
z-?}gga5k#PC?Pf$112LeVyy&^y=q5DnZEtBaqYoE_g=2*mk$N^s<jnlK8WI=s>;uz
z?<L<8lg_NzcOK1cxjaaMPwtHj<PIg)L!G=-I{KJ>DY<<_SZwXt0+;x&tT%Ns>bW_8
zJ<6-5>}c&9^{QZ`Fw%K=Q*KhTAjG}s9xC(jr~4&M&Ke?)j|=c~+$P(s3J}5zae4WE
zOGnZ)J6Fvx0hx10^uqdtMI~XY_T(WXcpn;V_}Ie{%kNP%`OWt{il}<>9ZYMtjVa)o
zxdOSptwBgzfp+v1etuL2-mYIgytOM`HgNKJU#jL<Qp03s-*EGnE1(tiN2>ejs&TT{
z+~jAW6JlU7s=3Ih5`;X`W?tPye=I36NoX~coaO#mU*q)ZScc`xtZ1KkB+sJ2`p$Re
znfS!~nGAe>i_wV&yM_lJ-7mJ4W`-di@sW<CiR`F-b$PPp+(z4s7Ir1)6M?Ef)@%4z
zje;)gY<d2jwqW_wctd$9!M9hLj@<hWZ<73nS;H9sjP(Wh+yUuB7ye_Jd-`a6_xyI{
zK;<rq=0(ID=2^#;?_<pE?YXSTECVQL*nX_S4YvZf0f74{Nm!{Q`~VId<tTtYhDjaA
z-I+U*R0x0_9=@)I9296}@q=)vrhUnJw?9~ewwJXgza`hK$*m{$7fljf!lh(^_STC$
zb$W=caKgTXRDhulF7qS<<b*q)aJP-=Lts^+Q{77+OVmqCedOC4Pcl3fp0=2$Yk1P%
zUBEb6F=%g-14~GqDzRC;Yes9UASM>TZ)weTLnqfVGHqkaV5uW1eX~j3C&547Mv2aq
zd_Dh#40BQLY=vW@$BzKW*!^McGCjYMm3K|P8QDsbrv<sZeTZ{V_>{)=QWORxy1E2C
zi6_1F#qq_cuniz$FBOTx1LOI2tFFlMoJz>D#FuG#Nqq$Mw#snXC-tIg2a@B?t(LRw
zlN#3C@5OhT^SwJm3#0g00(kg=_=$9M4=rh=_Z6ItnDPc>wpt&1h8dE+v5e?fa`pKP
zc@MYLxDDbj+EvQR{Tth5fXgJh#gu3k+d;ETH1Q1qK2@-AOSISOg(7DcTQT9Wn|5PY
z*07U8O+)wz>wg7&GH(i)zUrlmt-UuAqxQC<k`p#!$Qr0*A6+U?o_u;TIvhUS8k<wA
z#pe@K0<sVvwoZXqf)3<)S#Q5~64ZLkoUhw9EG7p)wzSS|<of$bkTl$eGH&<9-ROE|
zT+FjF4{eLJxa_8?wf*)oOBwigqi3(m(~WM-oO`t`?!O{je>@@Af=;~0_&tcCi22H3
zdVWbkCg~Wj20a00R}nR22yvx%lF=hvBT2)ZTBvI}{2s|2{AEVonEAgd>t7+q&6dS0
zX02(W^^g0!g4Bwa>}>~peVv0}CiesZl$7gc7d1M2OXm-ERDiE8%&SM3Y-5MI0ef<H
zKA;?u_LyyOSug>5nyQ#tVbn5b#eEvmQc{st6L*I%yO5wi$!Sc`JON#_UV>mA5L?Wk
z&kYDxZ74bKv$A<(bMv%9b+uhyj*H))NB)6N_G#eXPiSJK#=)OpVZH51ymS+A%@Q-V
zh>0p^f{igXW&oYZ;GQt-EP`uzFpoAtbi`Nv8d}I)F7_rqJ(W^j1NGFiY{024*`K;u
zaq~*c<2~8q!<Wqao$facPW25dSyoHCRCTJmp0_k-p=M$RQX)_^muxWbz$Fub?@br~
zr(Xr!P4VM85tC15O!u$JyumOoBO5x~Q6Jt(&aTgZ{xW8#>AZk0NTB6C**J#pQ?OH{
z{<xVRbHqY6y&MA*%ux%P{Ro!*8X>fTMhfet5|P=|0r<ETh32(O)qCrw;%KX_lZF#V
z8#9s@CFW=u#lAAbziBl2+=Lc8$Z59E-HXwjRR~iV{%y#4d9Wl6kos!zS)r^Bs}l+}
zzZJR)Oy9d`CeQxi6($7@b2EH!@*q+|xR--#mGKaZqQvUhj~{C#bXo?`>D7ALB|&*9
z0@Is@FS~&u9O+LKY(RR*{HyFphK@wWt3MTXwE9U3*AIS}`!cU_25^_K90*VFwkk8E
zpm;C2!@sT29si?9C}atUo+e8dmnx2C{kW*MKqH~^tZEwiQ_aWXLM5M<WyegJ?`U1~
zUs?oNw#*pv37-pv|17+Lc!|0W<$XZX^RF7BiU}zH5pY2@XqgJZUZw}m5glwM0$f>!
z#<+O2v6_-m>r94Ts#*cw0&I#w_lL-BKr+@LT>WxJ<F>jqUku<Kp{;_;kbGA2!6xaw
zj(iL9XW&?a=9W}a<CcxZ`OW&UAh#$lR!WbfU5IP+e>rtRdBdpH4~58Y|0o)>_oZ?B
zX0~XTces>6OC-T+Fw~hpENglAWSw4kaDq25A%$+oPjF42rA);ITU+C-<c4w_S5JcS
z;dsU4E1gRc@!L+z(0Bc-GWQ3cTVBa<HidDBdF#Wl85yNmL}&GRX&#!KE_bGB*$XR-
z!eKuMN8+qs+|62puHFArlnASwFiTeC-hO~9Qnz59tuSnFb!9rwo;yxJFnDzIbi*6J
zx)*O}pVck~?(n*|&g_?U<~V7Kahh=p+{=14@kW;$Gtk2Zyv1)}N<)_S)nfWq5_j?R
zfX%Z@Z}pHyr<fFEHV1Mpfkkhs8mj*_%+n?cm6Sqa>*Y-y>SK{=yau}V1}eo7(Ea?N
zrzt}{%yZ2NcFlH(+a4-WQQc%g_b8{?qf;+jXJVzegq_s2QHz$*QWobnPV!#!#T&R5
zVWyw6H3sD_%}4UVx&BS;;U!7;g{z}cIF7X7<0Q?2TLaL_U9918^Y&*5BPnZg-`Dg0
zh<Nd&%JRd8#X*7kEndE&0spf2l7dzP_T8Ci)&McQ2=3RgY)UIECdM>B&A-_~*~lA|
z`g*~F?Er27j?c7b3FkQpXgrR|v^T%2pY&4uo&~?KmQy}N4C?8VYp6ZlX*9tBW<snM
zq3F7_K6w^097$7>uwgzxdm|0mBJ2UWf)E%{zzNNlbDS=lIkpa1Vcy1sBpsIxWo*LW
zN<Ot$c}L!EEa#9NXVulo4@nklgM=>B6%Yq;dCQ#OKETKHi_<3s?p{i=1v9{mht9&=
z%Y=$>KRTj@YO++IB*TOH17QaxyVlNGNt*3?74;(DGYoLUmm`(nSKfuI5Gavr#?fcO
z@0urLEayT-e_Y<yxmoE$71_Lv9A_bgt#O^tRF-Bp%@23X&K3Xlw{<iO@rskn;7gz5
zYeFPycrdW7K(T)lyZ8uywFrCz#!&^7(+b8+FrR_51yX_`p(UjbiiOWj)b1+!*@Ci`
z@1gI^(%pKA7LNYPJ<xEQ3;?4EWI0|2z?1g;&v`(eX|&i!Ul!lg3@3g2%!`^|xJ7ep
z?unS}t3-ZfbNGo>uL3L=Ze<I4L<3I|3Aq0!|AtereRZEvV&!m|_1H7Zi~VVDL#@zO
zMD;(4FNpZ(#L2`X1cx<%1`z2HyGXj^-hBlTuhGKO1{f43{iEP5px#peZZADEn>Vvn
z>{jd+z>*mR!C7QiS&{Liamupv#TW1Jn=3=aprHbpj-JlxI!?8#m&{wqug8H-+L_~v
zN1Q7**?o>Q>bz*5fFw$K#T~h7@ZvIdd1<L^x%^l8qrY2Zz|L;aNWjE5^D#gQ?llu7
z>!SddyfHoO#f-_!(YV*WVGp=6&{_YgsTJy=K6h|}onwhBihgjnJx!!ocj^^eVUD`S
zB?im^@*?;hns$?1tA1ghg!4he%xv?_XI>Uzq!tD_M`Dh}cMU=_+-JOw#=`&~k@3-Z
zXf>2%xxBYew{ms3n(89weVAvtR0gkJHuk~mh061I@L+4fd4QFz+yU&-i%V327*Jv+
z(DcpLukPZf#>@S^)2s&1la^e5((j9QkTYRx&=4o?b+zA7bP68i835_htAoW)1A!0+
z&8NA4F0PD;b6w~MU(0Hg36^3qYFKF-o_zI84Gt*1c($x%J;`GpP2()C+rngnvI5af
zO)j>SZwU`9v20%-SS@RBZ1$vIbjxd88HRJ=!}vxNFYgd7>jFX@+_jJeV>`g6L5osc
zF=MiASr6WDjato;Y2L{Ec?-IUik{N<8mt!FlL;$e-$)x}Nta^pPf=8QL@SQ~z4@>C
z7Wq}UFx8%O)}v<uXypx`8sUBEZ<)DSU3K5Tg2(On!eRr|8@r1uCOm{H<%_eDmk+WX
zLib+UrTSLxJag1ytrSjWPY$y=a0+#86_3giG1*A}3rp6`(w&cVW?~<gNOQ0ma3%6<
z+u2A8Mg<^lc6qtPzJK38G%7R1>{~iIG`-~lVb6EL##2(3zd6g#j+b6u*4-<SX8!Bf
z9vm51j+d?H&e~^(*oFU^o&6N}AXf-zuL@B9N{TBT{cYf9XGI_<fJP+mxsA3{XmO+l
z9o$`ic0ds*H4^H@;n<P1&)^=a)04g6rKo>am+uP+m4Z6_>1-ElY;0^DyR_11lK#oG
zmfgq496mOOm5xTaNVCoF03q_M_Um=ktK-76$P^~y&sx>nwq?Vqh)+;){Dc&(G1K;b
zwdb?48WjmyE=wnci^aEyr(}2a%FuIGhn;M7HllQ7-4W0NiGE$kxt+Tbi3}B$|9W)P
ziT2j6_pkKS^R!h4pjD=(>E%xiSlJn(P^&q)D|<dbkuf9=Bo26-Ou;-@=(70S<_{!o
zC#_DiU1v@O`gx2|o{=07C8Gh`>WFlhM4j^AQ=2?QAP<KQIiY-1mrRflM-+aN83x4*
zjwB;+N;6#)a6ai+qyy6<l4lQpp^n^c!$`Tjiu#xIi_X1?>l=f&UdClExQ0>v_iB?b
zwk?^%i0gJ@ksV)5B?APkYg%?)EYqb-v~;J8`hlpzx6>C(H7n!3%LuDGqvG!DiHe*^
zy6e{F&&tTQnPU3+5Bji@RbCUyHu_`x{J&?0Z;`c$%^@BnpP*XJs_mv-HrtNvv!U;q
zVm3QLzx67_s`Xs{-d-BI%*uP(mpc2E<4!p6=JzQhC&VAkz0McLE9Qj-;JKFcCHZvI
zPE@P6?-1$BPR?VpHk>?G3&)|A_tHX3V);`aYP)C>v)-P|!Ig-u@t4$(0`NXDR?9NP
zp0}mDj^c#uXxtCGflC%ra466<7KG<x-pR%&O(Xh)LW31EFH#}p_T6batbbF-D<-Ze
zgkb<=#6OCQ)bQJ|AUt@ep35U!d<{kYzwZYkMx6spidVa0Xtdx!NKFM<;Jp+P4BKbV
z6lI}};}wuiyeQtIdA%+1lC*WWOX5p=bs&C!a%*sY))P%=-qoQ7sao5npX@|BQGXwk
z%}cBj{yP5Pv0nnjfgHfVE*E~c&$XSNm+x!kvjQ>mWhs`Kq5hjOtsl48g|^s5MKnSP
zAB#A|Te1%f$3IIpKWFN?6+*{*^MUd;M%cPL&=%e%(-<7sXfK~GHfn;S^`RASdfKm}
z?P6(Rm@1K$9iSRW&2#PJ(>{x@6k_QGSNFNlYXWclsP3F4qs6onUCi3P^rgO{71F!v
zF-fD>H)6lWQLikJmbA3uSdU!M#;i|<%XIv$9WOyWIYxQal2|`nd%gm@^<d=XmO80?
z8)K!E)nFLvB$VSfc^|4Q+|mx45>9(iDrc*w)_(p(H~U7Vcr)~lUf@_=l_-zg55I2@
zhlAJ8oR!a<bDJskSFgUO`O<fdH}ZCY%%ob!&1R#^z@~-cnM*zgE4wmw#e(|fj*wjz
z_lmlXm5R{=^(%G>2x_PY%MYbwva|HJZ$quSOf7p28sc=fD1qZV&0iWK!<!-Cd_!bx
zy4p0-BlAr86oL0q8lQZq8qR$a;LYIqq2E{joK$4Zqy-%VMOLbXR+5;H&o7N`LkV9@
zv{;_}zg9GA`pNkK^^oOWhuHGZn;h|vb`mvY;!WqzG)AETyBFT!FD@rpP3FlQBsZsV
zi5~iCDFLa41jC@KOOtnA`u5nxJXaC9b2F0=LuN5z0g7hn^%BSI@bvvr2L>=Z2MT|5
zdhd6c<PfWs6$;D*Nsci8jJ|qxiAS01KI5VYJIC-W#VaEihZ>Y&t*{q-jT|y1A9i(k
zyNXMa%9?Yt;Pv?SOCh$E7ad=|)w6P}{g&Fen18Tn5wlc7iV+%ghqJ|v5sY#N@xOQE
zf1TT?ygvO18JkWs^|kdb*_h&7KTV=*jT2cT>Ki5Vu_>e1?WZBig08PS!<KH7J4v2w
zO@!tAn<eGr^q8OPvRe1>x_#}1<8+Z}H+yU35-aH!-M@is)SCU}!m=sWy@qA=)JWv>
ze-s+OF2N+>!d|PebVUF2VJ)B257H6)CU2f5WKcC8xIUox@2!0xpqX7mU*rO~@15Tx
z!>yuT%uOAdcn3?p9DdX9cO#Y(8%HgSM%S({efdnwdFj~?;}|xt_BRUl%Ih#0HlMpd
z`L-JF|Ne1NfQnmGwkojyFt`$Ot7F#D%EGZjb)}{53?K`T1b2u0&mY4oO&7INqB#d#
zZgOa&a8vIJ+UTf9M=FF+FT2c2POCO<QNG-N>CPw0p&k{=Fi;x|>~_XKXI3kErEe|4
zc5$;QagxY<vqyQ_Imjd*Gjs$56U3T5^F+cse@;2qPUL1FhZ$5`B^9jc>HCnj$ZWHj
zk$#_JzESIEFYmW&Z|Yvnb8uiEUZ$;bzvCLPxz1gG|8;>-!M$$1P>!)z8&$ZmdO<cs
zz>=L-RgeY`z6(SDadTFtO~LHvSdxfisX5mxqrdTfjToKv`k$A^02m&{#{f5|gR7I2
zE|N-Cb{QcBB1FaNAl7_{!eYyrLvpO+&Tnfco%em7$-Kcg7Puddl4x`<og}*~);f7u
zK&rsJCAHaF_WkyX7aFX8n@z%*6PCS)XX2NS){ut0&*B%@x?t6S)W6~7CXIU)EqMZ-
zhB&fZ70mA31CkpP6(Co>_|>N#GFj%?qU7#UtyVi*-T0O3u6oS1cye_QaGP?6v$k}6
zG^`=5?9(0cui02gZmG(tGBmw%Xguwu+6D)GaA~)6H>P$hca~7UC+|#i<mtrYQP~f9
zY`(?WFl{os<e)LK{^hg)5>Xvj!hH?;Bhw0`X8oc>Z%j^a!aTBad^z#3h1k@y_4_K$
z=L%_Z#8GIvnVxE(qpr5rGw6LSvaCC!vn*`q+bXj~64i2`1O@vrEzM;jFqU8WxpI;?
zr_PCrJ<?#X9VU`3(WYwV@P}v+7v4*HAe`@=!w)!kRUX;ek}D1k^S5g|hhq}cj6fM4
z%gU@m;4TnwGQM^~vMYu~V=M`nq#nWT+}ez|4bPCE*!AZ2R*6q41M-2R^WvFK3l-c<
zXF#|S2Q($6^aU<6PfH)~d%4XX=La5|5pNbrRaUR;Ec2rUXBAY(7ut1Yn_Gi!o<64$
z9TAfQTMRrn0|{nt$~Tf7K;hD|l~EPrR#YmlqQo3$um-snF6fW>3S5$>EfDZ#+dI+v
zA$D?0xl>GaM87Lx5bakMZ&s-?Yr$gZSLOTHnceW~N|hzXc-8D=m*CwFw3OD8GRyhs
zv{qFw_${X#F;AzC^SW&@hJYt75~1CtHFKOp(bird>cVz!J)=!-%tf+WHrx<Hwg3bt
zmW3hLdgDsZxfY0gV8rR6Puh<O*{*cE)5Ck%)6@}e<Mm9-+uHgq6nsB5hJ1b=BOt~c
zyQt>lM3vxavdP-QFK3d2f6!;h34ls&jaH~9J*p!cd?rOt+ejZ7vv_i{#z-}lk5oLw
zzGPs@$`5t*`?F-PG=v5Bq2BQkBH->Rb_A)S64Lm9qYNp<m(XceILL|m336U#poLq`
zlCR82<~ejp*1}A;j11J=CVeya4&{?9B2kdGOy6OcZ{&n8l8A1~^&bp{8L&Klz+&0M
z@PE9W<zLhP`}R>(KuWrqNJ)2>sI+vqlEN4r0|qGFNJ~rS7&VY?5KxeoW*Z^Bk(2sd
z`(A&<@5XNPc)T~x*Xw<p$MHO9;?n%8&Za1IjM+8aH4Q7u@`d<1HRq#IT{`A5r4h9m
zI?{fcUj0Z{dt)5(M3O;8zrK`F%xKN*<+7NUD@b)5qr@8aUN^FkZyra;Rf-Db#yv+L
zL!5$stBX#~@u?5VecK#=zyI&82}}f!PqPd}@??h?o*a1oA0GDQe|UZ5aTat(KBzmt
zTejM%Z{Q-s)`gb5AJ0wOdKzf6vW};}ui|?|A=AMCN$^gu_pJbWYI8SA30M?~+X3G*
z|6QEe#BphQjac~?F31^N7cDff31#4*E8A&tOJd@@GZ#Of(gbk*g;qLMtb1is!@5J7
zS^9Yds`s!6U5O$+&PIkYxmZNz_N3b_`@y%Pn``z;Z)7!k<~|fI417d%JaJqliT(Lt
zxlD*4PZlxG5Ne&V$&0KlHzc=ZdfGft)y~_bS4w1HT*R9eS+*hTm535F4OV)?HN|I-
z`Bx#D%$nE^L^Sxl9DTNxQLTcjbDO&q*=@?V%NEE>Fg2OQRxd(G%YmV+jjXI#;9VRt
zJ8i|cVn%wni{dT%%dk<!KcY1;=H^Y2$2xpViq!X$_e$vqx`g^g&EN?r{*XmL3fz*O
zh9uYha|t$V$OTEN>PY70Vefv~tR*;S(DYKpjx<cGF|=Q)`DWb7gKS^3%<=U>N7o~V
z|L~?nJRfG!3vAT;*fgS7a76rk7#!sBI(wi;M2pAwkK2Wm;!6x^VS4SK{ogum7IqqB
zCA}UoV<{7J?=$7UG>uZM6A>e}0&U0%k_V7p^wqPaui>(@Mpf10R%wZ8@tK+)>)Xws
zPMgbMC1<G-JB&254uCW|N^}12WCo{2bEN$gnJL#CFV3wtz5wM6aqs;IVRx*oh$tIb
zFsYEsvsMfg^PnPvJ#TE`@soZTFh$=QsU{cgcO%bc73g)eUw_DYrX4*wzOV4SZx44H
z2lBb(j@f^y<!qr6N~H(mTPA(>AK4P3ua{G4PhOu~=is!Ddfpai+(2PS@r|YL!Rt0}
zyz51Ck07%b5sB$-g*hHw8-|6lpT{Qoeh(pc4QXuZc#RWX?f8r<gVGE%%eFaNTC({x
z;8*9;=s%ji4H+*dskdd#T&XMmvAf9nq8Q}NZOAnD4~(JplSS{^W)D>c_WUI+T&<;Y
zJo!NaP?9uR)Xy9cN+pm?%RQZ6!(H1=)qo?OK0K0MAO0HlS~JS{fp@4I-V^Vj(?9_}
z1Ff&+9?jNE9oE`z_8m#=zzDL9^VqI-4#P*EcDS7k29=((({wWLL*OgyPwd+>ONq&T
z6N(a~TAj!cZI>1KwPijIaFosD=Gvbu+d2x=@y_$tRy}H6)~Izo0?9oUE`2<qlfg4A
zi7eI;Zj%}=0|7hb0$p9lyv=_I>eyLTx;c)16;(WYA5L(krg@9|-wuzhk5GzHB<M%Z
zy06paA$NL#NSdxR^~2}{KQuAQim|Hwqh^OCJa3#E{KJbCStk6XS8dGjMY!@0yfn{{
z&k9YtHmmuj<Nx8o)eir|!-d6&5V%%oN57RYvib-li;sDGVK9S)#P<YatRHIQL76^B
z0ByfHU>Ln`x%5ZgB;^TB1tqt?acp_?(70du1VPlOA*f=uz>3q=7gf^REu*Tay#a*p
zIL+}Qg<UhLR~Og`47F6JaT1|HsdgvdYf%^1^Hyjn)*ow(0}@0pD$3znuY?AVJnktI
zQeyR%m7!~3;^E7MX6)xsao0t|{Y4vv!fjuMTQRA@vkLR&*NxS{Uz39LjrNz7(YNdv
zzTx}l9lGSAzmQ<@09_WvbexFgq~cS}oglB%df=Jj^~mXsdumC8al%KHK$=*B%WSi|
zh)^DF1eBnUHdG4xq5Q8bb&y{=HeBg3I9}VwX!g9{gORu#H$OY%)VZ_PS5<lzUZ#n)
zWV|l}d{xBF%6`SJunM4<6_^PLh(0`)s6HlZ^YZ(K&6tq)0m{}FKNSxOi$4T$Buifq
z{*H#9u^{XmUiPc?X>koBvG(HQuBt}0D6xE6(cDPn0k61=ozW_<3;nQWnPEb}!X8J<
zb&X6pKR2c0Qof9<!GNRLPfi_hufzUAZM3IBRC@YWrT!VG1Hu`a>VtzA_!d1JYaR-t
zynX6h@X)!l9SbVaM#iKM8Gz+<+PdM3b&pKL?R`Akh(MmBWAQs0W$WIFN?)gzcdc7G
zu#G4tag4-bER4yba2pO)dzJU9w{X5?428RJC4Grsd)_0O*5hhfm$0L1v<<v@_FKt8
zh)M%}p#A&8BMD~%>gn`w$Xa9^9VDgFnx_0`shOZ%DA#FALH;a_L*2yig=TXgj7=0I
z4Zyv?!=(<1F_voB2xRZGrQ6rt7-+^9Ygb&(pA+p^--rZh)bTsE2m3N|EK8LCnqOSH
z%~O9w(X~iU4SKn1(aj%fm;kdRx&YUt4sJI1%GBrxcm17?<S6P`0cKrwY9BPqG~GJz
zgt!}1?ZA?TO(S`RTZ&DZtC@g6MG#HNQRz}qxXG!lE|Bp*ywbHgLyNL$6%zGq^<UmI
zzq~Hf>G^3&U)gQ7ul}qtlR8SdrHB}A1_z^rhGGFoJ}iY0|F^US<YGT1cGh?<QR+%e
zpdy<*Rd#8>I^w6*^8)h+p47RUy@<$rVd++93?O>mV*SbLI)0BS+h>Tlv-t{h4Xp9E
z1Dk<tgsn^H4?uI#kuKU9>7Uz6RxEp0lnfFCNkD<Bt>}$N(7DDr$NdaE{Qhh>lo5k`
zLsnAj#ZvwYnyBNRDPUnNI@&2~C6I6Ls+!3QmXKKw>mHshr5Vr2^{KC()eYIIZw=_~
z5DDBNCsH-8<=2d~&|T6iaN*|4M*lsVbG_=+-18`3zGlBf<IFEZHe7Q(Yr#lpsO6F5
zj5fXrCM$<F$xGpIT^^mC$(8Et-XK`uOtNFw_(REuZvybMrsR9?Biv#eKz2_BarwSz
zwhV4%k?L=|XI?;QrBF_kjya+{NOajpU7>l=XN+T$g=WME%6=+`RwYCE;2SoGGWKe7
zOyVSVojZNdma1IKl8xqK<THwx8b=B&;4^LQkz!>=FMbAvPJ=H=ng&@5qa2)aU7Vft
z3Zy>av~H;BP%f?%78biM-y|#9R$=C1kq)+0`93XSc@s?Pp+5iH%4V#_hJ!Ot%a>}U
zpY*4$_Zi3d9;+PspTPh)sz2~j(8ny4<^ES?vXM38xy7J{?4GLFrSXi8rhLy<UELx0
zPvUqh-)HIG7<5Z9Z`bR_3*o|biI2uTFNBS(ceN+T189EzI#E3~@mH(6#h;dd#oWtd
zZCy|)ajaY&7@=X?m_-{7ZL(d2ZX|>aap!E@8qR>LN<A>0Hoeg#f94`Qo}0Uu4Py)D
zNyym(uNjAZToW4&Rl57u0*JbQhM9`;?Pd#o3XU086r6_jkpH!%koYBa&#QhYuHh~L
z3b>=4P{U+UV53K7)tp4vY_TSR_K8DhV}Kc3a@^2UA_4Oa%jzcj0hn&puu*kjd!3${
zE(V<a6u0Sv-Kw}Cm{>HWK_}@d@b6)qg2x~z0-mRr<JcAa@isz4_5ETfTj=EFx;W;i
zEhR((gFk}nVgYeS3v|&z4_HaM8c%Pv5W&PpmIgB|NA}wDP@$H+t?3i^kvmFj&R|XG
z(9*a|-PtH3{>}x%WqIFFHz}R9+F+I&x?DjfL`tG<G3#sOd4FE2SwN)1V?HinU*frO
z7B4TCGlLk->f&dcNE$FsX3P?)nHij}R539aI(;o#ZP4YkyuIyPmJV42{`=I3%Y<SG
zMh-q~-hB|fAWp&A$?1J>KsFv^m4gw_W^YN+sv|c#9q9FJx+RE$VnOw=WTwxDr?E3T
z0|8FFCv0~Qv0j@6Z&cA05ye)^!0daTh!MtFY`pE${ZmUDT?+Kk+_m;xM@z)jvV(B>
zX19v<$%8aeChx_?09&+f)jhy!ZT(gR^DQ?-cSKPPQ+~IRe0XxJR>$HzvQS8nVust(
z2>5AB26`OBZh5L*>8LjD8acu!)?YW4`ClSJ5)e~|2?3z8RSPU^Bx}3KsK}^^mGyUV
zTQWiWOug@z2~xooWu_HPEbl>?BKYX^(`kU1M5ykNG%x)LrO)xp0ZsTjRwZ6&<ltOx
zB0JBNKxK?=JLtPjiB~3yPYzxVyMCgTII@W);6l_{Gg3Fw%TGp&cCiJeC9;2&J=KR!
zu=+7-YswCHLw%QSAvk!hr6mS1%EARq(tJ4?SNdnfO@dUBh53)=if#)bcMh9u?Ix|L
zlLlwM-Dm(H)tfrQwgWik#^_QwZNu&*(jJiXP^XPpbP&|yFhRKb>g<WJX3>$><qGbS
zqVjQr5e|~P(ZNiX3LNE*CsZ9UYA2pq^255Lx-9f(pcQ0_CN~gMM^zFV^T|-cn0rDt
zs&*hO4#W&>$<ifS{xO`9$Q$856#hiF(#<p{0#T>^PBy>sD=(GL_N9cYu^(jzWM*q{
zoK&%^$@^4cxqXd(ZY!CJPXDFKjru?lM?q#WjqG%`=>547WNHe4<y07+uRNmg@B^Zh
zuxfrhE!tvQXGgwr3f^ZHQSus_fjXbQv{0&5<W#m<7T0}!r*{`_M&{5phzq6RT&}Tx
zEXwjqQVH9b5%@PX#2#5=Js9>1KHc)eP3V>-m}Mcyxzt>^(En6%xk=~uGl!O5BC)$-
zJxI)rQdqwv!J!xudoN`MdD}bpZC;``y7%b?pBy>)@?KkQ#jOr@6umnr;0NNLv0kEU
z?*2Y|!j*hHxg#S0st9KzndO+i&$^!jklm7QLSK(+VPkNIb1aTR8-NHH4x=4I7PyAc
z-m?&>Vf_$yY!XbWvr5f&H&z|_7V~+}DTna)R>-ysTCe}9J=tjytK$rEkCu&=OqMKQ
z_)y7JF8#ZJp<lJdMJrdV`q8;9&1{qN=X{K$wV}Z9O!bklUjtm&k9UxQ8cJtT;K-wy
zSfjc=nZND7o?sLz4k5wvVTj)>Lb#D2C$p0-$!pab@jt4K3iCr0x+T_m+&82HkCLAK
zB73WXwu)LCgSF$<cYG;yAHyEp)84+t=ng4800RdtrV`FQh-&u$%?shrd$pLVK;otg
zxBC1p)%?v?@*Nh~EC(=Zj$Y%@x9<|Wz0E28Ckcv5*aAmCq@|X}Loh2jZt}VAiGkIu
z(HjZSLrNt5;V6y<=}5nZ5TaUjxx(0J0H1Eu<hhgr3ouzqL14K{nHhN+T+-%NCJ)6u
ztV9VBK*QIIsw^S03qt2UC9CUuZ3nfMYJMT0iZ^vV1*|m*p&hy__kHQSu=Iw<Fz6;p
zQ&G%6p=X}=!P3(sP7KKa#=W^HX16Ss54%sll;Us`4dv#O`rC>5Zpag-v@p35vqLqO
zT^X{F^nT<1?WGV1Wj?nlK16HCFrU{rvU)btmANrnBE2KKW4-mJWM?Pjlh6{Tlbhtv
zDE&S9q>m*98F;5<Ai2<Hnr$j+BH8*yBQPLPyvIm#Vd2}V)i3d;5A5O6_Wn74qSPbW
zM~Lbsl2qr!__L+^`vD(6gv$!C2#d{ro~0SY-l)t%d^U?1z+53Z!Ng(oVBH}b+T8nP
z6De9@Y>Zmh3}<KSx@69g0j45SYGUU_)+5t6RdHUsJ>Hpo;nN{y<LZgP*AZ3iTQfmp
z%59G2i^Uhlj^-cA_Nuzxy;M|RJJqavziRK_l8|fSQQFzLg2g#g!av>5FSi|ixKY8@
zj+j9C3m>9?F0zti9UZLGUf%MRTm51@ctSgx9e@mOlx*{6c-vS$4^2!Q7#EdO`U6CQ
zT9XjE%cBU7*!o4C>3jbBDMf+!AKE@mEBBPT#1@i`mD0E&(w;jl#E*ET9MEny%GJ#`
zT!dD|HMg88FVr8(OK^Yc`cP7qE)Ww7x;5}^E0k~&h99Q{+bv4^XfxKzswiwx$i?0-
zvOP**)V-w`yxhqf&k~U8L&w>%huw1h{hX%4gnB3-l9QU++8}N6D4cLIY{pHB2CS<{
z*5^6G6z|=|iccQdul95eY*_ocmDcyb5X$SLmkmz>^QP};<$~Hel|GB$U}d(~V@Xp7
z=yfHElp#AWgCQk*lQP#C7{g4hrf4P4uzn^_uyj@D%d*n)l!~y;G(~po8?+%p_ekN!
z2z;eA11D#NaLxKokP}+$lM_#VIiRI#;VD-Wn#}IVsuMWm_#Vli0?TD*`wW{*N$iC$
z9+6@Okxu29H$%AI9n}J;)p}kM*P!yEgaV%y`l8M-FiTQayC8E;Sedk>&XvhtgYV&~
zSeC@aWe!eX{CL-$wY)ztv(evZw*K$Q>ADg?*1|@jlkU@$d&hh8L_sZ8hs3Xcjt$^#
z1h*7?m-}{~adR>zF40{8<=@8|;U2GB4@RY1FDZs>-qXc>kBIlN5&7Zc7V5*Vz|6hq
z`n#s7>oJK0ufc#`k`9>Dq^7|9`v{%4=C6v4q};90my18VZJ7H!TRpNin?^05eo@77
z<@}+NaA$qHMzSKljOqbgdPmbhU!(O>s}qZx0gqK;hHdB@u}n7*9I?Dd=2oDmHGUGn
zG~ojDLBYu0h!`d4rx`7A9#{%GxInjC=G3w&0V2kO9uN=QkJN0hP!63rI;xB1zDo9;
zO6n!qNjO?md@P%<jY=U6J)FGMV|XXJK1KGhJoDBhdn+cD(QL@^yA}Y;wtF<iuKo*z
zo)nJ%NsL8q2F8Dvwk`yu#<6q0;f?+fuIjBAjitan(oWppDGi;x7l{}NBa{!^RC?lS
za;ADkn~J^C&(>UcZej{lu-8yz%+s9%aS&FEo9cbpJKbe~5lc+nD*O<UIGZAcX#Dsd
z2GH;LzRo&?<cvi?*2dQLs>8$6`%G%O7vlyvCjxj3)7|gBGN&Xr$BTOx%5U<o$oI`^
z(p#-ZGn(N%1p-=`sz#08F33GYt-L>Wfu({*r4r@6Mq!&N8*o6}Juif*7l-7wSuvbZ
z6u!m3k&Frc08{pIf!bn4%q;%~1bEuKunxS|;{CfQ@Z!?~O8bjgj&<I}C2`yLu5LJx
zZ^f@Ud1>MD<23(?%0Q>+(vK!Nbx?d%JEa=!h%a#$rCI`n6kQn)y%i_{k0MXPdjQw~
zR1d6_D-T0%h^AHrDd`8xEhV+3*H~Ft*jibx4rDFPtgLcP1h+fH^N&)ic2At7WFTnT
z?LuTf|5Z?8UPS9MJDD+W#EZF23HIwxd_;*DKuw9Fq0Fk3^fk%Y>h}jPUt=}ltNVIZ
zUDJ_s*8g;m?w?F}{Zk`x4D|nySo_s@P|xTu(u>*#K;4j#iKs?aw@+eoji8z>rQ8gf
z@?#vCU16xv<YPr<2oJ_I5!!M<YJA>%$Y)sTYMGR|%D55d8%DlX{zET-dr3m$E8Ao1
zRQ-O{=UDO~YBaPhMaenk=^BIsP3?jKV>>p6L{|S=NUW`=0-_*nWX+Y!E31QcsW$BD
z6RvMJM_T{ZQr6?aN))9ba(T$bffPoFQgd&LMmL5m@7c@+&j+zLF10Q}QCZDpQ$9~K
z0zps8D=k85#2o?!a*a$(o~Ps;_R!yc#KKU3C;LiFz5qfj)1WOWgb$@n_8ZJJyxiJc
z4{o!>R77|nfZguvcjpCUx<r4>KOO`NB(;!MxxUfsiVkZVakD=Y9k1FpZeYgl>D>*#
zn>71sl(y?tojqHb-Qk;Ov#dYTuH=18yHmu^=-^D#>}sA+`KdHEZOCBaLv(?(MFy|I
zPnLK6CUxn)#qxj`-US)wiPROIw)nWS+jgX=rEQoz;(x+1{T?eL)(^dbNbQ{Nd2asE
z-$JD_MM6Moq%9~Q?mfEn&l^(cNu+p)`}OtoG0KqTB-YTVD{(wMhiUU<S?#h6%Z*Hl
zQWSPkWWa__S!<K6)3*S7V_L@^QSEp1lov1aTa;Sz+K$q!eQD3y)z+}1z0!NuIJU!k
zcY!{*B*ayyZX~bMU``?>aIU5mEWv;+G2K9rYD5S|ZaDjh3`UU1wg5V>J`{AfSw9#c
zuZUYd&@6O<7wLKNx5C&N)B=2NxWRG*T2*V{H|Ch<S~qW;d~s<h(;l8#H#gMlFXnsx
zxj1C0nZ*hZp9?eLBRl|q_)$?7hL1FAL<?Un;y?#1@u^&kvev+eZ?;xjRepJ)E`NVS
z(9fR1Fwt4Em{omby$x^SXG7yp=ixavX8WJ6MuS}f&K8kX+OJ)CYK(G|WHbiysu?CV
z=`!kZ0jnvh`=>-`4@<Q6RD?V*kUU1f_k{9Ih>M4F$%p_8m*`zxvqhlS4q+;ZmZvwv
z$STRxe{%hd!^bg|B9c;dZT{%$k3-W9Nm|T26ipdlSfH64i6Dhn_c%!nmt4SdkPn9?
z^-`zA9)<FOoz>AjDGHnD<IJkR%RRL|Am<PcIw>!8K?&8y@Hf6q89?G-Jv(0#hIH;7
z^RUhMUMiZ`DT(*A4>ThQ2Cl1&i3dIzn!h`u$NTi;3Eq*d%x47i@TMnvct^%jvpLdP
zX#JPwQ&$1Qf@(ga=ozn$4u6n&Z$s_S9}Sbd;_My$L<eMkwepCL5HhkrwcQCG5%hg|
z&oz6K7kK4Twc$#e`!;s*S(yvfsQdyZ%5m!J)2f_&)k<#H819cOyi5T2{yNVzjB((2
zsch~%UGjb2xCZ<8&z!za){R5z9Bgi?iu!$4VQ*v?Zz;l%CgnJMt#UKA9ewkr7k!sG
z>uRx{g3xw4Fu}0(=1&0y+gV0qcUq!>Dy&8#%WqueVYv=Y&+{j6r$gItLY%SlU74?X
zgs0ag@V7EYe*K!4GR{0r-@luCSlNGJ0uvoa2&DUYQEKu)k77bw*AKMa9R=BwV0Q&M
z8dAZy2)~EcNvz4u^bG)ainQIOBe5YjvV$0Wv-waWaGg}5ydikn+RSX95!#&vPkA=T
zilccmY_=wkx!;e;{`yQ+IvOQ!S|2)}+Z!owjhKo|f!&H>{UlR^fk-(R`LfG2kdecL
z+aN(T)uUzXTq{X{7Nj|T4^+_i;?VKA*&%viT=b{*p6FyVEPR8oPLbijMg+4PzkWHr
zg>kCr;a%|6Qn0(nUGA^bEcdeLfHbXNuhxB*hxw*_*;4JkfB#wn54JsGxxvK^PojEQ
zu)&)Oun7Bveyv*SbR_7$7^&Mh3~_tsf2p_8U!7C@AKvREMk(-+zECQw{;DaLZ5Bq6
zis62^-~-z4TRDlMAmt@<T7t{e3a=|}%j4JK9|V1O#&4pMFesHc0YrY_Q8jLut*BMi
zhh#-o%bd2q);y|&wm6?@haq)I{<4x{+#5a6MVpgxD1oPErg=KwQw9_j+MC;c`&uRi
z?Th#Jz!w~{K>Bs(2lno64zzV16Ooi}6sPvy+!H}JHy+qRL~(SD;S@rw+(03D-Uusg
z+l@&9Vr2evyuGKp5Xaj&3Au*f)<5^Se?9!cY5KFg4IjOGD;I!V?U1ajT)P#$%P6v(
zUp}_%rRuK$_l*BLKCb8Zp0+Q?#P?VHYx17Mn@1*m?)qD*aapEQdtrx_IAC1wz{E`>
zN<j!A6$6niq?_>t38`WopL7Br1w|L}B^12Y3Nb(eKav%bXE?{taq#g6Ba=mE+^=;V
zN5;l>R;|@U2Fd}rQej!R^Gle&a3ZHFZ>7Mj#`pxX`#khv3W>_F<E@A(ew<-;(@+;F
zuU>?!z}Q@pi}d>BWnz9oy4o7sBRPu~Mq8TF?A&Z^_W5anG8c*$9BzbvA{e&b+cS(Q
z$U3Bt+Vq51=auq!nm?@{r1fNCqE;tDv4<kNM@$>~3yG)%mH&-DiwQSQ(eB%#_#*XS
z>NR=w&o+>)bN6|7X3vShg@XF<3a}N*u~nE0S~-S~?L;$ub!cm6D$Zo&Ddn7#{k}Zb
zuGtYzzHVYbAXB?gmHOt<vnsQ1Z=)qvHS4@ys?X8#Z}C>)HFCxn=t|@}{);Hts@_(Y
zex9F3@F+#seJ<B=?c854%v~WdH{DuZ$2URlJBY-4il=!<Y$}l7Eo(rcJxeQsuCPh?
zG!+$Rn6)QW(LH}@TQqjXs3Y`tL+5hZzwLZVA4|%sg@92}TX!lx#}3n{U*-6@D7!hJ
z6ufK@HauuqqUY$V*d{u+9vRHLAF66Ut}`N^(BIsRjS;|tE*pII6}y25MA*7*7|3$>
zX6f!fylwlv?Mi{xOW&LBkbEWFPQ(;Pk*ZTxq1JowfAx8np7G&Gw?h4ZQ9RMJs{Csq
zo}Q@2HJOWo;a=$+(9eB$_vC-v`r3j2^)s=511i#BIHPOJK4t}lmOInMz=Nl_c7}gA
z#0L{=b-K(oJ<$L;=kidoS|vlL>;)<sUvhwf!`}~5uy4CGyDt7-TeOBI90r+ATc{0B
z#S}iDEnX0}r8INxaP0R2h1of@!@r-dj*Ji?lS(uA<MmqH20hv3jb|}T1H3wZFEs23
zX#+sXUCgh*+=-V5>m6w9eoK{J<zt;PHqB>|`3|cn!m3K}7`JbmMxd{7bxh>GQU1KT
zreQ`UQ&~oyf$OA{hU7e~95=DD92*u_Lr(_og&arM6sZ?+>Et)Fi@on0f>C%oze=%X
z)goA>;nR!0|LxLER7Z92m+J}aOgYFtox`d&P~@LxfM1nbgt}J5&$x(-f&As3qA$Lf
zW#l9yJ`>BadP<8Qge9^*ZvSLeQSO^s&_{HhWU+3Wv6)VNssDrScLv_Y6Zrk_VaaR(
z0m&Bb0MO#davNexZJsAAbS*y<>UcNb-TMQ3y{n7~{E&hVo=>sO9?XrFnR@iKPvPHR
zx$_t8Yia{M(%Fi(gC{InU3hrExtE14s{>RBxYN|7mo@t6Z(fJtBvP{XkyD(PP2){k
z6lPrlNR2I0Vvx68f>t06J!<01Hx0F4Owv`*Pz8uYmj(x8VfE9IdvmP~QfzepQlH6c
z>bgrqX9fL(7d)@~GbD{ag)K{G&3IP&!As@3X?t0&19~FNG+jbEgJ43(m$nO8x4Vn?
zbP&Bc1AP#>ca)Mr6i?Q#%rd}tEM4y%$yS;!!`20is`oBeQBvDaV7P5SiC!xIjr!?C
zvAY}XQ^GtOgLr&M4UOJI&j<4Ny*8o0ZHe7pGx+5#nq*01JP>z5+nELPG)vEC9UPK~
zpQM>Ql>S2JZ)~8d@*m!j5<0mbWjZgf>^*~@f?IAr0e2dx^y5>)lM`fzbiiar`BcA+
zyQb(I3S>=8Og#&3vxj@u+|U2b3>t1^8O$sOU7nt{7U)i}P+huV7lFJ}LIYvcLq=()
zM>b5vg`YB5pHDo)>mPX%<SemIgw{emi=x3*mlxz1k(TTZinOsaaCtm?TiP&rcpV%X
z`Q}Co!jb>h)MB1pwAizal@24&{EdLg$^5)(neJTUb>l7`5{iShyoK;SrN@SErQAF?
z2$Yd#5x-xXs^qG60{>{a%NK-ttWALgE_<OjtJf`zz>RtHgIO(3$BO^i5<g$Z+*0*k
zw#FFGi311^Y=qIf{o1A@KG>N994OKB(+f;U+??MTGRbEklm(kkH>70=B_Cj1Xycri
z`Y29x5v<L7f2H2Aa0J>(LY)1F#~jwr87hK3LnJ_y<{;!qX^CL+xI!6hCSrqe$+d_K
zC-?(Xm~g0P8w~V5l0RmM?edqPr9u#DFgH?cb(pNu1F(|lpZ<@B;9OVeh#Q^E7L9p)
ztSgf;xc=Ph5AN&84csE@_SrM$ysPRV9T2^LKIau4s!M`Rog}Ezewlw`FQ3e}lEUak
z!mSCF&G<WCZa|Z%DedaJuTw`AUv1)xqO))pP0O#5k*PefwI9eP+L|>?vXanjsMhhd
zmYuJekL1zO%Wf`b7^~4sETtoy-PZT_YQzfEhxNa_uziLDF~p>B-hFLh;nw>tZ&(9v
zwxL}pBC1Fqp}WqEn*Yu?j0E?{*nE^=ioNg(cwr--?f-Y9)0@+_uHr6RQJ&Z8t_UF&
zTM=9m6*Za&A?6pZ`$)kCk3Sg|V99@4x*fj69%YtB<;8Iyr*xE#7JRV+_n>2mtR5XK
zVr}&dswF48-78EitKKJ~(eYTZ-=xNq+g}%v?)#_62zl)-wqJ{AQiEVdAzoI}JsguF
z)5Xlz=61A<WCb+(IyRGJrWx!3B_Nm<XOsF#{}!0!QLQd<bP_>aT7ic%4Z!8)Fvs>p
zPmzLOK>NRdy3h$gi((GRb<$`*j6%!VozZ0^uO3Wg)}^lJ;UA+l(`6Z0vmuRl2%oKk
z2|2oPNY025Tb+E~(p7w3%VBAu?vVVkJRDs9sY`5Sbwww2)zWHZGMX=zJ6UEkla;4b
zO-=uLsHk<Z513JO*wGeWmiySQ^-A#}COONU8NXGUd;T2Ar0UF$2Ok&_Wmq%iR}#7)
zrv%VoPlj0qQZ%e7<aLqS0YmKXNU77zN$vFtug1S;5u_2h|HvN;=BE@FU2ADl^_Q;c
zw-=$=eYsFpN}XAep4_t!FF5J+-}?(PNqmvb=W?N4dD^-M`+m_axph~laFXVfSih0^
zitLq*hQNpvWuRMA6uo}6Uwvy4OXZSy(KBp>VRsHlyc>UDS>h^I;?Cwo5Xr<Mr5kT9
z`8I)L(X>q)RIzti&AC$=?BYV*TuJO0O1tn(7gPV6{7!syQNdezDwH&Mu`djFhwWPz
zwe}by7KRt8cFdUUOK-Q++W7r6{5P;J`g3@B?L(kGt8voOtEZFXAudKyJmVQM`<%z4
zrU9W7rWIrElPWsQ7-J3;?F>k~pfI(iZswwSU$+8li3<7EMP~qcgw1y4R{3ISeSj0T
z43N)X4NN`5eqT4jwZ#g&NRN5ipW*9?RYN^9WQR~;uJd8XDY1&=bbWpQ{2|64(Xs`T
zmDPAx*O1VeFjDh)6`z`kXufve;331&M-1$V?@{5N<o3(uZFeQ|_}*fa2lT7T8orBB
zr)8x5j(%>ezmm${U+oT?9gf~ZfWcu;LZmFaJCE9?!fH3yFHBWW4ER*w7x2T}-l@f%
z7Ie(;XksI-Ev!5=RCO_wGO*6bp9iB*$}l=k^2ujXnnwSY1{35PhHX}qOThaN54sro
z>>hop6tI13@WmHD=FbCpXK2VrMQN<UKiebH()2v=>4Uu)yC>3<fxDjqhk?B*g@lc<
zzr2^jhaPaIt<j_MF}n{X&-c!e*^ABG4prvx5??16wmYb-Q(&P!B>BmIc%v~Y9xhCm
zCl%eGN<$=zE~0Xjcx?}awjUMVdN05J0{c2vg9DGmmfA6$12X#Z$rBlQ)6@+J-d%}M
z{REDjmxT$cwtJL@twj)~R1YE)xw`T%e+J&8nHSfu0Il2uD_U_Ma#x0a#BMVl?xjlf
z;8W~`w}IHz5*vqt!*RzgQ0|_|XY+UajZz+xGF(Y`jg%v#NajC06Y@gGjf+H~QmSDW
z=1>=0^fD9HS*$Q?3cn6bSwIeK`nlIx;3V?|x+dEIO97k8fl^%e-3z*Lz~ftonpeu~
z;9dk?LVDVk&`@PwrN>J&-ZHt3l<8d>&he*U;2#)Dw136wPzB>$Obn%aY&JHO_OM5)
zP}LFN`?(64I;))@pbT^ayrt7m52*K=3v<v^%KM!Dmwa0vu;Q^<WuH(0&fI!Az4cdv
z<!!OgluseK4e!E-ytZ3{ijD7SNAo8*!Dc7A;Sb$}YlHv7ex2bw2V8e{><Gm0uPn?C
zmb96IZKg{}&Br}KOY|z9x9Ss!ZR%{H%%pb^xjMS&uoJT~P{9Sqss;QWd$EG;?GtHn
zex4!MrTHmMLy2AXiz1qv=IZ5LYbdD{v1IRe-^uiA=P8teOy6D_@2{exOmzLJEx!tq
ze%9T@w5i#_>5S#ITZ~?o-aFUkhtrWuy!9vI@~-lO(*8EXYn^<08=#Zk-GGX=?+t$#
zxVr1Cv)XD3J1cvV*W@n_!XCh}`j~DzT_uD~iBALlR08CgIhpWEEC#=rJzP?RrM-Sa
z2MfZuE=#Z8ig&4v{S-i^5Juy3b94YHxukzQXi|F*Tsu;7>5XX{rX{?n;Qai!j@@|F
z;~#ixiyUDc(l(;-@c6CB-gVoT=@U9GJ`u)tjzBJ@*1Yg-Pedda^E3HhOZw@<I|*tk
zl|Z1%Mn&s%<w{4eA7$yMc+*;45K|4*DJ#L+udS$37cZs1hz1hvgGTyhIPi;tD+d|U
zAK{H-Y{z5Ch?ruZlNmWjrSxymS*cH<x7i#AMv1|l%53owXLN}@Gs6vPKk*Wud5<c+
z;T{eVIChM=;WJgIpeX77P|+gROwz$Y6zZX0B4grmRGbw1Q}@N0t^BPqPN@zL{RMa|
z@vln+!!#mg16cgf2Jg()4FTwNrhe#&nS%RpX3z;oh)a7GI$ao)XE>N()p!5w7mgA{
zz~X93w#T%{b`^~swjIO#kARM~GL6QkRxA>xG)cv;i$qftEHH^y<xXkd!EmPX;JuJ(
z>sw+>xc7a)U@ZqdtC<I*3mG{<KD7AxooT(CL(B@83iSd~iMUKB31k;S0UrkV0{AWL
zj~;n@S~6e2p6g=yrViiP7^Neh)D>ElKg0b31?n~1h#Q$EV=b38U%NY{xb+wnmwMY%
zG|Ao3p*t^sViho@8bw0@(t7v_#m9y0qW4|hvhvI7ZQn)2#~C-wfW$e*8SfRks04$)
zJdjwj6+m`zO4(9npsJ=5G!3gGs_841H6$03y6Hk7lNK^Xq;|Ehqe!M6TQuwFM~Zl6
zl$E4|R7DrHZ3=_(AMXxKC0<7+I-&tlw9o&TW{-9jdDM;+(tZhgPsEgr`i9dyp4y@)
zxN)U}!d55&)Io#hSp*zHhLRaE^(WvEd5(WUek)i+8j;cne1wv|QK%2;-Tq5e_-Cq{
z7vg|E@8<XWq&)JD_UkTQKJm|^5uen~6?xPAgPlF=-?<vcf6aa2C)Du8+TPvu;;h!}
z)`$=RV{QjjiKglF@wGx*<G+v_RWQ?NC^t43ITgLY`ZP}k3q$-eMZksu#2*=lFSA)c
zW1cEShf&D`P`FCh(Rep^_rs*D+7Lt$R#nhxfeja5CEM7yaJ=j-bGbGtt+3e#h(dhP
zw!=y*4+TP*JR(E+vC3s1dmr`)V4tolC0yCiH_XZFqHN>zu<nzjeD5020kK^+zp()t
z&FDLns||bS_tyB!og3X4jkeCu9)i%`_dV>c%gzb6%HIxJQ#F_i0W%V7Tm*&m3-*B6
z`WE7e3v)^r!niW@alt8#RhMJjdpcH9WQes}fRl<KJ`JH7UdR*OcNB%X^***<Uoa+8
z`~!&e!4HK}#3todoPizj^?>E?vT?6z*ok~za<!MNGJ)ilHy8>%*YPEWO)@axubUX^
z>e(U0W>tq-iZg>MnPH}kkyTBpZD+nw%Z_E+zW}r?0`+%;R-O-OOK?AFQF%ClNFjvC
z&*9bv4+l-!(Z(GR<;CsfG4WcE;7Y&E3k)STdQhb^Jj6nY9#~tkzPb%UelF|kRPUMS
zm`|Ggf#5%3fBZB@s5{TKg!gpv=PMggvrnShAHcOk-V&>c*2eVAbe`P-4xjp*@vZ>2
z?k`4dKHhfb1%FRNu9X%tJW3VgZ<y%ju)ax6bi<EwaOA)nAB?X<$v_M2?%QH3H4BU%
zKPDV6gD+@Lmb=W=a&7Z1O-|b!8dwN+rEm>y{V|RjoUgS=FH#aO)#TxOS<dLoGh0qw
zl0EonYc?alY(=qUCd{cfX?Z@}Rrqfq$*g@l;bm(Nt~j{#Lyb5|ah7F52;BfHM@!o}
zArD1wmS@b>bpLaaB!|1Kdzl(4&Xj>897lEO|J#$|#+g&YIh2TvU<@3A&W}8GfG~8}
z(cm{raIj7bMl~+b3uZCYdetUtbRG1^n*P<>c9r(__>UYpG&W|E8qDry9FwIIbKFOR
zn=XV)-}cMWUOhR{nUuq2gKgcCyRLC|1M?wgj&IOF%Pe6R0RiWQ`?i^@C4fcMriE!1
zRDijxQxaNUpDsV5v;;)SmHunBC1rQRqZMMoX6X$wA3I?kDfGzj1|*ebM)1V`;6@`0
zzs2m~C5{?@gn+l3m#Jbl;yn^Eq(dv;lt`hEd(NULcf9EL@IT?5Yk92LD!21e^)Dy#
zTJeavW|52+YRRd;eQ5k#tCgkr%CYOG8-oH__Kk&0ZhoO2dZ=|fQyzNVMdsk|y!uJa
zRh_qli-EyIIH~l*q}b5T#WxhEc)8>8h=_|hh|{SJel@+{vBwDJbr<V$uUiz))4A+)
z=_!PAR>xJ|GGV*%9~ZqvKdcC#A{f%8kYn|J7=a$ZpRE$bpYta5^@NCHVa#8{$gw1<
z3=IbuVw-@0(>i-4l4lRs%pn6*-<<1H!#*;&lXxv*tx2X{JZ!V*wB#CL_x(JpmFNH4
zoBDGn{SS$Sm0QDk?f?KfW$%Fgsr{D&smDd^f={`UH9_tVIF13rqnbH(VsB^CfF6yc
zz9tLH=iM#6IeE#}A%RRwH)p*|XQqp_t<V*pDZ{=n+S2z_gNpbLXM`l7?7->9l%jPI
zfY@O$Y*qmaIQyM%s(>O+VTQ<SvDgpWP|Qq4l=U{x`r&Fgorg_>E;eGy<|?(c6tt|S
zg}QhUdsKt9!Thw#(bW|juFZQu*?p;N2%}0*ag}+{8AKbSl)sMyIT3qt(VAd5Pk+2$
zOA#KD7hkdBqF3wMLR<OO713g2u~UN<uxJU8;4%}7E53cG0Boz%{QRGe;E|b?OX~*b
zs@zc-FFwD)4@`%8)x2-5Q(E=o@nvt*ok)9D8^>S%(59ZL?(EmxT7p~Y1~`H$N=C9U
zt7+an>+evs_DY0jfIVP$1NtE2)o8L7em{!e>vz!kUs;THl!dT{RTf8@?kn}@!Pg|d
zD4D7^PPC)1EO81s$8I}2H_ScrX#EmiR{&db@$I&WTk+ub8DBcLwEPEmkvs6cGd|Sz
z;;(jp4DZ~q86SIGkoYdOdu=X4c%VuB_1ijSQO#X9eZC*cd@aAj2yfkUCH>GbgJx~a
zqb#FCFiNqSttcw`P}&ZHm1w`X^0y(=bxk#Kc{)tRAc>?+qMhX_nxV&YikxOk%6N&}
zsq3Pu3xvBs{9i#-5Y2YlmC_l|^6nT1M{Z>5N=}1+ai$w*rkz0I*p_&FSt{|f2WKK_
zqpF_QP1)?pT{Qx2Aw^Q!b!jUhQ*Ve#I8}H|v~pT9S4){JB)2u7mj7^4{EwA>TjpGX
z(dbaRxMY8FtXa=XiU%#A)eUr=)bU!UG~RoX_vx*rx6;@RACfr56!b6V7d6zFwz%y_
zhl6y^*bs(;RgzXw|GVjZ{|#zC^fd0yj17JprJnawl9jEe%dao7ztJ5cRatwY=uyy)
zIt?GOKTGHsWxzJq@izwcu*^iYx~ohK!>lztYnbjx`icKisPJh4e)%`8S|$Yidk%!(
zZF^Pk{IU)<g+dSaHcD2qujh|^V1G8LurAAsp|^)ePMPiSligi^$WrzFB!Kp!?aPMH
zAkY(qKepJV<~>pPfb*8mjfurm^5XdsKzNJpQXX3~IRdgo4Ah%NYIMCCy-UoV>6?=O
zQp%E|c|E2mx&GSm#v}U3h!07QD{Eb)OA+`v5c1;p8?Ln+^`CobeHu|De**r)YoRTs
zZoG>aFi9Vh3WNs2rhvT9{@l%Z{tc++o|x-ue2@9<pyZOz>ASzQ;p$s><e!`uRv25Z
z`xsta-%DM02|NnZ)#<ohAwTrNC_8d#hapx)<Q#AFLP9lC=&hRHJWQYUV*l31>{Cf_
z7>Ien7nyxeIrX59Z#yli<Y4y4Do?73a<yg6Id9T-E7-d$gLRkuh^CHVb_(s3o3-ni
zrY^7TBaR5QD`yKMdqc&1M8XK}V~THnh7YVfdU*Vbl>sj`pT&|nXv<|NrH?h_<7H0Q
z{E5k;<v?zL$q7yE9xlTW@NzRvQ<GHAay@+?3X|-X>b0rN+Y4)+8fFp6u*8-kZoPPG
z5G~}-blE<98udPCt$D!mWJY=4GF;XPD}>Q88449dGgH)jKErAaN$HH<^uZDi2R=uf
z7U0yb_5*^^fRQi+bG-O?(p24hTBqf2RFx??$q!)|5!`zYh&<^uJpzGM4Fq5$+&&Q~
zossvm$oxPZXoLYdE^2}MN5mW2%a(WR1*5w7zN;>OvnEYi3kr(fglBI$5B(!Ng?Ma=
zOEYzyJitc3@4MTSynXelYV5BTCUxr3818EL2ARvD0Z6`mn1+9|=n-@OB1`fI`;{kb
zNIh5SYq-?A|L|V2*ApJ8jjZ%D|3R<Sqji^JF6TZogT@*1_vA|WM@cBSpURM|LfIki
zUBpDXq|0J-`hEp2b1JM0tG`prn&0i;80#<KjhiP_KVVQgGVQFXYrUd9@^4#h)oA+-
z`OfX=8uT%%JAFDx;ZDa%DcqLwk-!f4p#RA(uYGDL>%oM3siz<-K8CZPKZUp4or*M?
z?Nfg{puaaZ7MHY^L+f)Ce1j+~zA}CubgSvsdicc~50At-cO?P^LcNXN9b8ELseDFB
zYNHjKvCB(qF5c<<-jFHbb&*KlqYsI#y$o<3<r~wO!w+uHA8wcxqIR4!D00N}?5I^6
zMH?P9cUG&I&2L$?L$fiyP1w4g@#guZ0Nv)EWsU~T%On8-UnI1{Qo<P|2zT;TB9!-z
zxLOxSr&Fpv3Vpm_kHR(pMo&+5*$MC~WEtmLvHHlWKMY-_h($b#8yMlfzIX7Kdy%hS
zWKoI{@+RRBYy1A`*-v8kxf)Zymy?wMgXKDk{7K`Ln#%bkd9!n9nH!$X^R1n{Xq@fH
zsQLcZ6qLKtlXYwMuOVPL@94M!-n6`td-D4L@)*IFLf~SW8!}nRS}Cy(t=gZ}rO7iJ
zNZS`{IaML;$_|*}@M;`5Y5!8BZ~e=2{ShV@JAv!CD{Ioiw}<XqNXH2>ZfRT+Ed!)G
zEmtx{QC^9BkN$Fm!dFS&+gEy=0!L#6iugc2za)=W($Wn(gL{Dc{^M7Rp=L)VZM@sl
z<`Buh0@V5@&r9N8;{9KJYOd`4paYn*H_vw~U#cn2+kL~W_fo^U5|t#B7AnF>dT|RT
zF6rZL)16SeTjIHxTOOroDMPNlb-ISEx5gY%2|okvjr+!Um`YGC%p#kNml}vyWvc1|
z`HJ{7Bs%mC?@z%8W2|rlpqU3`co~efb2?oro)&Z~2gO{44;s#$k9zffnXQw{nI&Aw
zDZN`sypg~1E+H(GnU8$0j`<|47bOV&4yjY!#Jef;O1GJ`rbe5Y{IdYNDdgH*W)yFS
z9L)wZOOGklnd*Z=ugmAxU_UPp78XytTX=QWEo#KXqa}#gdmbhBzgq8mZ2eQ!>=T~C
z6KQ%eVg5~)PxzCEJlyh)0G;kv%)yS>!I2<91Vo`0TRF5GDQgl_Vy+!hy|LD4c69WC
zc^ska6i8pA#_T$y!Or2zkpJ|b={*xZLSP{i8KSv!Gt5eZ)6M;Nhp$ZT`O)zExZrBA
z-RP4Ov)@Pc$w!(q9FFVkACF&94$bt_`*N=iIxJ;LX5jqbq(SE{zYO#D26K7c7m{;(
za{1sD32#P*oc@JA=@Q1)ftVFsQ+JbO(>1=UE@st?2_~CZD2~o7(s@aqn~S`t-?Qf@
z<~rOIq2HHzbis^*znA!Rz8tmIwV;iYsmse+bBmTiYaZ@S!Jqv+E*-g$_)d+lM>J9m
zJX*+KHpXFg@KHja1QA%D>Lpw;VXG3IQ1L8;BFu?0IK&BQOYYjk6?64>#Xxe#H+b(&
zJE%#u0p$~ab`ss&0*kyCaJ6vkjgsfa@VhXU_mp~-W2cPKc`iL<a{>Z1Tez1E3$1@7
zsW$XaU5*9RmKooU41W<`kRfx!dAk5h^LNQ~xzf4Gd5Ir2DK%Yn_9yeR`4WN@7+;tl
zTQmM~le$cLY)Lc0ukg~yAoJr~c)pB*fp=oDGi}ceR53d1kGhQWdpvIT^xx_EXQTSb
z>gUKF=ebZ}+uj64er)hSD8byVHV~aYi2M)FYM%0V`Og}-=07~$bi)~WmNGMztF|^O
z^S4}`-Omz$VT$yF8tfo|j(JPxGfn#d=gg-32Xy%(&y{8P8=BY~m@Hn6etHG_IknuW
ziG`xiMj5Au0Z~1;V%{jw#ge?pH*or}A{90Qk;kV?XS23ODy9*lH6VMO=i6xOGGk5b
zIB($abtR3#n&Q>PcP;+D9rH-E*%-oQ+}Eg~dBmuIU$mBCHa$w$`DRRJ)*#VHaG`#3
zIS^u)gF5}$L;sWCORQ3-DVdAjjQ4Adre}t|w5rRjCY4uyfogq8I?#U4_R|K9-$?>#
ztr@lyw;4slAf^cN!y!y%6zqbn#%ft9PCQnkmvqfV>M~Zq9VB?j;Q<%u3qPJgN`;%f
zfd-ot*rR%x!O<rJ8$=LNKNRtuq*06&MiB}YC&$BjJ3kE_3#-?lZr+!T)a>7$^_2tO
z{Gl$znWP*bqv+9r9!0D<dUQkp2_W3R<{rX%`xgggC3fR4!Wdn8WEQ({LGIl9!NCKV
z&AQprAB(+(dq7J^j_;iy{UbdN!WWOksO}zM$@{N$KSOv*z?N#C*_vng1&%a~AJlWJ
zFCIyyx2<O(_rpX3E55X(X|U7T1;V}}+x3d`>>6@>s|`zaOm+sRmZ!Tw48cSiW2Zjc
z6O-GVOgwx?=T@Q^s&V13T|Tvj6c&Q|$uATq>+B9U4+eONi&D!av{lKpv?+UcqjnFg
zZ&U?}JG7k<w8h@jG3n|z&hdxr$;xN){vDN<{3A{%H*Fsvkim_CfsO-$sM4<ftH{xd
z)=id|sRGN5$hrZ5>2K$@qK$fI8FhJCoR#N}Y^;^6W;h|Li~eHjAVK1#b$%(4F29=s
zTk`u28-iK5(q~pSY_Z43BJ@`XWlK9Y0dau+q&3FxYc@O@cPs6v-+m~s`)xR&e08P$
z<J&19<e9a(r50dvdT8O>tRJTVofW1a52)30<a+`GeoPB0JV@jXuIClh)ll7^awu5o
z3Im93E<xFOcBrC0d{I?)|Bjy~yDQDSC?!#&LD^D;Y50=Vl{WFiy8Y?u4UC@SAz^*=
zjBU%Gk^YE!4T3LEQM_s_Ofb~2VF!Z_9%+7|l+P@?f`X{R9q{i75wA99p!AyCLd`XI
z$^7!V8cq4hTCZOV6e!^^yAp5(8~S&JR2%wu`@qW{A54r?OUS*P(JGbtd<&=s=Ppc)
ze;N6`zPiMx0`h#FW5B~;Uc!cH+4&CpywNfht|$SH8N&4|7R5jUE7q}+x=jb!g<R;u
z(vrO|t}k9Cl?_*0aW4r<JnwOUxscTFQHzN^v;SZ#7}ozr@x`qndZ!V6(05Nh=Vwjc
zf6v|4*^MzN1==fAWY#EjuP6gz{8H%E8s(K-f}fe@kX(BB(V_)QY<hBT*nj}WZK{v=
zLTG{rd2aN`gt9q=+iMecSUFpNAr=f`I%=OeK3+K05U>bNsLgRmGcRX#XzGg0y?aqa
zvgzU(KUt%i(U^(g%?R|W5zJuIR~`okXtz(Aw769B2?b6#g!%|_jLakF(*}%7BZ>`#
zp%A9rY6IW74EtDPI*tz*ozjTKHT^YM+XXH}wZ}?=&VnMRo~?&Oyhbk+gg}8(pIJSc
zU2@$F*48IqBr<TEBI2g9;;mzsYjl?X!A5%FyAgguG3#7#v~~)v8Uc7hwgHRYg=1Zi
zKmP0oNKX3h6@O2EcWQ6XK4PN!kB%+xv$gHfgOYV@+otJoFR@F2Wb1NtC;Do5**gDf
zQN!K^<P%tC^M<+2)F3)}op5caNoTX>MHV|={J#<g2oFMu^j2|BUhBsG)?nsHUboC;
zkr7`l#907-m!|9n3#RtOdYd1e<6;WE%K_COAhXYFn-4o&hteMSne&5p9<(*4!!x6*
z;+`14c5a=5mnK%|(&!<XY8_0rSUB*lpO>JNczNt~1+8z@=KlNq10-Yl5t~7|spj0a
zDb<_Is%2LV?K7Zb^|d{E%3$8MukcB_b@1nUtxa6_LQl)$C+O1r%G)N8)=_*Ppe1im
zBwzTER@Vn@AKdF#%5aDW0&sYN0U|x3x1$w;`)z1t7rrh&gAP5xkpe~((gucz*mD^i
z;-Zc2&%7Jn!>dc*HU9ZiV)Oqfd+%^I|2OPkt1T_6_LjD&y;^&=RlBIYrKl09O|77%
z_DJp8ReP`4MD3y|F)DWK5t7yj!sofafB%l-cRbG@_n#b&cXD5@_jR4;>+B+W&Z8^9
znvX}$%Idx`xpVs`nzobZPN{!(^co>~+?jn^fvf4pGo3;R6RUcZW=k$M5Amkqj#G#Z
zibrhLOV--K_7BY%9W~;rJcl2dc#x}v=aBwo$=%cg$-O!ChSCUl#zK>Ih6hy5m3`;A
zrvhD46c@Se(ixw@@L*HJ)GXMfF8jDHHfUICY3Z_SB0<?6Ob|TH#;dskspVs9(84M+
ze~{Un#C|vF-e*<c3P_`+>gFD6@OYd6WHwnnfGO4Bdds*?d|*?fAqoU0I$t4_*a?<>
zS&k{Lg@iwZmccyW)zP`H*)$4~SYkaCY^{C-7)RFd9J}}Dgof!lwYeV*G^H)SBHCX?
zcdzDz(u8n8Sy!U3MR%9^aRZU%1uoZY-BZV+ca^$pTmpS}5UrY3hlMkbB1bmH?*EKA
z$9#Df*+bb~y3#cC14OQJsjz!-*1ND2WJ%~-4W^yYo0Ooke4fr`t*$lg%eP{I8f#p_
zMxOp&nyBgFS`@u_WhzCkQ2wPBGoRqbpU!_}xF6DE7*Tw*OdLhaOaD3sW{IOHli*p_
zbaiq`%RicJy1RTt0l_ru4vPy#*X5ygAhAIH`W_2jS_2Rp%PQR>zM6xv`BjdU4PeM!
zg=`y=gCbiKm(g3$Ozft)!BUlbp&6}e!tAC)I=@tLh@nl$JgC`q`*Uc^F*UkxAh0(2
zaiXD8m@uN!ZlAR*={>RIG3ps#zdXiZQ}c%At&0^R!+IatkBiXWKf+CHmc<>@l0hYn
z&697Z)}}V=E#IV<+2uh*Y@ckIe8~Ltv^<5yOR&HDojWN6`3!+VKG{dIG@<UKa-!5*
zVgt6Cr`_mot{bN>JKW{uK7X5_{g~qy^B3_esx`gHPGgJ{{U$sA=Rp<pxInZ0S72}+
z)$<m>vNyR5l#Ljcl>SWXx@gv%FT{t^cfMYmxYsK93_}c|EsT&IPb3w|DeqL1=P)pc
zpj4FQ<t~&el+}djrfqTqoAB-k<p-gwWude}-)7yBa)gXti`%~wokctKg6(ZRg@W$$
zMCrnHp>r>*SSZvg2pcK!!5o-ex>KT5dTEbxv+HTCSF`+KmE;ZAqLH&dUakj+w~H6u
zDL+OeLSx<va%bmBYD~`=D>W*7qS5^w?%d~NyrcMW=Z+YEy-N%E-l$OS^UHa_?g#&d
zJ>O=y{<Z;#!rbq9WLkLygpV}}`IPg`{&KN*QY&rJ*D@$nOFn%Q7g#oC)X?AsNTm7y
zO_Z1>W~RFe^$8BXlV!Zg;3TA^qs|Xxne4P&w%YB_lw&K$L}Pu5qx8VO&LQt%Z?0;(
zSBpYPo63CPoJ2Fir@|$xahy3=k0)U^#lJ-3N7mH25O-7S%kowU_qIC+Z{1Cfg9T5=
zuNsaN#6dAap%6GD)EnJ<#>8q6oIEIB_U*1<AH!0-wild_`{fijPntPP(x~b3@?$`@
z8Ud_dEG~cKDWks6Aad0h6ImRLrL!F74eG$VbKDZ?Ehb0Js{SM42*Eoh4(`BZEViCd
zdkUKa66H*+rDnJryOOXl{Vkm>u(RJJ8S1dQKyah~-vV80l)J#{NM&*+XaJ<KQrK+2
z#$)xwJ88XMHj2WLVM)LjDta1E70m8IC}n`CdA0+X>#!7E5&rzed^J$fGSi@$y}wh;
z-vdUyAr=!>=B(+uhERhsoMxFeTgISYr4A}v3(0C&w)>=*WkeXXI6<V#=m!cb*^u&|
zIWxRT2A*0IPYsvYv77$hjkjEGE+|wjGl!teA^)`RCqC|qB<1)O`)iJlSwviTbi8W+
zQr>Ajm}#xHZ{p4pOnXWsbWL=YJ6y9fN^^FTRRLYZ_;YUVfz=qL9fgz~Pt>o)ks5|k
z21z1-ChB>nppKuKI0bs<5IVxh+3VR_iTPvUXMIwElDR{toprkw66vT3Pl==n#a@N8
zJCd|&ub~^26-^;qMCIQ^!*%LN<bya&+S#Bxi+`y`<ka<PZz#zQ+BeK)?2enMUP6;&
z8aC<6D@M&*$soSQcN?MfcmYg~h!n#klM-P&kKLg?vE*Vc18CBirkaQ+e2CBaSnE`|
zzQH(oy3Z)8-bgY1F{IO~kl*O&C(8B3s9Cv%wiDEhz;#*+>~y~oUG>m++~*fgT?w8-
z(gslRA$JTkyCc(={5@iy&zA~{WimZ&k>h6kGLPP$6Akcg77UVicK3c<sVY(nY-{lU
zFl6D9M~Rw6grj~|#!QDbJt{Eu!BDdL?^;tGoR+F*$(@GQOLjE;G-5iwS%lGSb6Ujh
zk)uQ2%7~Kebq@$(8mH{cMh(xWY;p%d;-EE}E-<bN0`0nX@_w(yXX@`R7QV#OYwlo<
z|41+|0s`DA|1OM-N+gIq{8D)cYGw+<5GpTKpvrf#O~LNHZ}v|^ZcTOSl<y*+xC*(@
z%@aiSt|x5<p?BZLtkrk7H-<rjnp!(s+b<>J&CrjJCnKNw^Un;e?>peb3;2!7DPMOL
zojb7@e1@p$JjqJ=pg+kEwO6pJn;dv!CPbz1zNCWxWont~pu%*Ui_Wx*$e7oB(DF$&
zwDIo?WjE^Ri<USgx}8%nNYYgoOZ3Lo>fsqPiuXON{#Z{`*!Wv4^v`A)b<abd6t4X%
zbx{%tf78Wu_Hyz7aT$S(^-)hb-o{Axi^hh?O(Akk*WNG7bTtDsVC;wBz+icddUU6h
z4|Fs*s3*N|=ozHlI*n)}oTA-4!`qSlvNPs$GZ^x|jk2&;K@%_qbP`-~gR-4oA!0-e
z{Jows^Sv)Ss69qQAStdB^H$hkZ|VEhh|=#8@vmuL1nHW)UxnNtpaw&jaF)9uawLZZ
zOt-5YZZ@Z2FCC+x;$FIhhFsV=XTkC~QS`gNuL@14X%EK=n^IW4g<Bz+V3x}XD!h!9
zD2<RBg?M4ERyt#)KWt!K>`!29we<L=NlW8rYhf$8EQ93O&5UPp1YN~GJMm1W8F4cq
zHJy83E2!)m{v)Zxh(GYzH%OCF%N21+J{=!13Ezx!&*JCW(Bp(z;&b!5@$T0QfT&Xi
z17~$<7yVRKEjebQxu8|oj^~Xw?PL6KYD0^=Kuj*|hOnu3&-!*V?9MiOo0)@uC1x<0
z>^5$>$9A`vV%aYF{GIwzAOImne*N>b60d*0UUTBVe!01XPVwM^1^=MF_IQ&ErH%@z
z42+@yh4zw~ncHSZYcv`h7iTuJ9xWVFM|^Qr2=CQnTI`Mvbv&Yg$T=1lyBq=Wc8?IE
z1U+|)sX2`>`74*+seyHrf^hl1To*D-l&5VGr6TU*KP?QSzI41E?`G(B3)Wsc`ecVw
zj=bjF%fCg`=JKD@!o|-94raO+5as~rw|ddutjRFd=LRb)^rB>OzgFL9cVoVX^J)5(
zU%!x>R5zI&|Jq-e;%#GxMzeNfv1bFVQ{}e>)hV=6Qv*^9^wsW(#ZNoomciK`Pr#ph
z@rjHjTnhadW8SYl!1`LezHhlnrfEXKSSyKOkt17lUdkeK3SSCsj3UxE_9%mVCP;SC
zPJR3PdUShdSpdYszNW9r#%hP6#?l|!&&k~}?ZY8*=+mxo650sy81nSTqlf6{3<TxO
zGDZAr(N3q!zkx&`(@qqTBDCNSAo}JMzztx>lPVFV=5kcn@%TAu#xql(ITyEnmErPb
z;XEZiD(ANI=Be_$6VStwUJCkij$13Qfq?4H=D)mf$#9}Q24tnyhi#kH|FdtL_Q?h-
zX&f9JS1TP}YJH7*a-`Sl{4PFyeM1x-y2i0pj29R(n#wjs;NUS5SN8ojGBdAOgX7yp
z<5%<{_ThaOz5`vyH|O-5ThnSsU-m-3yL(k{@q`K({%|rF=QG|M;Ik9#1;!)V$)62k
z4J(Tm>2!uwt*fbbE(r0>G6HxlU}~bPV+a?>)i!VKB~~0ccN905UHdA(&nNJa4FR+I
zkl!|9zhR{KmBB2hPfcAW`-ZKt|Fot=L=RvcF|LX5?+K2529bTQ8<L+yvLz@y7pZgn
zqD5(kw876|>o0ZYcgw5&sZYP)ON!k}rqKWNkj=QFmV8K;5KT3#>y9kzqlXS@u%d;W
zO0gfD>X#mbd_yo=uV1dD(OWtW)qAm3`Q1XKk)yc78X^}`EN>2=$4kuTUu@fHT27d~
z8lO+<i@yhyZcd(-`mXGLba1MiNF(OXvxVI^i<*AW0tkNdRUP7wV_U1&vgOk)iQ8Yo
zQP_VLW@z)YK>w;&(AiQYi<z=zdY2LLgdBb}6~r+)7HXY$9ip!wY}ImCL5kCdZ#+s;
z&e$SXqhzyab4+R@EAXFW#oRmO*<?55XaQslztkJZN3bKAQQJH^bI};wh|*X=gYf<M
ze`Rk!MAGm%jBK+ty6K_S*Z<kP0HRqZu%?Aj*5teYk@&h^MU+@)-s0iXfQ_;8Sr_;A
zS4m;tiw}~{ZKfBL?b$p`Hb3$ejM+dFo^`Z7dhwP%9o_M9)pMn-=EJ-VOG~<=VA7Wr
zslazhI{_OZR;HvOr}c5#)hD}dwd$q8P1DE5@+X@u$sayg211~cHK)q@QP}cJd*EAa
z146-U@e3HnD0@!@FP?#>rC5ruRQ;2M3!_w(&nG)$f21!XEu#MZd2ay_Mno@7h(1U{
z_A069U_OY@w>A+Cvn<*T;hOU0upoDLYRTG^vW5hXRhQ&fI=7gdB~@;XY~697rWoeF
zT^RbKnr?7vyqQ%!`bp3gi$m-pMKX8Ru<mcC=Cm_~+vW`&Y!NpCshZAef4F*^gAndL
z?qr=0{_K3Xeu~@Y{o~Nu$=X!>%X17`mht6XRgzYsovK6Z`ma%rA`|1TqAZ^ZIal6_
zsR`8&DILuTme$QXo1@H^)9cbszVE)zw7WV@o?9ATv0sxBsE0y1I_YrU>+lFzNS0ru
z`!T&-OSpo{_mOpT$1nznTdl;E<H~TRqk1}vE#%er*HSZ>4xr>Rx*dbqz(lFvKDnZ=
z@l>^u?&JBvKJA^eUN-3dzdR#x!7oCA<?Dy~Z%H;zX_<Z?QL6KvOC^6&jA_KtHJNe*
zpb7$Bei#qRhffq{yqbL!&81<Ky#BhW6@~Tr?pi(Rv)S(V>^a*naR#s$P1Y47A!Cio
z5aags-wq(hsOglf1ww-Yjq?gY2@>-scdJCIZIt=;L@82}SXI~^b$;+Cn|^7Fhi6YT
z)NrS{RFcN@8@W{96?zrW<}$#iRaneeOWx7?x5H*)$wJEE>#t(NB0RmbekU);R+`Bm
zdn*}^NOqO3NcIafw?+?b0-Sp2X#rscpMQz~?%?2fFzv>y11<s{Q-uh<*~`_0sunt^
zg-LeXG&jX;Wfr7sw_@LBU0@*hcabA?g|9(pDPsdeDI3j`G+(sD8y|&5M-R(KyUzb0
z;b-BECB6i@HXoqvlnar#23CQHr~&ubWkqD;3{e@+rkcffI1zo|%V98nfii1tLt)*7
zf%91sd4Iwmr$fK|n(A%L;|^^KQS3g+J3C9eTD%m=E&K{;o@c)OAJc^m`g*Y*Rl8hc
zbE6cO>hr2p#vF9nFm|`#-+8sxvq7UYYRBEy7otvX#=D~qzOKP;!<pl{o_X@u`TEOc
zmDgLk0oz>7ex5^aD;un7(FP=awUp!vBmuXiA4T5xUQu*`XCYq|l2GRyt}6yid}H1p
zhpuRis?I>pcozz`YSm6IPbY&<TV5_`sHdclq_f{hDB@K}`FYIly<8M9y-i9&H^Jhj
zCifsXIMD;jUp&&UV*BC;8Ce<oU!~6Lrl;+$BIiHecCy=hp5MPQY+&>^xC|n1?b@(=
z<qQQvVHIsgMlN`v67A>iP0O1l9!4@&3}lHpIi7j>*X>(a#Db1w)1BtzLoil;SCZ|M
zub(1%K%u_Km80U<FJWxA&ppeb=%mcpPg&ED)74~Z`@|^HmeAMKeYFhvr>(WZ1#O?}
z5-}3#Vmp(_p*JHI(l@?*S*#=(@%}<3`5k)D#kzBN<a7q9kjfWM&D%RvJZYFbL(i_b
zzm6MFX}vv2&5gV7wIW(W#=;?gF$aRx7q}jLgAL&oKK1M=4@si-+9RrKHoi)PST`<7
zj+S4_J#HV=FWTV|`j15DEt74+x8&Pzcf0R}2oqlj2b8`5Y|zhBlibVvGez8*vUkR%
zmMol4i|rB7iTb`Q6k4BUG|ox0Y2pea681Eg(J%Q&bOLx#7nU3{fpq<<l81vMe_ch!
z=36RPrhiZ~vG^|Psq&JX_WVZz>P0-JEYLM>eR#65VUIiEh^n?Hbf5YH!f}v;Z?(UZ
zHLkY*7_sCj9c3}=P6<7G^SH57PG|i5xLl+ezBu5Ec>P1Y%{<&R3nogaF8043#8y8-
zqI?wvuJ_gP)KMqdrl=-hd%ur{MGC8^&id>|WkZACuhKsKJwcgdwV*B8SwAvw+sLl;
zME5~T{6Ri9Dn85oJH%U5?{VeozJ3%!FYj(;>#!19-ezu2eY-+2<gib7#x`-nsL`^+
z+5H&%lCLPB&=@&YD|{j>w`p<rvE!xWRVQ85`_~2%HdgpiItABuN9xfBVloRoBp-S<
z;_pZOt?IW$JQJh*fu&T!GxL&_tbNg#U}5(X;B80WSZwVfW8P1eefSozug}(CYp@~R
zb4&KOMc(C&EC&beO$B48(Uz&Z$<Jk2*qsssuz9jW3^v+1;^%Ekd0$t9@82g=lyj=~
z8pd#lU`~&;!wu{5jZyZ^8E;T_?UCC1%(V}?sxm%AZ&~`ZsfxP&Q;U1b?>x%Kt?Mgs
zgF<BW@7K(5(#<asGnpZVjrUCbxIB%IR2r8T0s?)JSl>N^NonXp`w`R^J2%l>s?qXp
zgD$1#$9n!xx}jRP^{$zAp>Ny?G>IBt8!DRhc})Fd+itx2$@+Np@cBaOyL%Y5l1i>S
zN%Xl30U$9B4-M>M@Lf#Ji?YqOhkvEtZnu#HUDIa>S5;S6HDiNTf+d5G^~w!9CM$)H
zf=(fl986I2!-<#8ZR+nEtDFmR=NDYc*xw~TCzToZKY3iMXAgnRYCh9`j9yX+cKf}!
zXnB3Dh>`Yom9X(~;pq03&UPa*#ncsf%_bL?=nk1!!`Uj@pVp1fs^5}J4t(%p=%u)|
zVk7$?2}R3|=OiTG9^6d)c;g44`nhLdYSLf<@eRJPoY1}2wigW)RezV3RvRo=3h32$
zf?9f#+4|Zi)wlssuz9WEyJO!@+earP%^r%1&_7HH;R^+aftPbpFtRVm2u#|ep^SAn
zjp#V}Ew+Xq1&T)7vY?4ihrYOdOu2&t*5#TGswd2HEQgj}NzM)>+<F<ySMmR|JSU$h
zyYT&XGghZBuUiy6N90>1|2cembp8e;I!YY)UcS7?XyJ><@H;b^1)TQ~r}jL)M+xeN
z+zk!iNo0Ax-aF48$_L($9{8<HtXk*tqv`L9B@=!4?B6_wAK^Yy3*UGNGaKM>BySv1
zeO32H&jiPyl_`)dz)7>^{`8j^ArP*OrY}~8$|}W*x$e477V#UEVac^@;x>Y{HIw#~
z#lfl9KuHOUgtpvq2Es41<@vsfB_3IH1ROH4-1yA6X7^T|$GqbsbQ|k_IzTw8mM16b
z-TzXh@oGwf;QDj;vLJiRPVG6FyHalDIa6%6Gko&$VYPykVeAB<g@&cwMOMnxfWAU^
zmq(o@!H3_(z?HAv3zGX~6grC8jH*QDE;WHYFYBzyO!NsT81U~K*_|80M*wSG)m`(w
z%DDJYx~^jD`A?<HC8JLrk!JRec{q{Z{9aC_kmbEEMs>1s|C`8!E>QQKP6UY*U=;O@
zSU4oy=|_W}eoF3tWup*5l6*rbh;+bSeYdzjGt%teLH^DfW>)!;hi_q~0`fDYUDG@0
zRiS|^V3U?;rY;+hWU=G-mJH(E%Gf{K2^p)byw4IUejUnc1=l~1y$)nsXBs@BSkboi
zTz6;QwTP&6&6>Kv7`4VsCvpn5j^2+-?lAKz3ZL-)9`Z+-Q^L^@(6-vSjL4PL+PeFQ
zk-hx+Sdn16vJYm;2tg@RAlrn<Xgt)}-Z97eDyDOxfB%@hK%lhrE7fGaV(j^vQSb(2
zy6|QiM~=%&&C1=s=MpD#!{^|$kXT|iE}uv**xy{j+zDRYr_y40sO?*1tyn$kIsDg=
zntX%qV`y=30WJmTO#JYHc!`7uE~j$)s$0XQ%YR-^4$?c+``sLNqi6s4mpLtwggeLd
zcrJ298$=2-8nS(w$Gpx;GhW|dgqxRgit2Ybj|d#&Jt)(!)m1`kSC*g~y0AgsMm=*y
zImOhzE@(eZztGL@q~l`xa7FK&PYb0d+so<QMU35Z=j`3z^i}Ce{$C#>!+&%ipK3gG
zDt&lDd}c816+gJ5f~qYA<?_G30&PfE+LRI7uD)7G5=e1F!&{;RH4F(T!)>9XZhnI}
z@M$@)@z8#@OWCZ=%)mTLmAq_Vlsc7HA?I>E$9~sF^-_G?a#gy|#N$COZSbDh+P%H3
zu(Y3c%;mRe?^3={2os!YDsNGhdfv10vGh@)!ON63qm4~%5wW7xXE#!g9QFvWA0y$^
zFD$idz2wh#s*Zvux7I<ICS2FZ>6CrM;au*~obMhi;1ZaZ8xv$J61a5R<{W-Etx)-=
z82=Ws3yK>9(!C_(tksR{TRxdxRhTwMY-qo%-v0W^g=Hj`Ft>h$Wy9rTR{GqdFTkIw
zdGNk7a3FII?4l$Xr`lRyk27KtpMTkYr#zs19*vM2uUj8UQU8?Z9FZyQ`Tgrz(Af|*
z8oqYcyTSqKrf#a#i)O8j>wHnXw0B_=w?-X#EsD>amZ;>N5B0n~5p|rsvs9%mXx+#5
z%yMw=-{<?!`Up(xOcBV(F06?WrT)|y$B*2Ibj%@`9ma(Z4U@3^NfF>>dDYQx@g(0i
zK;aYoLOiJ?>FLV{rJy2*zk{3Sy0l&I8xZBT6()nL^=}4-s9A(mN?B8KWhU~f=*xI-
zCC_LoN-BZaw8;{G;r#<y5}0TEdlRWSBJ&uHH*(3xjn;IFz87feGA!gSG_4CCD_Kn+
zi!u@)6Y4LY669av4hu2V;c_jBO`vEbU5d8KGk*#baJZ5Z9E>xah;}{3TE3ZiG~Fri
zckFgoXNxrY!$vHcR)F}djUd0~{(yLUD%9a}B1URi96oTtn7@8RwqH7QTOvP_qGV5f
zuz7`6=;YFO646o3DefjAoB?uir&TFg*ablvlLMFz^x{`&|07v5f{Eg5`zc)I^=6!K
z;7DI8yHTC4jDu$P09W$ZVYlsjTPW>V%~x4DJCPbbJBO@d8YIMn|43Mgp*WLUt%MaP
z+>8PUqs^4v7s`CiVZH}UT6{$5T=a!!v)AC!S&mH=`x#lf`PE=6HdlalS))_1vUJWG
zQhz5VAOONM_j|1oHl)xOq~$MgA5m%CcgY)XwEor3lYiN`uAyYzqF6>|WOrcXje%wh
zzcMLP%H}yIzhT}pnuB$<NG`MxsL7vFie<oSvcK2G$kxEKDJxk&B@SW^Dr;9gPqTl0
zHR$(xwN5m`K_~$IoQ&fJFZ<lUe<XA;s>+bbe5OuYTrUa(8la-+QKD+Z4VGfs5NzF4
zW;?8Uu@>qx3d+Th4`*45fS_$fE4}p1v`E6VNqSkG8q!-sKUn3|1wUJir&wd^g|qCp
zNOdnD#R>MSU`7|LJ*zs&46ur(fLJttbH&2H)>~e+pXz)G8>M{^{zcFp_!Dk6QCSY4
zqxwNnV1`a8E@&X+aYG%7Xe}CX&?#EIlgF<k`~<GkKBJ(xPDR$wYUeUbW2JYyrrMS&
z7uWKo&r<?lAwbmCj4n;tl9{NoGa+NpO?a<JsnRz@ryKc%fr~}fz@uzwou#a`2(w&u
z(fN-`VMVm3Q;F4VQBn&5o$FKU=o?3}`Yfi}>+9az)1`$pXPKCOaN@#womn6egrwDc
zR_L`do-9F$9`G7Rwv|~Brq<PFO5p1CosDzH)hc~0?RT<Eim&oI3N5Xyh9I8KqQXZp
z2zgxMN_Pkg{(cIki%bj87!mAVwktP~%5=(<-ca;=!rde6l|!=BJMMRtA9d$$>pkwi
z=`gi=1$=FmfgO!G;S;7i0n7w@wzk6Qzds~hzvv%sXxYVP@xZ1xO9z=*{71cLpm@Nk
z1Y#l=T#^ZO7y9H%@!;gRJL38YVPQ34{M!mO&!oGAqSm#mp&^bp_T97{j+oIxh5WnU
zhi=Yu>cFKf9sfdsnU9yCT6xz066mcb6j4A79iwd?7YF6&y)-K&soZq~u>>9ypRHY!
z%6kH0rygnk6X{e>3Z3j1)?$$pB!AII^L8H30LtBT8rVs<$lf4=f6gm8XI;&6E6Yv9
z)WSIgX*#Ifk{^e_f=)f~XW^`;^1#&AV)BGKGK8jiC|dzt8!J?bXq{$UeDK$Nht;-g
z&R6R8OEWWFm4HY|_Z;7&h0FC@AF5r8i1Y;8lI8ZNRQ3jh35=rG_=rmH;*$sn4&Hah
z+CJ#9HQa=KFmfXf`}>_Xn3fPXc&z{sZSsfm8DaKJ@kF~*)Sul#-Kjg_Yap_nf1~ts
zth`|eQonM&;`ya9Dg-+1w7Lpvaa}Lj)jBO1fEDt&)CQ$SGSOIQWfjZtOXO^{y{~2a
zyW&^Tl6&-hZkN44{VXL1B%JlxVT@mKc23jJ_1tX)tv;muxsH&vz80S+Jta}g3VEsm
z0VZBY(LDJtrfXYXP$o$wO18d#gr|Kf7cLd`<a_MeWTv%7t!dEbklOHM583^rMEUhZ
z&*g66Zs!%YMM67=pBf%njN=7H)4i37ZpxH!W<oORnsKF{%E>%=YI*YjCc9c`$@ktz
z*lk%bO>DtBpWemuTjDvwe>GW3>HJbmbrnQG<edakAtHg4LD&ntaxVsRbb#c+Gj=>_
z3QVc|+=jYE+vnWQZbDlg<HLu*%KH3%B@ChS3Vk)O(W=Fw#>B$fR2ZF7%CdHDZK2Q*
zZ<$p~-<5NCxNBs3R?Q*>kMDId8<|IPk;wr|(AaXBIWMEVfBd_8e{8gh-gn24HFSQj
z30xUyMe;)-u4@w{5M^rJv<l0Sb|AVph-10serCFJVPs#g)Z{{6#jnXbsX77WL+)(S
z>8B|onmA<=A{!2L5c3_TK^Um<FCDPJjveM+m11@d?4xvXT~(Tj6?M3YkH>R}--tE^
zJhQoNf(WbZ6WZ}XQ(n|H7tswwB?9C)iryf;#8XGQKTfwc9N;9w9ft@t;STDN;#E7W
zIvdww$&B!`ts`~ZVdX6iy}Ze^$F0f?gpMEGP3k@HXd7yRDW19)JvI^TBZ~+q2|F0`
z{I-O^{i^p5SGlR^t=4MVBFK|hYzy)K{NU}+w?TE1jWQ0n-b-2iVNW_ZKu3g2BR;?D
zI(SuUV6<oxt0jR#nU;^n6{k;#=W(IcYP{8+`U@Cut(K4V@UYS}N$Tqewze6$SHo=y
zO>6uLzN;WMf*jirsswKuDcMb}h`wn-S^+s@e7PlQaM!={H{rJC&@C^)jWM#-qyAuM
zU!F`SK4*p6mH@}-MWUs9^~fM{P79^DiKtHT!XECxns2Na`qs;k4sUMLIYzMoN|Rl{
zDIX`1ZDDvS9dp9=^Y}{bNT)8vY+4xW=Jp=(v!)sgU<zY-li9dC+TS%d2W65(xbZ&b
z8;$yMaBFTX5QLRqrBF1Pcu6R*#pHil=IU%s<dXpQ%~?KyyirXQTS_)#Y(wc8tniOb
zPL8hi>h2hgBZtM0^IRN-h5Y?nh;oecrbJqx*g(*Sb!vz;pUnKAfR-Cwgp7Atug*eA
z)u?nqnn`6uZMIP^>%YDrHrWw+%e+0eaq(1M*}t+{{N9$9g}eEmIk_es8>W%$kVczD
zF!3=0mmls69qrec{p*XnYHMl#7*mwAp2g<=)HLZ$(fAuTkYq5aBlGQb8TPz3&Nfh<
z_qbl*`Q;k8Z&*PQ1CI$2zn*WJc2(lq3jxi(w`=}P>To~1Nb;j;8=W@CUu!bU=;9dr
z=TW5ou0uPc6kgAVNVY$g%Jgj9B$M6hTnw#Cf8yQOye>0Xti8O~IhE$?1hpu1LAUO;
zKdU9hu19FK$NDU;>!M3v-k-L~=<v|*Xh+tT|DA2TG=f^#6yg~q@;@olDp&%Vq)67~
z`fmVnRqpm#M3zL#^QOdos|>y0M@>*g!#CQ30j#PTr(<4aqi)rY%qEn}Lnc?KLmt62
znhAPqpXW{lue8@vV7l;rgPoRBPUaN#G#E&-Cf}iaMa7-5yh5{tu<&BW4TFm4XLW7D
zR!OI*`-!*2ZNOuY6qD}m0FW0<LCDa#s$0kF#drFyx8Tx~aJ4T8Kl4a{B$Jk6%bFNz
zv_u>?!8YK2p}z%{);_pXo6C(`NB33BbEcIhYAQnaYeK=LoXhef+_8x?EA>G)9@Lj7
z(Kab@64xgu9q%p)o<CVo3xldMGRAmHMb#uQj&Z!c2uYD`QVScg&WC2c%TbK{@upmt
zVxPf7Cg!Dn%^HJA-kpR%WA5T#6)oVrZ2b*WPiuy2QvR`jd*_i)=tA3y6N_~{eG2t2
z`Pa8!0ss;BcWInj85z$IR<(}kYcC-As!h)51L>N60{uA}9z7i<D?gZZpY0<XSA0%>
zc9<Ufb`OWrf+oRmwNhRtojJ7bfc-nA!)8mO`Q4)wp~SI0P05+i9-kA9n(Va)2}5a|
zr5K5?ZdMx!l096!Jg?rX(B4dmPxRgfH@3t{C^Hb1CS859>!0nm8-EtP>){wb0A+V?
z(-z|je7dQ5D?FYi_B!H%&JGxDuE&&_rpefg%Q`UI@;pi1W;QA{DVDMB!UkBJZ8qxJ
zpZD#eA_q-Zb?Ix>Bpt$fwi#UPrh%gDAn>eMs|elR?zL&!(deou5)^RRc|Ul9`6p+N
z-^q3&@gX-5Nxc0Z$=-n8hRlJ+p+7VGMSkhN#-o(5J8J&em0c{s^y2gPBR0YJM>Vm#
z9RUHZ4GSv7#%)V$iDhijr5{QUs6&CTYZ|%Ax4q*3B_+!o50alv1QK_FvBOtLGZfPu
zdGWI)K~xkbEZOzz(&LN*;(MLQ;|UkHGrtS>;Cb=m$6LYUjy?;cxfcD$CG<3HUtNv$
zM>{w_>3jX^U%inNZ@N*6y<ETI9q6WcTZgjGbB0ON?xdSOe*YrC;aycrhWG-4`}*=t
zy7RYo^DO@4Wp%Tk^N+5f7v}3vFO+DuzFOIr>|^R>+{+Eqa&j%ab;kLzd_!5|ORm95
zm)nzEcj1G<4`qTFGF}!IrmuS6b(Dm3yv$|S;WLboOOVLQnVIImj*dYE^Jf4KuA#2w
z(Y*W1*3=Gqyzq3;_>D(CuD3R|K1G21K8lBlPtP5@u5mSxr*d?>jIXu2FQ(VRA@5VW
zU3yJkg@17=;GFbeZ^}P5;6IXpzxA}v=*M~GEUN`1w^%mH1&rax!fP+unZJ6Fb9iZv
z%gUVW&Jm%+=-S&XhKY&O<$#ZNp`6%+-K~b7#%3GD=bXS!*z{_VXCHP^?V3Aq6@y<9
z(GSlyKm|iyK|xp0^E2QRNFC*kKt6#P5Te#VEan9Ffp)UbM6QZGzpTjY+ELLcED%u!
z-eZ!>3m1vZ0Kac-oe~n-=!!g?e0{T*u`xBYe|Y`sc&h1&%d!Ew^mx}@n5(U|A=x+*
zb2Gyv86hoB-yVDSZmg=qB7LE~&-<Mh%40wbVF!lnqXK{x0J4;cI_rwc&%5#6VaJkn
z{G#Da+LbrTVG4Na@H`#E=QGI1{-PES4rXgag>9IxM+M^`jE67SPfz+{d+hOuQWen=
z8+RM=)I7Sq8Bc{e%~E4j(R6a0i^ADvY<kDn$$_^XCy<#T$IyAR535MvXx31v#Z0WQ
z6Fba#a(gVI*!9?HyYYG^zsV_~2GzSPkFO~%^mhq%dilHBSKghBXy4RoIreVAp?IDU
zi#gM5Mq!`KQY|5%?4~Iab1iR*DE$hQYrDx1@XyOMgy8SH%5<TSe0qP;{^a4xT|ZMB
zin#tj7}GN6bYg;XG)x|&-Qg;4*3{6_&>j4gMRIibc(^*Zc_^4Wv=j8{8O$5kh0KS(
zQ<5N(BY#T*uxCYlN#S?@P!0Sxkta}(_-JZJTCdn_Z<!CTKk1e*jpqI^H)rZM7i8bw
zo;*CyILrJWiIcKZXhaK;{MviO;NQ2Fk>E?kswlT$QRm95hR3y_V478XSy7*xwBZ!~
zJ)MHVUQckdUB$Z=2}N;2b&F`7ICw+9wRRBfZu%C%YRMFHpS83%0OmZNW;LE}X+gg$
zJGoKFGF?$m-yJF|(<I=At(55w0I<T$_F|HMi=%!vW_pU)%1u`ojPib+D%&QXEj2)_
zvxbaU@AP;NqAaSjl=5aeA6*KG4(P>vxH!Xt)}guTmN+ocn3HzSeunN<1CH@i>7SmG
zT<ZP|BzvOrL4tr2s)<TzU1PR}>aYr@1^4y2)I<G8(kK;y8=2@^=E9ry!J}E{23Uy3
zRX_3`<1=F1YD(vdJAX^;ThsQbBb$+ps3VDuDTxJbsK3ymkZTd2(r*(L@wDq#z)V5>
z`ZtKNQ)dnPVRWtg(=|Pm^Y-uK1QAy~Ekb_9eh4Qab1k3JMUJs?%{}rgk2&L&!{mG6
zt*IiQJGSn;RP8r?DH!*vElmBzDfoxpP5*x{^D*!QrH9TIqT!MgG0Rddc=iwq+;s~u
z3A~@X*1;j&m!%$w{hnf?Bd-<q_dgPS0MS{zZ)sk{FS($`X;7ke#T5%(E&U?u&=0cg
z*Ggn$@X+$tY!Z+(mKo5B;FC4XWdnY6C?&nZ%bBpuTo@neKNA8nlcTAO$rXZ?+u8oA
zFo@rLQfZtOKLcJw>xWEg;Wo8~+Fh8aH|4(Qntt)$yB|vFxjz8=gfHRlXw2n)G19)y
z#c@B#zU`Lx5J%-+uBBH|=6jA-=3!YN>J_&Sw-MZ+j-T6ga1hjd$lbA#K14zyqxcNf
zEPJz?2i{)`fDxxoQ5Tm<7rFe_&3VH|3wk~K-9%EtqbsDXwkVnjbL*z!S|<c^^XHuh
z(MNB&{MqY`KD?3kU=vJKh4HNOs9+M*#475Zr+@homs?Jbh*VWw)FfwBV^5jO$-3-2
zJ?+p`hJd1J+lQW75%T**IVsnOrLA!u`V?h;!s#TD$|BUGY08v@@f$(GoNbQY&|m=T
zcxW8uut8HL%#y&J_C~@v;)d6+Z}mMq>e>BL*Qg=MP#`bk?6c@u$4>Ln%Fa_J(Su*C
zuB8W3%`yC1OFj*IUAk^h3?IhZx_%mUWy{VhdKdPG`PMt?*N)%(+x$q_ga3+=TU7`$
zkbS(%!r?s|tunaz#Q4_D7vsM*NH@pDG&gR_<&X~l<W8aiABI2T(;Onn*`5{~(!bJ$
z-EZFekEC|`j3KQS+9evavfV!SeebD60*`4@sz9nhte16t8p|LFH!X2f-Q|jlKm$8d
zrc-tZ2LJLuk(Gp6%JQ^0#Ok}3?9&B*d9~u<;P%U9?9=ApH>wKp^Rc2`Q=7+g?|sJP
zXq~2O?8BJX)fZ?!^swb1X&$(X{Oaf9StwU71l=vFYq%;vk`uHw{Wn^0$ojP_mZOJ`
z2I$YpnI~+;i_#IA?;a$vsW*j};Q!H1>185v3+J1g=V}X2Lix&Z3#LKmUDZt&=Wf?d
zXVwtB=^%&#MtZ3Lxu$Ey-ASn=s<J)__ry@g&@T6^C2+F2-(7HVghn>bAflfA(zn$)
z`x!C(kTZN290hE&CkElPp}pR#AS!?8T1J0<G?HPqldT91u#QgagZyyKXw*P+hIES@
zJbM1ba(^G1Ph~mZ;bNhhSgW|%(}ikoY8ZP2->~*xtBnIXU*-AcePDA*sUV5B1CfGv
zvVgFRP8y7`pBC;UuiC+Lb>CG?w*@_zU-74_{~7s)t#DD*NSlEfsm<itL_}y4_#;dn
z4<7>EyrzH&5X{#>vC>NSCyzrT+m#cmN>B>2t|b;at{Bl6>Gq-!+BzI|BL1*C{)2^M
z{{19h$4Ei>B`x6d{h2%kUTTP!rk?xhp;h(t=hm|{<>hr3RH=@!f0lmpV_=$8p%tE5
zJghn}D9rz4O8FLsQvHF!1m57=Ki+gyF^kOGHU4p<tN2A^EtBSyueFUvjZ4ljV%mD5
z8F`CnhF^(?sp3u7fXkb59~GuMLhdxC2uw)%(WkF>cb^N4JAp@kYYtm6ZbNp~%_3Sw
z3tMK6&yekZwHI_*pLy8D?U;j(3hw>*tMWGN#?PMz%6d~s0LuZBU(dheuXNdKBSKJy
z;C@=@aF(I_U^>l&jB3I^@Jvx#8=ff|rdqDDwsh~^%%MA@e0E%RMmw~m?eDtT<7V=Z
zq};lRpFi&fg4zSw*Jt!t6i!I&mD%!Cs3|9C>kzo(ol^1v+ie#8)IxGKWB$LoRa~r%
z24&w$MQof0&n$x7srBd#`TMk)<o@-`j2K>wH2L#uwi;${MoE<S4ALgYZb1;$WrL}!
zuf7S~A}3)sQYE=fT5=Po7-cmBDZa}lazIr?^F{YAZ;KUa{t)N%P>L)UH-Ju%9qQ&p
z4wlP*A#E{{8GNykb7NwA@oe8lYu>U!alhC#uN;xSV6hy0a>5%B`RAhyFT2yXA?926
z{T1bc?2}53Uz%Zix7*&zgHB^k*=Jv`IfZH1Xn($+z><7-GYq2;rlP9wI$3Q`X}|F1
z-JwAE7(Y8CGUbM$(7=LA_&<4R5nU4Q&6u|u50jbKs=lY4xEzh@<ZH_>Y<gRbw)y@0
zsJoaFo-~(q%zUEg((tsSZTP8N&8nur&BGry{+B~C8>@l$2BOuWp1~d|%RkZaNfX?r
zOmlv3o}Zqk&&Fm27ytUZ0I5?j85WwIrCE5Pc#t6t<O*b%K6}09*RsX@C@uWHAIXbN
zj}g-H;aeLwWeuM49qpGcCM>dbcLi~`1YOovpUwy#5)+4dknBx(^>_e{yAv@GnToAh
z?A?ei%KG)W&h(A=<Kp$AT8b^{=YFJM+lq>^H+M)#nb+Yigu<RY-v1F&hvXQDQ_P6m
zSEGe4<Jikq#*-VU5-;^MdVLo`+Qr46J6zFu%+2UaYu&YuydXLh@vJueR}Qj8ntS%k
zX4f?%g6O^(l>Z`1({|Tl*0T#iKy+c}Y&C8@2--ejzBWGRzqIqW5&d739Mg~d7$uIT
z#G%&&yz9DNL@3R-<`?v=@HiOPS`a)MOs$~zRK3a4DC#-xED<K_>!qIU3-K!{s=^F%
zbXR}=G%Uke(#;EmmD`4JhX87%#@are2gBYFoZP<wWwvXsm6r>yKGk~t$lG}7KGDc!
z<~-xKV3XNuq9Ne#q|>x*N+?PBHovqSZD=}0waviG1HQkzG_jzPj^0_yziOX33Km61
zPFfgkU4t6(l?euu3-3@(`K3uS#S7W~X+`I6SRT+;|9krgmXC4xq3FGz^C=~$Y=~C=
z=vIWn{jV&_uM>%hin@ZFL9N)wce|oDB87Bq)OlHkm0_#Y?cYe0tZocKErt<@v{9v-
z8m}El&pRTYvbVnD0(m@I%E@>`?%q(cX)rm{oE`%et_=Y+Fd;*qc*#3@XJ>|o(PCXq
zL6!SK9hO_wTObysm?caAw|Nwc$i1^*g^%p6*a@M*ZDl1eq#_^U8Oxu|@1#p##P*|j
zBEAQI-wMzg|7~tL{zzv4y4}qdG8Kx@1Iq0!*vmO27f}NDp(_ZOJ>D}T<o90We`?~e
zR*)@sc}fV^nsma2G%;5DN)<q=7^l~>b&z3(4j~2em}aq`aP{@;G>l%f4P6uGgXT{F
zqa4JrV<U^}lp8cupOy^0KPGGa%peOSWeK%b8$bN}+p4&;8X{4*Nd8Cd1zwch1&qia
zti9zw+J~O&>*89gN$~#e%qRzr*uslsV{*ZOaJ3O15?*b+|7^cmYW6fsB&uY${oU+^
zZ)|qllA8Hu`ibkQWxvwp<30zlY0s56#m928_^4C(T&Y2x06l}2h#=+nxx>x-4!omJ
zjwFkdaPyn65wmzBkFQn1vO;v%WB$xj<&o)+P!**odGAoEj^8nDh3^VFl&adV>WR|Q
zQ6ba>bnk889T6QuI}Ip$4~&)FeK@DU1RPc6+H%{vC@sWPN(leew_0RdrE99mQoj3y
z>ehm;mImM-bIeD>2Ub{!+Rkn#qG4J2Q77({)HDE|m~7Bs4?r1ESQY0EW)%CEOhGHN
zU0s*u%Y}TcwbjE$CUj<9^M1vs+yHYCUtWFn1#=Lc8fIaV7}5fwFuo-mDGCW?P~hbr
zW&TYJ1w?n@!0`e4u!w^x?f@SA?ey~ZNS?Y&Bag+ET`?E<)~K&?#$o<#BpuPX4G-@T
z1ag>R;(+jcNaZS*_^84^P{*`~lMim*LCCs@iYUN+egly+*s-8+=6nz@hF4t9uUgz=
zEt?UNSTK8(EN?o^d%C|W^J3F1>#MB3S;Zf@CR^4+gUZk4SkI}_mjVWHxzHghRV@MS
zBvd)y<rpUwyF0UrWM37u2A5ioDA)2aF!J;`4G1i^(cxwF39xxw8NYNsqXAxeedYYy
z{Z>V({4nX4MfPKo5A05;xvoH+IQfIc=Y4PQuk*?d-r&s%@{o7zRPOQf(iUnSbKy$l
zC|Nf0m>g#PSj_UFAoi8QZML)&O14Og(_qQ(UkdcZWbE#5^4&FD@F2VOmz-HKW_4~;
z@)4hi`Ahvkb1h+sj=fr_ud=~uQdwKM)>Bih-GAKJWnuI}fDM{+5_jiA#w&a*?e<Un
zS<LrapUzDF3D5(5q*M2*;0p9dsMBh=2EJy<6c~VB_TT;?U~XM{JDh<eCnaqurKOF1
zuG_S?XC;56+W0?`H11%bYX5nQ<6UK9DWE+O7zSwJAOF8k5f>NBP#1|X{gfQ+&k#5y
z7nmx@)^ZZM@GU*ccYLI0VESc(Hj8(eG=5ieaL=4Tra{TGOPL=m2R%=-=i@&#uT~&R
zAdh18$YT8SAFdu`bM!0dWUc<S$`&aUApGj%u%PEN_)O>Oty9WBG8-Youj_@d%l;rh
zlcvcxAhpm`eFfPHYz9C}kaRyL01?oYmRqGKIWY5U_|^ke<|XdrQ7!?s=x^zOt)A=&
z@*bi4(g*MbiUt(Iq#N}Z_V5|8Iu>?#XOq8_<zjUUisy!T_J8eu-nKD*0`#pDm+C~o
ze;6zjn6SQsWHQgJ>J%^4-F1#GI`?v+O@NmzMSvt4B4R8(Tf%NTTAW{gB2aF}|4X@|
zzS%vLUqp>%A8*tm9J1oH!bhI|94X-}Wwzfbca%Y7$CansKFJYFUHMaOu2pDpDUs#W
z7&U6orq$hf&^6Eys0g+h^F0i#?Wax%rM>30)|8Iz)C*N?Y?KJJE~<7a>8%Pm_~1bw
zUn66;ntm;m3>|sFLRvQH6}ZivlX5(vizv*=`S9@V$;R>a?(P_gXPBb@#QS`eUGNr&
z1`nq7{9tb>g@OHhHsQ_sH?_j9QNaObY_f4UZEZgMlBug4rT_VZzP1V~-v0I|b6N4E
z;0;m^xtr=>;5HhP7BZOMXp>pJi-VcqXY)CZX-C$3<rLA5^M%bx>nY|PF@sN*6x=z&
zWd2U8&Ark@-t5jMN7`4}S3a%fjju;P!{+I&WnHH#uoTP_puKsVxU0`lhV+E*yX_7Q
zd_NwTTd2CToH?5Hc#oSUYjS5@pI+sLPy(>~<ws77<^wVUEP2*H{=DXab%+f756k?1
zoyE995>H=};{x~-?ib5w%CslQ@{S}@4kF5@;@_gZU8OpNT|*UhBgr3!NyIWw$xIp>
zNEjQb>PHxnkW`S7-1sPGR7HA|{O9rd#ndGDNWyullzggGD~EqjK)jS$O)Q>PQ&p8a
zS<{@m3Sr4fw!I%Z6q@;u3`=t<=kL8v79}d;T2+lWVl}fIlY&>Nu&Q(aQ;XlXFMG=O
zue!$U*5bJ{%ja1Cx1kg#97_9|)1rtmwY#qF$NS|~huF>A@4_(4CXvp6*v0tveuR$)
zQDVAFW=X<I39Z}RO(C?`e*&rUKH-lB>i-NT^_35m>>b8@ip$<7=jjL$yOF*>mU_&S
zlmGfZlB8}#X^$K0k9V2War2y{ROyZ<jae||e!;t1^tPE*Hk{2|x8tkH`35k~qf`dD
zTC-l|tf}WUYkmg~O`E&|hA9vc=W~m>4rDtxSOTn^b8O8CgtxK|W)wg?ng$CiSJ04I
zu^R1R-vGH6l>QS2f6KU6?YVJJl|w>q6B%(wJ>6vU5Y}J>9n`yrzWubp{?7KBZXZJ_
zZmvL!{*57b5_tnL3b&+8_y+hOxCFh|jR1Z6-jU#tIDZmHnEd!~ao#!OjIlQS3oHM6
zqJwhpPx(*a&WHA>PoLl~P_fvnOeIE-D;o|BoS~kep!7`1d`XveM9`%4Uh=3I;q?<b
zhWN^;Exq~Kfl(GM+HwY#G6PS8&1_w7Ih3x1-9h!3=uv<&@2+d$o?JZKf}ey`=4iHi
zHX@|?oKpi~WT>3MHazjOxPBjQf$#ndh|;O?VN?GuZ=M~rFQ;*T*}LXI`snBmV7~OD
zzEe_k+~xiec}ik`o-8}Hyo#V$-C{TFJJ)qj-H^?54g0Y*zt^vje>=ANo}@QZgqHE{
zni1OA1r?u~E7Ky)Ver9$Pgmbd-%apC+SCGZ5-VXqT`s$wAG-VeVSMb_Fk>tqpyvC(
zd<s(?$WML}dpIhz-sStn`yLUdf|S+RK*^xS_+eL^{13)q{-n346K$UqUdlQs8u9!u
z**nrNH`ZD9t+ug>_z>lA(9IBj*c<IG#@VAD&ik`X3ru*Lug*th<_i+(U%=|_zV^PJ
z^r#Bnd92%NTTT-F)2etXD*}sH6QFe=FEln=ivq*n+Iip!`NnFh+;kCFYdr89B;y*j
z6Yc~d&T7T(0~-9E%%9E-)+gCC&tKMSN@g=;klnJkefz?I{AX>bKusM1_C&y_z*@gR
zt+uW#yVP_Z72lOJ{r=p#>fi(%m6`YrFIms*Z=6eJQM7v*XmXmmxPi(M$t`AEvbOBD
z47mdXG;m>y#248^9*a9R%mm5x65PqyPr!>BccT3HT43@?7<AvMX`1_Y#M!`@ib;L!
z)}0{JbdBTl8f=XDTeER=Un}q%wum2+XqW)8!@cjxs&9<^sr!FTcD!{p6dfe*OZX+G
z@%%Y<s*~;16DNI8s(jFGyRH|VM@8_&fTNiLhY}A?<gfgID7<g}Lw%lq7IsI!X_gYC
zsMMA@OqTT}r@ttt#t2q&X-3e@ZK*Z9ZJ*WI%*(i+OYu723DLatw2xGlhOTXC)D<Kv
z)F(^o%&TOrOeg+_=qN}<St(d}B3l8`7POg2YvEzlHH7_+Gw2p<TKLd`YJlAi?^y#Z
zI#`8~%7LLgUD-Ha+0{ZOfeJCbEE6!@f=;sXJ6~mjFu=X`cJeD(@mF5GI?N8b)ohVa
zQ;6FJBb$(j&V+*2ruL>zLcK3Ez)7*A)9=C4QTj;@{0N*4>*fShm#{9P?vw%xa5TVe
z$N@*YvbNFgaF`$+_Klz#Ko+Ikc;eRyggxu9a_7@c^;!zHxrt<9XpvS43K50WPf+KZ
zIG~#Ru<#rFoR9H~K!6zhpA$mOEnT?=+E30RVA9?|NWr^j5W3}ksSFcu^w%1@RBq4F
zhM@AtEe;fd3c+(&x-!_qS)$$gT7KWkJp$t&Nc(eF!Je$^N{p+(2vK$0g>Ltvq&z@z
zY=kX*LpGm8!tHl|($A6_C7!L{Ln@?{jCXQV#l<VNMc))v2y<~yPZ@KSlrIUIpJsYU
zSu3y&Ob@PCEFbge)<}-HQPnsj*8RvDb-b3AueuB2fBH_>JMiZOu5ScsOiM3YrL2PS
zs%QjyrRVE46#@PuPaIeCDS(|-;myv)z!@MSqW`mE?rbvaSzLToomfs;*T+1~ie5!%
zU!3FhhPqjiY*tJD-D-^h2W%xus#$C_c&$3L-<v3n&&%X~fj-?D8p!Heu3uepwf^w+
zKvEEVw@CFvb2XnwAK`xvTL*Bc!}T2Kwlz;0R&T)l)(;a?%00Y|R-1gB7)$0LM$@ip
zA<{#+Tr}QB1jiH;BC>Zui6qCh#3K0?2rFwV9~Ec;3U7-39PDn<FveBdU}h69KvYgQ
zo#M*YNgPWZy^|??^?w*U&v3Te|9|ULwQ8@Tt-Wh+zS`OiwTX2rO3bPi1b1ui+BH+P
zN9@>p7DerfnOL<GGl<;3&-4G2{{xRgjw3me%XMAv*XulQr+}e;6N)mVHF-!$O_zTd
z^HNSHwI=LW#WqcGWNd=@)S$(D&Zm$euaew+t_(c^nN&Bzn0&c#Mv3c}!o<Ouh^ID|
zx_1P>Wyu?*yGc2et7{0%hF8cHtA8qQ>fB5MBX5g{w1g16R}lf!f%PAH<QBpP)13BY
z3l`GG%0??`m&?YU0mu01Rd;y;ojoRwni1+JcPu(MRF2+X8ke`~aq5W3vk&1M=4`V4
z@*YAD71}_N-oL}wqaQbQK4~Bp_S=VqBT5-(vxW7>0K#g@APjZiTJ$@-o<1!>DzpD*
z+vMkhmOAWwX%RkE*Y#GJYr2}S>l1WCuhHCEE6enV$>HlrE$%AnMiWQ?o2op73C$PQ
z;mo24{!R?bs0wG`-+NZV2X;YXuma|2ni?7WL(!?NDV-~O>p2yDlT7>quN?&=Yl-NU
zl4It2p8RyqxZr38CuOWl@dGkxGUJPy{2yCksUBvrnuQs<4B&h^B131sDhtaDg7aWh
z2LaP#&|t8Blc%mdbNTF;hrM%q@oYF;MF#4GY04>g389`9)rGL;UaPbg?Pq{9qhM;^
z_kO?7nO9hdI<M5Fv;?)j9P#v~@Xx4?%dz;;8j&qPv-E0bKr-wE6yx`x#X>Aa%jOL?
z>F2vi+-}T{hW;|T4HAe@l{KpF^%5YZONWcYzy}g6hyNpCQ8M}g-QJsOoTRYAd-l(d
zI9=!}T8onBc^lS#k(t|`KBy{~k<x6I`6(<r8PZ?_x`F>r5V}~LA*ijJcku!BUm}k+
z{-L#kyNwuK@j{dth&8yyuO(lb&Cn#g7a5KlWi(%A@TKg<?fru_?{N5!q)uF_4(dGJ
zKbPWLKJDXZ`Xucyk@zv~Hf_0JvO31rd%ob?Lf`uOX$8Yee5NUqUv4H(-BfC4Os~TD
zx!lY}?G{`#yIrVAZ9Rz+pTED+Rku+o#tNm~=;@-zPi=5{74BVtGx9K+INMklC3>9o
z7*yZh*3vdz-SLfM0wi%Vy}G))ow0ZK>4V8u*qu31H>7RCJ)<rp$Fo*^Y5AIKplO`H
z#NWWTnKGtd`q+fpTSOdZMR{uz$rE%=4>JB<rZ5+pnTIt4*A%hcp8DZ|CEeB5&>(;x
zlti_gojH(09oy6<MiBC(+}G5@ffB0I-Dy|{h+=iJ8SyA%I%c4y<XRu~>|sr{s$<fU
zZ2zig3+}Kx%ttJSlM!ZzaMi^m(OFf)(VmY-9=SSK{g6S);TX^|Wnce2C67{ZTI1qU
zHHt6SWDm>Wr2b|n&alcv78Oa$z(145PG*?ax+9nzp0{E-BC{0FFqzX+@$IRP(EFFn
z74)WJ3^DnF?<!3tO*Z5-GiXY79_{N))f;piSN}&+z{wWE>vHY>3k7N($|ABrSXCqV
za8WTspV300wD?nlX~#KB&4#eP>!zy9{HHUb9yL8PB855q3fl<fgIZ*TS|>NNZG-Px
zpF7uZ8-a0+x{DX8yTRLu{^kp;V?cD(mj*#l!|jAKo=lJG?uXJ-T3Sac%Z#2&eXAkJ
z+VdtoOc#Pcc%$4ZUCd6+E*ftuR9G#bHF`*VLMg!oZ->dmZo}=pOa5kt+@0-il(JSG
zsKsZ#RY*r1T&AK%+!5eGe~PcmV69!|We$nnJai3Skgw;^bAvY%vv$xO!<yfq8tG1a
z3RTqX%IRy<$SLYYxPU<u?OtBxx`=ze0X2IlmBeEpLF52TX%Em5T%R2C8pA)HeF|{I
z4fHW*w*&+Qz8kXpJNVvCXgd7L^%Lf~;cmC{^cQWOV2V=1PPeTO)Kpuq0A(*jaYT*D
z7&ZT(aT<NuYJ}F!$S0xE<5g9dlKlpoJ{6vGFrN!<lB5kH?Qd(Ux~{4PRSlMsle1KV
z&ay!r7j%1dmTsruUeQB`HscdRsC9o$uflQ&b>}=%Ss&w<gsZt|neHHWFK{Kw&mA9k
z2o=DdV<lah-tA`yl@K_>Ot8cp4Ee39PWGBfTXXx2l53?o7<50yg?2^j31MwR3@_l+
zmuIPt8~zt)M@}-0xCb~@LhT0_v;E^bIGS<bHA^eVb-1Zv!UyPf{&E2Bs&4RQ>_6?v
zJ<ss)DAo0X?uNB~fcN`9tWrJk_g@wMt^^rm88prcAK;C!wAgKf*>I*Tz0HvGsgzT{
zh=aJ7SXoWFdr7?ZykCAZ_rc{S2f0Z9ym`l40ed0Sa4uH4HkwcUBO21+8lC3GQU%CZ
zia;^n`~sh9KA(7vw%yB_%7{V@?;IeC#m9>CFX>DGTcz8{q@*@@X*V{hmK{gRvWg<m
zhmUXi*PIj>E|N-C{to?qbQqcJ4Y}Xux#&JGH@&)c;7Jn6knqMJ;(sxXf){XF7{m$d
ziMCDb;@=DOU2Sz-&*Ru1kj-}Qs2le8b*HZjxVV_srcv8^vxT9cdJ{yR;!pi+ZPEMU
zFLogwro8^Qg9~dv^c$uUXM)Y_UlM^3K<ky=2R^g*AhFje`})X*t=ZCM^TTAv3~~z+
zuCL7hhN_3Ujz2#Rbreg?_&snkCiX9q8I!2wksP1V`;PSLwL@6yzb~~nvag<AK8PJF
zpB<3uOn|-@vJ)Ia3houz30RC8mr89`rM2cA`@1e*Q#7+j{<3<BP0Rf|My<=FXI$|v
zjYpcinDuK!p@=(wC8SMh|HA#Yj(CqaYeO^NVNwWt{kw}jv`?hO%4L;ns>9wjh^iQ{
zdTt>wZ!n`mx)F^j&IK6`d4`&f8FSSlIIjMiw@@IdKKz-;>4GZmPI8!snR%mcy@6SK
z#378Xsz~J}NaoRIV*?V$klU7*nBUgWm|-frz*u?Dc1hpEzsg(5HXM%CulbX+p&6$H
zLf5d>M0bc6;cYRT1U^ox5`8*o#;DLC!zQ+KYi3_zJnb~@o6n#5K1uS{f7jISa#I)=
zeIjlV=izmZLxpG%(~!+mJRG}WT8lO7U+SbbpYb_<va8c{NwdeA-z-!7G_x)3;mPX6
z_VvZ$eJTV?Z{knOjyNWa9N{!tz|6aEzT7Zg87}$7PzO}){Aur?5HTHmruw>Xi$y0%
zL`#F#LvOt61ESD#WVh0+&8&`44(tn@s_eS4@Lpxp<+iaJ7uGz?(23^r1kpn~r4cqs
z=4tbim`s;)DDPV`uE7us7z=K2p|{ghhd4f8GJjCRC?LAYC;{HRP>;S*FRC9CYP?wA
z<QYi*pPgO1b2Kt!D705U^uuH{>xVdO(3|#Y5g*qaSNB({6t0qc87Y9aeo4DU79?7f
zL4*aqsqw7vh_|v)GOSW#7&!QsXbFw#Q>8oX5L|uwn?Q+9;Jv`eABvq<hCbPC{*2B|
z&svYS)OgnxdBT%n!OGxGY{~1tAd*hvkHZ_{;V~y2jH3B6sikH)q#B)W%7G$-pLBfI
zH$<IFN;&JKHfn^rx2>GMe$;2f9y#_cP6&}%KCm|Vu@PITkq{_ta^=EroRS9i+k%Kf
z6)Tr-l>voMQlyILw7aJVa^ITVAmgQnuxI#Z13XK@=soUFPB2fBJeHTRo=4St8#Z`I
z@nTbX8GhrHu2k<}N4>rxtwcp_bpMfE?mgQm6lVlc0qXb+SsSIJs|d}InmIZ;@D-v?
zr`k4d(+0KIk+k;<d$w%I^|0sSh`*U+T-i%v*6|-iM;kPxMx3<oKS1g89v;7-A+%V)
zkOsW71}S&`BT<(SD-mWi(Z8{e@^-OEP=M%(k9nEcDI{xaS0o$6&Ydb&R_<>RU3S*g
zez{J3s23IM)8)$xapXKyy6^HTF8wyw+I*r2oEU3!i+~>5AE_p+A^qYCph2c}*vhfO
zzn}U=@>bg=g~3hL(;CA!ifYJH`}8BeJ0{zPFPakOA)7INt%Ly_>E~l5f3$8*Ow;P~
z)Ehlgr_|obB5j7w>LhXuN<`IyDV42tntcXzkwb2a)ZJe8gls)u$JzFY#j_#^tQqan
z)rCHz1spfV%~?#NkGG{_VtXmLBJ5eKblF;BUW;*TmgAV-VVmG+5MLkgxuD1(FS1$t
zkHkaGCj+bf?Z~5GrVwdSoK*l(DiqS2U&<MkXnm!c4D-fi#=*>f@f$|kezTK^7kTs7
zF7I*qgqdl&)(~U84lcG`-$G{ckopdcV*U7GJu01lLxP~;8C#Ms#*CxiGd7LYJKs@p
zNpaPlT#42B9d2@b3lQde1&%xH(bRuZc80*R|03aRR?d_U%S(0xC3Ly0!OOeZ${h~_
zFkgs4M%;DQF9I%#8Z0F=nL)*&Ka#>xNAPMGKs&Mvu2_NwAbsoV6r5sxZn~+)OZJ;V
z4L73e%hI#I*1z0OaCPJ30rNasUpQ3;hDgV^1uDD*{@bq|x<Bx;=!GbP?)nWgQ@=uU
zjHi-8aM6AyQ$FXHk=3Jxey9KaN21k`tM_H`Lr0{8D5I5D4J+{s>M=HC%R=OYTAJW&
zQqi_|R7%VL?6dv?+a{gmz1kkr3Su+zR9sc#sj6EpYi^Epb?|I_Gc!gdGFs=kr6M#g
zS1SBV09{9~QqK2^E<so_4V8fTUa4K#S7^&Fb4=QmP<Z{CtIxrlAmTDBG)DJmp_~(9
zGnVytbJrCzqmPE8EM<#3W-b5&(w7*5BAx~_i1#e{OMHQk!pUr3@4v0b4kg>$*%gj>
z*+2bcqste4bpFF;b#?8KNiW+kt89%2QT!{#yri!blZ3jMMDGmfquz&70!el!tp0%C
zDb&6%#lnU75^uJy&j_7BO>gvtJfGXB%NbDNn?eRyYNvuNwWJg!AGF+f+w{~gt9fmy
zoroO<qdnu+9{oq+x@4Oe=ozjV7s6rb`Uy_w0_NF<m!X!LqtC28`!Z!ca#r`Yq*hc-
zkT)g=)MT9*r~qEe7$yOLyCl{NXA7C>W+Vy#*xB*p{u;{CKIMDsng9BZz}^u>o91D!
z%Ul(BGdG0x$AS>D!yKGbRqj$X)X>q<VU5=OA+|hC<2d8#tuDsR+UrEBJ{;eZ+mQTw
z@&W2PP#0;Z`10rhyWHpCDrcQEm#Mh2t9|1it->>wC=@hT-}3oLXv0?gXol0{Ij2W<
z&vhcX@{5@Taqxz!+g#;5L0?-*Nado<-r7R~<8R_)XfsA5;``oO!@|K~(e7o+ny!D@
zYpfF***}_bA?yE&r+Gn1v23^Qf0L{Y+@@d0x4tK?Vit48Ijce&=Ig4KP>^nlE{bt%
z)P-{$&M6w^S^*UAuws2{cm7zeqVRODn_NLJA-WKI^wNsX^@(dG@Y33JchOTKM@%|0
z^|HC}^ozCnokON-Xy0)U-;nBqU#e76-U$4#RUNjvuy|LM`Vc`dD}l6$B*nn=?J@h>
zp2(oJyE3Ji$~-~WTb*4_Jy*7$n~5iik+)g5@hTL%sx&GjYruxDzv~HZBE15C11K(8
zxNVqbI}}S-@u8aPQ&LHEyMF$GE4M>%PYj#6Q~HZKR%^su0mQMnE%vq~^%&|Ofv*fN
zGa1I2G5kkT6%dqK`c!BLgY!;!`-Zj8)ZEI-gta>C_BwvG+?zW!PDM3Za)J|+eO9X^
z-R~NO8x>C-sN!V}m;ZPgH)sgWmAv?E9)6ovtpDN4ro6ZiK`_Vfdf`;jPLWFNxOQ|+
zJmEDaj$LLOxVEIh=9QGLmlMQY?aNTmIE+{vL0c+nAW&GA^~{t88v6G4xz;~z-oXyF
zE8hkOLKHD;c>Zd{jRHXeFOA_$yq3zBg%7Vv;NfV%#Szzoa*u?|#KYJy_eyt9cWqc_
zrP*arK><I2ER@^)VX=DDct$|U`xN5m72+r`*IxnRKM2BmI7Nr59VUp4oLy0G;Vh}y
z`8pz^Da&KN&C1UZ0$9)Av^j+0HoKi1KKFRBJlnyI5y^G2Tvj-lup2QbIa)SClrJ2b
zI-I&<@ke>QD~oL<iOR~>g>|5|(cocQONMr}M`;ENSepmBtSC+$FBc_TncT)=`oM5N
zZ6>$wQ~$eS8;OhNG_C_r&iCun?{u|oK&YQH5%?g9;#|SS47<aRCmuo+mGkAV42=IN
z5C}5!H8D1GZ`YBTzEm|2;RyM?)-X9F_7JZ+4Avi1Tp<VH=B6Pw98&~c^jI*LL8fWO
z#QcRpg{}D>@%fCKyRhk|`G^>b!D05^kGf{_4{-DvYG*jxETT(vSLM!B$7`T+@o=Pc
zk9s4CbvaMAzfCn9*-{O#LzGnA0h4{omT!Bvg4B)ih#kb8b>g!J$2MDzb4TUHtJ~Q3
zcrL6_-}Tx+O?(K|l#h@Y`(L8W{Mm?fu%b=d^trVmx$0xeyXXVjqixihX??mVl0Lp=
zres=u@RuXA7L*#L-_z!qq{6)q*6$Z%B}n5YqX+>Qkdx`m1RQfS*BNf5UXCv=njO!N
zfcgxywnWN#(h3D-iI`q9z0l6q(p>)|yr5d1Jt_()n1n$JQn{Ed9fOoF+htW(&x5y|
zMpLJE_P*t|3zUZC&I)wt7?!JObQZaDuf1s7PPOEnTg|XmO`F8?YkpbkUu%TN9{RFd
z>gV^}3@B6=@nI*BKlUd%vV46hwCQXhve^-N>G+fv^%hpO?adMzGhn;E=AQ});jGeU
zO@X3Wq25>`+U?j=)VF!&9AvDhxux`J&0-O<|A8wlBayM`i}~ff7kQX&aJP%?;>-Y1
z5s%y8n}Nv|;a~0dn4N<6SZ$iC_F22)FmW*hOf{kCWBL`m{wwW5dxZ*18!*dUzs$`S
z=A_5CwSz;P?T~_0ph-khxRShE-4cL6W-Jgs4r+Wjrp+Er)0gyR6E<y6afhX5%Iiv&
z)_7<FTGiH3p_^e+99gXJ?L#p$%DD8=$*4puNbYL&7q*_T^E{C%{^g%N!Cc76E9Thb
zQX2_F$WRscF<E&KLRkeQiE(E_mxgy3n*wg2>|y<m_*PFUeB~jdp!v~BLKA`n>R{&8
zYWS|*7`>$oTIycB8BhtDEVIQcf@&k|K8WwfsQ#2!d)&h<IuYNlv;ewEYar?C+|dWt
zGm+i-liM7FDXuJwj=2~l8@~8|A#YzvEpEV0G>r0BaHT&&#=4nAwmKt<BW(B=$$683
z70r{@c(t6)0z#wJqm_JQ!Tq?VmQbuMUlk?MId7e0YN;gczEX9B_AT6XhfQQTWx-y+
z7qFmGcQ5+tRF|V=RH&&n(S-PWCWOW2PSLNn$(ZWRL^gpJ4Ihv*?~`N6ygMCE=LIaj
zDGA4M3+7w>T}s{84}(*k;k)<=EV!<$N*8a$LShH7Ng;cx@;qZS;75DcERBcgdTS(`
zI5#i4_I-v7bhdHw)1m{Lg6Dz##uzoNIrKAUKd^JD5E-=?FM&2;?mVvE6{+E}Ci~#L
z>E4<xr4e^O+My2-9JKDaIAf?E&B2CC0!RQTrl|8^Nwa1wY5y@9^km0!0jX7TcYbuu
zWR{?4U%V?*x7_G$ZDp;aRK}%Zkp45FzWl4x93S)VF)wXJ3!V7cK)zonWMjAFlHYt0
zu-417mI_RY_o2i+Oe=C5Ej5Hz-EY%UTW^aAtj+j{^1rGNk&{tf<SNp5{j$HckS;M?
za|AMp(xv&D{({xI<E2VoVQAlLN13A9l_A{T%Qs2f;^n;wpGl7sGzU4JU?UL3tN@Jb
z;GEl;WdevW{#d*EMNp7r=!I*7%KSCPnfFG)^W+^!-ptg*yHRzUvxhS}luhNy9~d3p
zWP_82@Dj@zR^zkOK4$HQ(x(Bjw18*@hSCw8t2w2Ona%!8JhZD*2Nx5p`Vy}q*mjem
zn;5|ph)UT1n($%k?BH!NN*7ZjN|o)C>G`8|%b^Fz!xenPmsQtcWMZGtSX1W{O>f}@
zDT8V@wD&J38npOyzd}l8Jwk`d++^~V=<n^uG<)8{AZ?^0_q3mx^4q3F{rG;P0ga~>
zReU_>=_6p>tg=%fB;!FgI0#`gJhu82*xO}8CoOTL1Gg@!Vf8MdWL=E5yDF@+iK*WA
z*XUqsm}44f^>AMsM^52iT361+3$JC6QZuf%eED@~uoF+5Fr%l+)VWjN8Y<HqpRh4W
z1+^XMen_yx_Uq$Q(Z_7iRCGoGrc+l>VY{J(pgb>iD`puts6z3%8wsN<pJc3qRP6d)
zVs<@!wgr5>oPudBIQx$OWvw}+T%U}ABa7qVln7~%6XszJ+LHsSt|VEqM9`dRj7wm$
zX`Pl%u-C1NMOoU??4cfJVS+fH{KYQYXaNU0eLaIG7GL>xLwjrJtjt5^L#afvFE?sp
zOL05E&3v0^X?4i&ZffBU=_==X=!gA&4xUKWyRLp+OxW(slD$kO|F8iSPIJ-OgQ+9X
zbe!Ce)Jsv)G3-^+qYW?fWhF0`2m$*o3TvHn6OXsb%oFq*YI^j4`L$0qkmhq2qY{OW
z1au^mHkKh-_7W4~V=uo6zb$h_7Jf;vl6pDnlczJ2<|O|<z)4`#&jwQtGMYB*iXj%a
ze<8E|7Jnw+yQTM0Gt>qSp7eL*6F(yPd`j(6sO)$C)Odm7-R;ICjw0;r=j2EI9UD^F
zLk6rh!Fdg6TAM}Y47oymhJFv?Plt*ghBmw{R&QQP`{e$X`0=mVv)B`UJ8|<G$hn&|
zOtU^oS>ImAS2@@BvUG%Lv@x(<gyr1V3+g6YZ(e1}Nqy*0puaSiAZw_%dLW;@ozYf|
zT<~7xYa!wM=C!bUxW9YrQok%%RXv$W(SAo+tw-^rc+ZGpjQoTgGY2{KAs1E!2yoy?
zBM-ZH@ut@Hee<kcrPbh2XN~Un^}p>>b}U*?mxbv{GVgoxV83XC+A3K{NEV7wdrkfq
zehU|};@0MCYLqL*vy|Jfm5~Fk!bTeFUvXn>LY4Qv0D0H|Xgs4N+1PomC>Qml6ScdJ
z&sBAGYXGLkcgn>*a%kPlYRzQOZvRH6^)}tb8!}i~&fnbCzEpjkM{%h`_1fW1d^|05
zACDzn;B8<skbM1gk|N_%+n4#%4q9z8yOb1U)#*}0&GUF!+9CZFKZaA@${TRVWHvDK
zwk5HG8Dkqc1b-vTI^+?%L+4pid46d76Q2YfoI%xr=eIHXP^XrbSoQR|N2YR!xbAoW
z+OuYitB!KtP=2^!h7ST>B~fbT&~v?|4GWOu*f*OpS*yGnatx$QWj_i2H0g<nd-fBt
z=O|yyKR7#vOWWY@E3(4Q{mA7-Gmpr!@$i|Z=d9&3;!|JbduN#D7@tyb=Q;^`ysXjF
z&we_c<~|<cc(60>@iiw<ed!Mjv_Vac57M_x2m((xLY-2yMBs)ku`8n0N?AON*sS7s
zZF#LCK&Ensj4XW|MhArE@FJJ}VvDi+px-c8ObsQzMz1qgTgqhaP|4f#qucX5#3^-L
z2NznEtv~Rq+#*BgPE^;l5hT;Z_wha7Zq#e^@DO!mH!!rViOI3OA^qYT*B<jAqtNkD
zW5@K-Te{aGn~b;>b%_%MxmI<!j85*t36Q&cpq;-k2&WJIkSA%7;$NSM4%hZ)XdL2u
zCZEYaXz`lzyA$N+&-M2mN|$2g5v5`Xw38-{M$vQr+3jM(r@K;c6JI9?fNrdJYEJn;
z?}gAM2Q$<n?F5FrTt31@YDQ;}*VZbTmhd^gXrS}B8M?SJfa3ZC)g1_7!>SbfjNi|H
z;eHR3l;qKf)mUT${q_Wq?l1auJL7GpFAZjEgbzQ^X!{rJy*q9UvTZm%oVk%BfEUiX
zDFCLR!cLr$H;&10&NpYp-v&qlMBC58%rMMnIS5<BS!8G6sdi(%>|vpEeQ{ptHG5)C
z3B<4MVT`?9F~pSBu?EW&yfOKi$TYW&{S~@IyS!*M_OQ?=*=jfd!2cdTk34*@VI5nn
z9R~60SxdGpQpKvTMKiIk5$I*n$fmq9eC%3ZGpo};s{N1EeWvE78ZS@m=|JD=$qCBI
z)we~9yM=%3i8EM@b_59zo%~1e(|gEFsRmPSA&Z{-s6iZZI#>*WTC-mq7&>#2<$E+F
z&{9@ZbXK39cebFHa31s@$tP4s^NYr!5qD<46j0e{G>3-hLG(A{v6Me1kD1RHu7F>8
zK#Si;!>I_gt@)||WHp1x0gxiusGshJ+{NV=qibkH;Q?h?CBIAN2(ncW@K746xR&h)
z=+(3ZqQ6!+{qmyu<BX>82kpB$i3!N2rbmK)Eq7+~KaPGP`}ypQ=&b5-OWsesix0Rl
z#9Q|HmFiDhZjkoe+BoyHb<Xm(&iaxEgE7}9dp8F8N7on(#!vWIx*vP@nX!r5wG;JJ
zvA~A7PGKb1y@<-_{@zz~rSgK_@wrzs%|eYoQdVqs`fv>3uf^eg6<$!7$BR6QH&;8X
zU&G2l)q1AYCDkQMHb>)<r{oyb!?=y(C-{u>E)G{XjSAymnyi073JV*2gKKna%de`p
z#5_F-W*f>T=x=3gg)@bX>Q_<6#@j6cL<Qok{y%NmFbn*jHoN#X+i}b!6Hn#;%!Lhu
z5jB6bA~lR@wI-}&rhg8|U+L_P8MJk{W|g@5*$E1NZSRkse>EWK(6nU`afjrc#N*Vk
zi%TFfvcx&KN{1)Iajx^$VZ`X5&HY`H*ct+tLP$=<B>lBhl!GU&GwUy=K(Dr-oH1wj
z_fs}J$i^q!sWxMZS`4q6H{>ru^JZ(Fs>?47EtG@P1<Q?nW(DNSCVsrzN+{>?t6FNV
z2rYED(y-9WE)WDl!O$7s=SKoIKN4nbWu>xHr!P(YI}=4!QQjM47Ab3NDk5<$A0r*{
zshBgGYG&rF$nveBsa*Lj2mU8quwtWvsSt&bIS#&-&p-h%XJfU__ZiH>x%&ys%RBmc
z>X<AgWpy3bx3CCJ%@~777-qk*c@*TTG&Sx{e~heVHFI9E^$F!-GGB9%v@2qZG$(nu
zE+49On@8l?=X|L03}`ay)8Y4Z>m)!W)&M1<8_<=YMLsSrzvgDTyJYe2FZUMMj{r;F
zf9$`0R~(YdossCDPIps&tL}nr+?_G0urW-43tncl0gN0^U9q0Ivhw)|R-X@7PV$Cf
zI<)nF8&_`usA#BqH&!zVbveZG?6yKl2pfip48wHZ8wm952dIL>)%%&Na`>!DO^iV)
zgdF%v;cNOhWN><|g}d45d5E-`B^MR8x*3t`h|verh2%TkXO-*JsODEVr&t0{Az<VN
zZUX@Q)umzgR0sz_1IL?FfWn&%1t!9G;DQsVG20FtM~3txgj0?#+!jkrr7ECzT>n}g
zFMCo9Tr=YED<uREU>{cjb;S(jxMLz`8jr&RGvH+)OqhEGwAn<T0`}6DdL+2Q%0j8U
z+(iMtct8H#i1f(UfLNYSLf0?wJUF;6egikDgR@QQ5W}(c&3DnyNsExKFZ8!hM&<J%
zryE;8#C&hZhhYvOjku!TianXSMzHd?tbeAeavQ5X`5g68az+d>7`G_8ET=!7o|dFx
zK3o>_#zNEGjd{!!Qp+|k3M*yD4U2bYN*@*-kHR-QjC7(Xw*S0+_&WL;snpNJ+E7$`
zE>15fA0%g*wl^wyjbP9r&k*-Yt3Zx*WZfuYY5aD(WFAM5;JPZ*dhWh@<B(fJ`Pb|B
zCWp5TAT=b%vdSju;o!fjk~To5CcUaBzcq&CH`xdB<&-tSmlcEx!HLq_5JXoEK80{;
z1L7=}^(E~-+6~=p2>_gNg5mTA>LmZqPcVN?zN)irB1*H@mTWw5NNAFFPglC@bCG1i
z%(6Szp;6iM`H977$fKc)yVC!dC!Y|UhLlu$l%#XKoanacKP~6*_RS8y$4M6z`aWuA
zHU6=(XNC|mD%O!r+u_c*6wKu@Gzd4@5)uO5F&_=pL%JJHXy|%=th+lQ!G5SMP3$(g
zAVx)t>;aR(9EB51M!b0?o+0~iVI=&=RqAVe)`l1h@Vz6A7E{v4j2mv4&K)l|jDP%(
zr2We?{Y-bKyPp{lMS_0)?vIPSsz0{J(b*2F2rP6!YFt!!a6E+T3`B*M^x&^kaYb#<
z6#mTg*hfZgUaxWt<!1SxdQF~heD6IcWmlj9=qd8RHJiek_Hi*E!|gM<lumxLfh{G{
z3=H4Xq^NR}G{{^y&lp9&WIQ;LkHrFPn)0!Lu|P*~yt}9mZ5IXP8(mH^u9u8EGS))<
zNH`>ufcW-KX?Jr-=PdS9;73)C;D)t$POwMs2z$WwCzZ6$2~xEo>bE=Jhm8_LYeKiE
z_X)&}vUl2(%*2l5TUD_9WZkX8js48uU<kF`<Wpi{^E2ObPQ5(iuL?6@Wi!uqA~U5j
z)r7S!c<StraR=bbwX>%!8<Wa3OST-k`}vEmLOhlBGy7!tZs3%k<^Q582Ey3!%r(79
zi)KBUDvJ0eG;<1RrapEK1FbaqDrz4q!m8d<Z+3WdYjp7OkZ)V_>%Xs>LW7uG{v~_&
zzhQ$O&K-E*e<W`IkvLvHw*Pc=f8$7W$T0n>Xi)w?SQcNMxD2^ic@LIbmm;?MG&`Fg
zVJUuHc`TR@sd_%>Iic=+l;vdT^E1=nAw&r{1wd<~?c!rR?BY*}H?h5Quz>YL+Ih<r
z%Ykf>h$?=El%NESIT~Y%RAO!O+q3&{o&QMQ;&Ro$Zk_GT4LezwQsq5rozE9~*@xcH
z6EfXXK)x?vm^XxomVPUccPCT4hzl*4{k8wplj})Eta-zeyAdqhsqrKawSTUgonGB&
z0hDqKHDGhVf9X@t1X*rQpY0}xX)0GI-v_%`X#`w}g4(Sp;)$ntwYyy%x5cV%m6Z0n
zvr6RHYK%6fJJC|vc2JO&pE!z6akb_qAfD%ub7$s0i?5CHZaO3Up8TaN{^41Q{wKX4
zB6o_{u`TBE@Zq%%wmZ6RR7rT<YADe=!yzDN{PbXrObqg+CflIch%%!0pS>D?8VV_)
zg>;uXz1%%L@e)+YmYAzpzfPt!I4;A`G}hC`vNS00`fqT=4JAavg_A>A>~02#?tcr?
zWajt6EfA@?hFZIsv+pQylRGyb6)2oaLy%XU!0JiBdwZ8U=kwyz%PkvKv0p(PG2a{G
zkVP|6R}^g#vq7!S9-bX>zIH>mDpn3pT+irCak5co#vkU+^JMkjNq`PF8411<+{xzg
z_kNpQO#apdn$#Hf+ozv|J!$3(QpaMvg@<D{8(3$tUZoL33d~mQIw=T#bwT`FhNtQ>
zs7{5tU`x5W6TsK>QqQVfQ#~Z+`todc^+!iaXySh)q=!Y~`Z&72sTSeK?1szv%35v|
z-a|nqmDCBgWJoh}H>FT?T=`S9p|atcm&#IJXkMsE{{WoY#n`xDScyw;{G>uRx<1SJ
zQ=3&s9LulO$~QITBL^-h;zY2@nB~&g<n`>?$O6nz>@qEu=;Ir#Ibcfx3`G);`%ww2
zG1YkcLDUukxl);y%rR-y+T^@xd+xn7QD&b{mV9{h%rDk_mCsjoian#U)Ws_R<$G9s
z#zzEOTB%DsJ?kGj=)&_AhX@c+-Bi`UIQq-Yz{{SoAJ8NI^Ge9vqX=KQjl?DMMzQ#S
zZ69m3$N=5*;T5;g`yo>YsWQWOubx#dY`#QI<9apE^`O<5VD-vdUQY2J<#sqg{0M1g
zHX3{-YVzXB7z|omyk>DrDK|`;Yu&&i+h>9fOIK0A3G@~y%R*MzHW+iWIa=HsL)rgW
zmUqm|HCejS@XFfmTK=h9`Le+1m~UzS(<zSH)`r49J``@{U$gD>W*(_exi`<c9TlXK
zQ?ctWZf&t@smNVB#$s4(5g2x9!6vw8Vg5v`W?6L+ei1f9l!Q81t|>8wNKO?bD!c0a
zH1hqI!B_DOpU8t=mShcBmiFrilz!;%hTS;b!MD6@{h?2AK4o4<_oxcew|%W3GZ;4!
z=Azjg7a_^QN2exVY`YWo)V&3G<PJFNL*}z#3HuBemd*ML3%{;YV%6o@|0Cfj`B(dC
zyxFx<z>lf_Pb8($Q%9};NL13U9iqtLr>m)p*DozAJ%1CN@r;o(>pKy>_X65+utZrV
zN@1cjj$%e;oA1tM@;5$m*00e8@9yAA3G`0=;LyZSAT*Z<W~_Hg`3<Er>oScP_=H%^
zBI#)S+BE-A?r1$><<V8)=ymoD_4?RnKq0y7!TvtU47V%@lq${bqlUY9qZPh-pN6lo
zJYx@kX!7hcR+GR$4!EGgL+x#o6uOdx{Vq#;7r>v!1dC$7x}<2@eKc`+ZZaU*H9|Hj
z!=hzp`#N>DKqr#Qye!B{ir*j|$`cZ(lf9GJv?@?MQ}bq0=w(E}+~8|URmYe-aB`_Z
zcVtzu^Vo+pqd7>ayIXhoe<bX9U43k5?D^VbK%2c{t6eJfDD&m(#+p3ViF@mZKiBF;
zGxmo_>74^*>g&iFzX4;8q?cteS+6!yJHt50c4unjqz}NH2U$38OlZGlQqoIkWzRe3
zz>FG%Icm3UA>OVI*Hpjylo3(2y6Eh^#I<H_$=2>;@lR{EF?VJH&1+8jnXOb^Ri}(S
zp}$$vk|M<ef4R*J@42Vb*T%EgSGw<?Y*Hjmx@>$RXs9yR8tTyRjh>k{lrpXf^9dme
zeXHTz!D%1=jLInq4V2s#%b_aqE;@qZxj&lcEd#HXXFF%kh4#H4EHl+}1*B*`jeA@#
zabm5-O(=45zQ6H(bAhH5bsJ{(WmaVN)2ev9)Ta7<^;c~r>z`O*?6F$Q243+Cg?P<A
z)XqQ>^CF(9uW7ysb$h_t^&_(_vBC|=UlNoHZT7PV$A4AQpHvw@vfT&9>Z~`N!wtAb
zag}@n-Qm|j`R-iT`PjFHaxb;BB&)K`Ss{MmqIS5f|G`RU`<QfR_2Tz0dn-HYMo-l?
zo9U!*+K+e6JA?*j`W0f#wu~-7&9am-D?Akqo#{ih_@v57nuE2vZa$>$is4kzdFNUo
zYIx7-Kn?qTrZ<#cg&KcxYM6Lxmb5|I&t|?l>GCIiR!RLn?a-sie0%L;jt`nVS~tjB
z3oC*sULO-m3+Yl?fRUodb%z3tFZ>lkW1MQ$DwnJwH(i4gD+51|F4~vhIIh*oll-%Q
zi@SLU1O;6PpYUqyi{~R^O3GfiDD>76ME~Z`VQJICx-<A;@|&*$(0&F@#mGA(9HC{Q
zC{-}N09_7yu)%o;8Z;2XJ#%JB9WA492#@k*e=(}7iwNpnxVDXw)@?x|jC2}WzYJSs
zquhcEieu7rpSq0-UB3MikGt}xM1M4|IasTj`BhetF4*=C;OJyFCg>!7v_b+kbBJQ)
zUI-}HwD8Lyj!KLs;`*dtU!-DpD5qRzp5tjlyu8CzK~ZX~JNViq*!w#?DujIwW<njl
z`TN;|Z>Pce8e_j*d2c|~%AWe07stji)kk9X0<={xi{hTX)C`Z6n*~-+6@65ar9K^T
z8er%7jNRNCVxHq9t$rW=N)aL#l2_7Jf;@od4@teTkkzC;NYJ>m-lSUNsvimY0kyxd
zorAGqmu#^MgRZx>It#?-`0_;#S9i`Eg&QKBbBB9nf4SAto<3r2+~YbpTY39J9KhPv
z*41ptUZe(a-F{aQu^kkS<;2LwY&JW8V<}8?$rMG<asa|c@&|0}|5A7*uX`mtLJJs`
zzUDM~Qb(m%ky|*<+5#C3w|tkInwV%@ee``EA+^@pm%b`$;$-<ipK6!CO_U}jt~feE
z;gC;GLkB!0?e06yK4WUrexnmIsX~iqLfewMpg3cER{}%n<A$=N6PTSNhYv2mj*C&F
z0j#<uixrwpP~+Z<%AiWnw)xYA2=kENoU~_2kzjbQkSd+61xy7;RY_G|?p%A-lCr7k
zv*8+JUffuGr?u&SFWP7<rAD_{a^l)?X0aW5$za#j7qjR0o86nd_RYL)hUrWFZ0LLy
z!!_O+Y`mkt%dVmBota_V=||b6IcN7-3$=c)$XY2vr@s1U+~+N9A&c@O&g`w^q2K-d
z7%#mh-gEhVBfU%|9#uaXP*EYd`reES5$+vtu7j-6q}nyST~3!*@heJ`FZM}+jmxwN
zEqNb{Jq#HOA)8lqxOKgVoKtzeZ{Tu)8pxJOLTmXjJXu>^%6bbxU0fPVxSJZ+J~Vhd
z-l{g%u(h|}PKp2^IRq1|(6EAk5&^iO&y1F8EoxHR9Or5LJ;B2B<zmXg{OE95z~cF*
z*YG^OSMyX!n55`@&S{=0pWsl-8G>vueXY&zi|sd4JF#Y(UpwOz-+a+{w+i{pG8(U<
z`Lv{<*izTuiM=7X+BGMFu8s7W&eWLVD7zX}*0M~l+q2DoAC-^UCly#S2<wS0m7Aqo
zsR{?MKL)7}CCpqFv&n3uIuG52nOo69uPIpplW2uY-iI}bO2x`?AyI3oro9DFXIC~}
zyL9r#o;U?Ijl)q7U$%+1;{-2_QVntUv)xy#ggu@&w$Dx(PVrD(V8~^gnw!FT`|P4g
zn6pp+BS8uEaxmewaR8h`EUH7Z%(cJ&_`Y_<o`O`H(6Y`&?XtGm1q`@Imf1DtHj@2z
z_u+fl2oBZnE`gI#9*5^ET!!tyBK_L$t2Jce_Z|%_ho$3BtdzkBn^sN=Xy7i(t0o<2
z=DRt9LEv?MLz(sJ>c}RU$MM_L<*}`zSIVbXj@6GT%i1?r$pzd0xno?InD30E8x;7b
zR84b_kc0~Ia9Gha=rm4k7BW4n4XxKCJuo5Dq+@M13FsU#tk+S>I7S>D@09;l;BBq=
z<8s*pUfQRGNY59?tBWj={|~J8V0O#+NAJDXfIIigLo8a);BgoEGPukB8fut(3zlHY
zK{3l6EHeb<jns{^{PjJ^_0NXM<I^HnCB2B`uogv!WkJ<2PuFtmS36ptmj?0~aEV!7
z@;6F#i<8vh#~vOW^Q&5Ka3e2<?;cCk+RAvd@Ja|#Tj5U&@%ufhWL@NcS(64@t2!v{
z%63sn5x{xX*&F&|{+|We%fP5e_cLoQ-MRNIZL>C-iED-(-O0~+8T`IRRt#)-b))1I
z<aBg=<S{s3&W;W3-m8+F6m6;EhOP{cGCORy@qk&43b>=G;QrybfgGPtYIobxit|FY
zDo|Bk&#-xkvtk9ZV%D^i79Gvl>e3C7m#%@jEl|&$I-E(-H7wrI)HevCD-mG$Z0EiN
zR<!{hZX=J6*yxVyX6s@m7+~Syz*(6B@BJ2wT#G!D;}8kG(R_`&Zx*zTd)lDkcEsCt
zBbR;vi;M*#@gF`(geKJB`ApLMR7CL~l6R-f)r+CseZ;q>^<yIKamTb4Dd;2S33GV*
z9}3b35-){rJ^@42U|n7O2#yZpcG*-9XfCnMVNyau^qNej3mmMvgRR;A_H`-VAG_ZD
z@A0Agz)sSNM8zMTzL%wOrLRl`(c;Oy6Ge^!{ZHyz0;IJMiUmDtBwd!vE8+3mK3;~H
zER%j?#G}^?;TfX2+=XQ5e5wvJq-D!cO+!7nyz$V{d&<W)qWiJW->ude6;>$K@S$mm
z0A*>ol#rxI<6pa$SSY$y!zW`}`@8e9yYr^=H+ny#)15<Y|MlZ=PU<t)V^RVu-Wy}f
zgzp{(I@0dz2<msgeS(EFQU~(o7u?ShRICjzD5Y1&^csTV;`UpABoqlejbWA;6*@q2
zfUCEedq}s~qLqAy&qrz|f!xC=)KnjMV(P?_b|h9<wNbWLo8VMok?=|=kFEa+e(1N$
zb%ph=_*mJWI9>1OLG9|N8wo$-kNy$LjFkArsH!^lvL#no$N&)&?xaI+qHVIUp1|KS
zT9|5@AU7fEzNjtx%X0wVp?B~3xcE1hlZZfOaB8u<v6t~?`c*C}`^%TP@pAqnfP^uw
zau1K(&_{8Z#;MH%)G{$DFaRqD=o*s`U<Np|n1skubg=9|2*a$$S<bj5y2#(O!PfPa
ze{(~NYimIxvI&{1E&wSMvYI^f`~kH^ANK;awXl9bVr&{!_S)-*`Kl`xs;QP@OZm4g
zqXuGM={m*rN9sLDW&*;i%?_3`zp5^N7kd@f)5U%J?I=W)z!7&53?ES7OR~L4!>NQJ
z@Ig1O!`T(Cz=v}^$ygJ&bzaf{G^ZD#DeD%tx=L%i5OLd=cU=M0&l0&!JaNL79@!$*
z9&E3dqt?+N!%B<`Y-0NEg5CAzAtsmiL%c+qbJ@RwXf;2^J;h1({XM+20&erjx3Ap6
z=58OzMdKNtZ=LgFUZxuh%!W+sC4kRU6SQrNuN(>-#~fxnF)i;Ade28rAN#tZy}lj!
zM_u14q}9;_6_5%q6UbCC|LEhXiee7GrF2x?6*;bE7*480j$SeA&*#9OJ7GNQT&EZD
zAJ#y%Sb%C~gyTT`0C&X|*#MpUXXcaNceCThDqRe(9@V0>F9fzIY0Kk!R2%0@%R{DZ
z$zWuac-8()A{htuEKEE!^aoJVmsRjgggNq*M)9=aQdb6wjnrp6oH9@=cBm0HP{7tN
z(G)o#^N6@%-_7<92S7}M>v%Ocn03|ON3gSB2>bLjY6S5;(kVsmS+=&wgyTt*R^88^
zu}gPz;UM6B7b@+m!5gU39i3BC*nsg3LxCdMyF2}r+$fQ%?EJ*C49R{eYDgI{G~8o}
zw2Nil_?9*Fb8WL5Bl2<lt%i`8tN7ro*MOQ{CwH-4F?1+RP;DyLej*#RqU?6Cl67{9
z-B2ow=-;NvzefquiThY!2vB3mDpE^%OzASY3!#-3XA9rXJyG2kJ$ODe&^*cfBDM4%
z$sO<t^b;nC(oYEV@Yije2{K<d2%%t@K>`$}omcoCS-iG0&Sk}Mk`Ymyq%XR{^)b|>
zLuwCDAgWox@{y78&l}EePRU;%gg}UM`H!(ap-8jA1agf9<YA~znE98z9qZYD!uR|Y
zju#uV2$tL2<WKKTEBoLh*<~EZkZtBH7DdT_uI>Z2%lonmvC?TL2R(`NLh_65N0CYH
zW!+gH=M(5J#=Iqa;nEKMue8noBY}p9Hq#pynhXjX3!fQP^2ni3KsJ8vTDr#Qu*@N?
zI4Z1*{dCY<M-KX_y*hJlksG;JQ!;#Rg!R7IxXmICdP1sThFH_AVk-~JcE%<xVW(Bn
z{ANbi4|Q7H@7gb4p?mIpzQ=G&5i)_Q0RjT56jGdw1l2}tVkesY{eVnfIRq@4pY3}f
za3ZHg9A-^3Gps@|v)s4u4E;uE3#t6)AJA+4j+tdHVU3G<OEq5owSRT$u42Q;PErDv
zdwgmR8;E3sHy%*iUe1Q7KK%%>b%ch1FpP3NylGa%*Q7J}wJ}Zxf!MvIyUpKzl)XBC
zr%2ZaH*iGyt!_X(1F>rl+4jMiY=!3%%hfi-<yws+bbQJ*-jxc>8YM}7D(B}v85wCh
z$_59R6BNf>)^~3|<l4s~&aG4!>GKrQ#i^8V#;p!1@%Ch+kU<gCN~eR+M$a!HbkNg_
z^m!$^ay%<)NbAKE!f>abb<>9J0aHIC>ynlA-}yE-KQ9_D-)BMTx#M2<X@5%cqagU1
z3jsWvlF^=-4bZ{y=1cHsWYecXUM3&|+<iwHUD@Dx4Glz2nLV_z^6!Dlh}5sO4~djn
z;&+;dfcUq&fB$cS{<M<g_q`Bl>~UO&btxpK!UbheKUFOTpnJejzmw5fEAUzz{DoZB
z#@Er5rDZEUj=R-&0~Vr{f^qhkkQ{W-p~41+DGZ24CmByyNvYC06BVY9xI36?M~W6>
z8ZT;7yeOA1-?5c2M$b<-(v8~12O!b2llXqhbC*RknhuV8EQaQ985B$yr1=fYAFz6e
z7hdqLFDQnbfMn+Lq)zl$1|~X{LUbui70LAEavdtvCJcNb&4+ZptgzqlM23b2Q+ZI(
zMIb()5-(;w%{F99-^C7T>yA<K`HzHVrq@Qkb*>7g|1gO&!m)EsdW<qeU-sRs>7i$M
z{+nqQH}{R$0Pa}hcsrQbZ3*l(_7Z(Kp9xHlH)Ic~%b@;mT(b(AXMbQ-nkyiE^P}^7
z)}oLjLo*~)s-}L@^B>NipPgc*ll=*;DuTct4Z!aaM^qoG@Ic{uxTxqEKq(McEdv!@
z1s=*Y1mkZ^u^gF2yEa@c*(XA+zV2r4W{|ofDr5TfEt1wQ(S7PqzLns|4`I?J1eJNw
zkdYf>e4s{GPCt`^l`TaTRgOJoWTUROY3BS;2ZEV(JFjdfYyA5IZrIeEZO2o;qz<H!
zLe;%-6I~3Bdqv*49BfZ^HA;D@I^{6}a<7U4_E4V?ppn<Bi`<!Q8=+AVVr2Yt=8I}u
z-`dXRoE{i4XcT>%qx+Z|!Mnj~@}hMHEbDi>zjW<)8{6RuFqAUQP+OCO@Mun&M)K}Q
zyMe2D)Nwx6<eH83#JR7!9^WBTRfjN<O(T9$JCgMKExcWab8b?HuXsSZdNb$r5m`SH
ziPI>6GGLd*h>^c5{`ek4?=uo810FCl+%LqTTv7V5Fx67Xs%%pumLs_oDrU~{Y{sYE
zRguyk<ek8N?6acd&@m_CmcgYM{PocUz9@?YEPb0GE?iJwMK+|iJF+{Z*^FO^i!08b
zt~_W-33vXG93PBi(2JM16AQ_d;$J0eky^9%oZp%Lhr_@$sqtq;TdQ|&XM}}bV{S2H
zp@D!YQWH{=pV8K|vqgHCi9tB&;1kf@BzQ^d%$}F79GuwwZ$9vQP_B1C9M#np#}v~z
z#shyh&x$e^6NyZElA<brz*u%FPyNcI3kc0z6~@^Pa5jo9s>nhsFvq_v0~&8Qqq@kZ
zJ)gITuv%M+V64~zSm)8d+?xeH{iU#{LS9@F81z)>p+*?bK3fKSs1D9QTBN2!mZcH9
z5C)TiX;;|d!+P3kqLDWU5aQrm&evh45g}_?=dNciwT%oPD;?(f+u9LHbJa^4CoB!p
z>_v&jU^6j;#|geyMD~?G`(N{DflW0NI5XZIA$`mC_Qt{N#p<vTPA0Ey=hgHv(mRx_
zb0%W?*HNXIj1U*jiS8*QSENLIb(4u9Xb9=NC0?mOf3TxCU&%V5?d`1t(dOw4qt3y*
zhnL3{56EZO>q~^iyUhGJ6)=c^v>WL!s!ea@Y-t;{xg)5j;eSSt2UlgV@FZ2V)Vz{)
zl@&hJaLQdIXRs|a%Dvm$pRq{kQ0lL~SQbr?swlepr(^ov!F02lOc>}!3%~!i9iLOa
z1arn)+E+p)hx4Cd7otKQui~YT2q27QFk_HbRpU~y#`M<l+PnD-Crb+qQi$&BkrI-(
zs{)wFhT>cBKQ=D@of0MRZ5)%k<g+ipp4$hMLigWT3mMiLxYw)#x0`m}?mU=;*N3$C
zBUxZsg%HL!;xwMNw_kq|>2PoBM$m_<nBdYON`Jti17{g5<r*(u19ZBRrGH!+zD3Lp
zCd@T@@1pX`lE13SK_l^lA*ua;Viz^IXf)$@E1;K8@0&boV}SHYn(zn|>n|A?J90W5
z@@bcsjbhykHydC|l5Qf82|S{1wB_+Bl{b67+`DZM_0u+!JQF_IM{{~qt{E<<d?suh
zMs?6LepL$hA=w>Q*%L~Ao+maGxSHgS?c47$4eXAt@(E`3p%4}OF#9Y6QWWv0F&~`1
z_wI?SQ;#YwQ3CKYUuFld4ZtJ2=x}~H8*GQXp8whiVLRs&D)kE>s8jRCCJv#tmRM`E
zce7H_6UC)gyYH<3jB(cuHfpvc8Q|@)l^03)01P#oErf#t&jl!aYlcIf;c|h_h$yn1
znx>aC#v|k8WIUf-Lx8<8N!YZanc4XjDGRsBaSZ1J;G$PGrh)SjwB9pJ!kHZ7E@U=M
z6#DZw8v!3Urrt&AM++mz%%$SYJ(xgYR*~dtMZ@JqaUamAJy%k0z}IBNnKs60{i?}A
z^NyTR0&52rDDZjSEDE}W`9A*u=iaR2*t_tRcEdgYcijF<c%JY?wMy>x-pp36z(PiB
zTEL1=`Itsp`D#+fRrw;<BydLPW+7<fr$oj#IU6;<9Gu5_GT>KyZ6oJZsTyxOb>IAk
ziESKu_P?{3EY~mB6w(!i+m&iv=3A(^U)*-wu|Z=29(|!GQ5j#@lf5&PaQCJ!gdFJJ
zVRX|PfRYa6I-`>`))S^nxt$^UW9|d1=OWkd7biy>iJJC)0|h7hT<e+rVklDd|LU;5
zH4$Bp*6@K#LpEX^p>#3GF@5Ge4tAVVlJ7C2c;0(8`nGgLHS)qIqA2J?%JdVw$#`)2
zx_-n0Saqm7`v2H^&v!V#KWta3h~7Ji-bM5t@zsOqWiUb1(d%HCM6{^U6E%7r6TK5X
z2%`5gBZxjjFk#H^xu17?AA7%;Kfrw-?zPruUDtUQ(yX8<kC5~@RiJ?$EAqFm{S+al
z#2bvh$sMn$u&s|fnYC+`!PdS>5z_y;ME`sDUjZkjg>*9cn`#uq{_QuKq(=)m*{$X6
z=}B@5UZysAA+verX}MVyMcGcxHOAu+Em)tSnIX09^tyfZRO8HTfw5Ac3054R&0D-;
z9&arcyB$2_f1?7EiXHJ;`I8e<<co$=KpjS5df`An``a2W5{sBQH12GQK_4hW0+ZJ9
zaRpkQ)zy0D$Y@pf?jZ441@A#sDiB_JF(4f)K43?Vr9T}=p*m2=N5&|rqIER0y%7gB
z)gX`^$aWPMd8pHzGYNf~<bmv2?0lqiF1~WUebjqjNpUOP5ff~Nn+U9iWU=IJFg8pd
zH4|McXCT<;cM@A$-9;}}WwR6$=+j^I#Q#Sl_-r(WlLY5|nLDEtRul2dx;3fSc{7=l
zQi&Do*k{fEt~P+2^812yUP^EU$Zl`=s=@jo)HbuFmHv3W)|`Y*UrMjcTKh_z?^hSI
zidMEmgMwUQ5aq*a;F9^kp~ji%abS&cpzCbXgQzOGZNW2s`5Wz<Gz)#p#4DK*d;jW;
zZ_uBhGB#-;Q%uG;xqYJwi?q@mTL-s36#s;4U*Cq2n?SeWB0#n2W#-EUVHXFKg-)$!
zYVpz-FYh>Dk=cw9JDvq$nujZpyeS`=5WHSnZS~>mpr&cOQJ9|>x4);8=i5VO#<773
zATQG~0OXdKdRU;y!9vz9C#?4%P|KFY>_%6(_XuD%YMfB=7wg2wp<NwiSxFUE6Z8|u
z<sayyJI49Uw|6baMg%!Y36llVz|uy!oW0$KtJ+HWC<ABc3idBqhRz&>)2zNq_9izB
zE{Dlr!js?o<P?-ZH<ve<z9oR>905;^oS4(Rmt$uBmyt3&)oq#z4U7SIT!I_;zVR5_
z6J5Dac-B0F=u(4kldgNe!t#VpzOODX3KUJejz&EkwApaGqS;VqOYl1uZHkeX1ZVk9
z(QV6de{85@9P3W9p>WNjDHnhI?V{u(Fn8wa5^4|AH9dIgm0yJAEe&xBzEt8)dxPub
z8OAdB>el+=NR-UTWcXKRvS@^iE=_F(1%^wj#>9Lx(mQfG0cW6<7{{yA&va{+*dN5c
zMDK{riDX-RLM9?)aVw4}Ff%Uqd+&o1Y)nx#6p5y&3j{|+$m1ZQ8!4skgr|&fZvcI-
z%HE93ECpGwPjNJRDz2|NeW-Qj6H2&wT4_*isq&20_4}02Bj!=Ip!Lzc_By^ZwJhN#
zd1dV>qCNJut1BcDg}?ZnK4^MLNzJAqH#8k6@22~D*C&wMxwLq91(M|pzh4qGsRUFm
zLbS;8ono>$YN}Yq9-BFmoC(EeTt$@@7jIPk$qRy<8F*9U98GQuNBZvL#L)<KbnAx*
zCcN>iv~+fVb`S%BbYZrSgZEnx_P+JsPh~9)Fuh>EPs?f*Yj!s7NtME*9B=LiOGGRx
zFas73!`Mwyhs8P-8OSwfER1psL2HYNjr*Gb_>R^s)m?&X!BbWH3kwZy1(Z$kSAz;2
zB15H3v*aCjuO1oxiC!z=Czd}@`yt14ymmf1W%sDg87(a65|2jDknGiq^Jbjh_ZF>f
zsERj_d|9^T@~%N~(5&>OqhnL59U_8%ydH+6&s?b7x5yI9u#@qRUEn{Jn@iFVzl;c^
zKPnnM;Y0pB@i9WxMgSWf^Pl^(mu*mcA)PlUk}fIR5+T1b0TAuDpscxDopVl#kPbls
z{D09=yq-69gvrYSVr)thUL9-lAI64*QX3{wc~FI=9J=1?^QLqKnjOtx>Lz0S=AJI>
zEZDtcp-g#AzhXT%w|Qw=Q+P(o@Iyx-Kp4Gwxq8S#QG}LL(!Y5I6RO9OpGF1LcrqGe
z;R&M7xL6l-E`;1L;L|}5Uk8_BN!2EGz-YK58@AN<CFQ<t-<R_Ijr$sAMi0jHzPuG-
z8bgq37E32aQ5VV&t}fB1jE|ppWd8ifWV^h5AJg_@^at}nXd*^(DpVrREq<udF2STq
zkDSd+$3bX()wGC=S5CKJEYY}MqjKm_-gaG65b|N`NQS!Y#&wLU#@y0Uh;FeVIs`2=
zCK=>ai~N{oU;+CmDlSY=!^_NyO4V#K{84>GIs6pkx4Pxk>jH%O6ST}F_6wdhHzu#X
zY{Z;HUJnIiOSp{&QdE)G9jnNdsB!+J<J^N29;*otVd0k^IS2nWwET}K8p?g{;*+Ye
z)A@4p#OJ<K+>_MrBf5mq9==zUAG(~|MJ7-wR1cKS4AO&0rtbUC?x%u>fX%S5{+#p_
z8xZ)`Pc-zevV$q7J)-KU_<R_W%F>lsO~H8Q^D$50USY;I+irP4MLdGTIxRr3-JrC3
zu4YvDe6C7Zerm&LH%wE)ma+z=R8a7$<U^V8j4ndE(!_LsrX$j)!a(R(q;IF5mY~i>
z{Xal<w!Hn{BFwNFGL1LD+%_C!ABSAp)aEjO^kw$^ACbhU&`-Zd@|VczO&m8xv@c2=
zCjjn8aD>$e??0K1;M2`spe-A!y*z^{U};LLo(!AKW+lbBF1<Npve<**nQ&39FJ#^e
zNko|I)o3h74)~qq?oB?DJN!-%x}^g4s2ck;`-Pa-oG~m02v5jmf+sgx8F8FvJmSM`
zkJ%pdf0m;cVkiBDVg_3io2=eE&#aA%>QlX}R=K#nnAPhHZ0_As6)v>@*jQqItQxd$
z>sr@=2wL?NMWh^G8Rt8;gx7V(cfR2}vB^@(ni3h@{`7Ur=RpJ)fEx&4r-E_LBOPaJ
z5ngz8AbU=f??(_=5DdKMRHejV7<3f$V_{lP=)aMZ8Y;QN>znF>%{GUIOtPdOcj6pM
zh4PXMH+b0mFOVbRIH8hG!X!)6O#&0%e(P%Mlb<vcw|(DHj+ni19~_u%nkU?nyOSw&
zpnL4kuUX=@Y*pbBMqrNsJ&$s?NANUNX$&<rMXY4i_f#!6Zw6N3Yu9wpab0S)Aa`%i
z;EDlXe=-Y6riGXFl3LViRAvFx(PXP?EA49&6P~U)ZUtMdh2>9DnHjV)W0<ua{7U5i
z#D~(JZE-+Sy5~3qS1gjeWJe|5u>btXtw_|Md6$Yf=*=?E+k0RL><Ny3Yl<1hI}h`$
zIkc{eMz~#De7qn9!H?Ow^mNL8{rxP>s;Mt?aKHD9v|z=}V>LIwD~A6OIrQ|Vs!Y(F
z;KO8p`YbUEHP012&MeWSE@Rd?pVZepP&nKKi;esV38Ltc(9M_Sa1U75k=N1i>wkQ?
zJN@UcZLnPgtsC)Wc=wsowZ`|jk>68n4O%xy-Yl~KAxUb#(%;FZm6HcM<t7aE6<Pr;
z<7I~7?u+0zpOj~oNTZVvAZGCOCW3Yd_vp%uqa4|HNt1Sl>7w^<+cKBOo(WNPdC@(f
zs4G{-)<5X^>olxsn(_)qi3-1mrc4P~ryXixIiAS7k`QglM@@vOO<%ZKTmI~O(!J=p
zGxM~SYejp5G&XssJV(yqt`=FlgG7_hoSjf{p{VpRn?v22qo*<8_O7XGZHb;9FdZ~a
z=EzNv+WC=}XRHsfH=B<Ug`g0)b}vR3#JSuszHQO(Mj&463#*$zdB=e<S!?czprMx<
z(+I-PoIJnxJ1<$Ms1jZ~KFR+%z(n}gB^k`0RmmRN5$*d){UKXo9>zy<_LpNkL8kXj
zZxn$R#|z}$U8cM4Va~SAv-^P;LC$H_(6V?cf()FH#+zU&^su6Y%vw9Q_ab6m0p04R
z?e%U?)M%x@`Q3BjTtdeB^_ctJ^Xy|w8Fc){e}?Wg9{2z3!fXJtPI_eTHr*d?k(IV{
zStl)Ie%TOzqi?=5KYG)-gtM_TKl?fItirl=fgeoG_R_y8pI1m~|3*&Pn{MCV)_T&q
z^dwv!Bcxq0Fl=WzP?2zI{6^(ZV2p_8$UWi2_rESKRE{Lq99I!g;_qq+hU}HbUvZPi
ztzM%J3k$!o?~`@d&*ZnCP{NU^V0y#r8-Q@A2f02|-n$Hn*ir61T!WVbxmbw@bVe`!
z-#=p-dYvQUeVtC>PM&nnO%2?gAJFY#Yt?sni5gsuT^lG|RjVoMK-1aG%}VWTE0OkR
zqnzco(J22DU+_CP1A+grkO2>=f;L*^sL?ejDVV)?u%B(33u3sO77MEJ7#RD0_e{b;
zKiuiY59SJ|fo7>jU$d{WvksiJDxCN4IW5$UaR^%o`Ru<<tQ+8k?QsTvdjF3g`^I;T
z0{VSKwayn`gXg^cs;a%F#p#;~CY5vH6u(gafE6q7R8lrvcagtU7HS`(%&OxgS}oC$
z6;SAzDGuE~-N8BOa?I#$=3iM?_H6Vnd}t)VrxwzaRr11Br@X!0Un&wwY|ch1Iuc_6
zkd%*kkZF?DdcF}gU8AJL9itcb(+1xWv854>$|28_>Gq6$qvgi@t9T#1l<><a<I8xH
zW|5Iso2F+zqq|p949?xR|L}yvFJvS_e#EOAuBNxN&9j}D$aa1t`7iW(aSez7{*TCh
zlL@ynwrGPL{z@R5shj3)oi%@uZQJ(#`<rtO@e>cyrw<&y@Z=KH@H~HLbRpe)^Z=73
zP@;2TNHg_>v-=A&P4el9ZmGSAO58)qlvi+jjOs6oeUcG*F;?XPpAAaxK1a7%L{tj3
zV-`3bsab5CWQlUr?G82abp!H=eh@QOsZI7*K^%GQHYe9-hpT@h3M;m=nMUz`3h%-$
zuY-w!I`Y&*DD4oON;)i@w%=Ox1Q{k3sk-)ZcxBz{+l=j6>JDfy;apPt`!TVr<50xt
zpTc_8@7)}(ySeJU^Xp8$)d$(K&s609A;#k-4Luz93zX}w2fhP;yAmzpP{I6TxofET
z`!d@D8g+Y5@~Y3)FK2l8G+v+b%shxuJ{lb5iod=20C#Ss-`X=##5yKEf0Z6{mLu&?
zHct6zvc*0L@nOIu5KFiHanNYs^?<AajX}g@r^U40&;F21*^}w03PCpxC#T@Ixz;VM
z)9x^>QuiL>+mA|QBFL^3TD&#ZR4_Qi$@QSeQp4Ai?3}H+Jk#~)=DE^pJ6XdMo^lmM
z?B1~nHh08=wy8%T_r+{}?)c2#dzVa(iD_mWffGL)1jfDu4_hW?vUkOf*hws?Ji#^E
zV1qjSu4J#fj~0o26-7}Z5mS)6XWWq+RH+(FtS>9K7xhrc0dab~8CJSA8qfRI%d2#-
zHQUe0<L~$jlv7t%-qSO*{`V(DU3D)tYe!P{CZ(~PgB<b`-#DnDytjyfynESbr%#xa
z$38!+r$=0<lC*Rj&tGX!SmV0v6m%`C8}l+1bc12lVp<vsRFRkS2%#i@1LJuuMCNJB
zLg(C`7t915cKI9(O|j_=l6P*O_b%g?JKQz+$JSc0Ma-POVQag6Y!NK0sC75&qtl9V
zRPxdYYHsmJb>MW#1eFr&alC^~*noDLzctU_`Eo3^^!tgIrAU#g)SK;x!Kv3f^+RE7
zstv8*Ev;-LIQ}3bpYeQL2PBSFFc*BzZ6o(>0bIN8>A35*KS5&L&%N!3W}x5NfYO8n
zuKIP3vCoi@yQy+<r*Q>KGgnT;&GLEI041aAfD={#*+0Gq7wzDTd<L2d6zX#$TcrKb
z#~rgFTVUa=bU$9&*_r<xk;;bx;ls^Hc!O#pEF{nq2}Q5KA3^z+NIOT7i$@&=C7zGY
zITS754p<Ly36qG6-L2JT&Xo0}zdl55MsrfYgj0?<iJ@@)PgMPS;WBI5kG80}OXRrc
zo=Km3AGc%qw!in1(hgi}^fk{b`3CYOH@qB{x1SMBb)GMHUP^UVn$_}33*XS0exFMC
z?<>_`>XBWfK=pnI&eT?N>(%EI^f07J4k9w3cPD#S?!azRj*UW+*1F7kDIQwu@n`yX
zWC^oER!#=!BPTdBWH^)QtX-N>=0Z=e8Da(WE-AACZQ~-%pKr(k@Oy~&SKx;87deY6
zl^V^LI^$_rT8Dz1Q_Q^8GjTqPoIfWSiP|hZbPF&wBs2z9cX8}uvLN<0C^+|ZS6hci
z3p(hdZ4@NE|En20(cSuY!@*&Jd+g!gp8Ie1BEjJ}i5msn)wbEVVM%|EVa)LkwJk2e
zC~2q?z8y2kJFqcX?RUs3;+yE5Y8mZ~N<2))L#}mv%g73a3IcP@2Mw3r+HijwYvJS{
zZ5T7Jh#j!UWVjfT$MoB~3cM@}Ju`CipUYpL{4-k;8@)4Dixf)JJx1(=UmZc8yjFyR
z_w<GC@Z4(EGb_i=Rw`Xz-9o2Tw+g`&#|WdqDH>>kX{UhFs6!U3fcYywhh%}P`@|<7
znOEnNp(v$rVEX^BRZlUYH?~K(1F|$<peznfmW|x1{O1sVw$5N_xpz92PKNy!$XT@u
ze^FT4W0r2Hl&lpwY*wLlNdNq2uVS>#ilCUAhDml~nQ^UgaJ0yOJA4QV=lL^Byhx$A
zOpaG=N9fgY#Si>HO!i<3JCxy!6@bZ>SkAnCKcB_qRTid0VPFiBw?dSf--9?SeS*I6
zf&8WH1E7n7H`Y*Va1@;0zIhrSK(&U0fSWbqg*$Ov4vot-g=^sISVjik9M)B5r?^ua
z%E>}{oYtV-!$onJEIR4=w$A*KP3giSY0@^2$S>{Z>3sry@vh_CiJx>PoZYO;i;50H
zBbv+B#$Br1g0rp`f}gePJS|u;%aPRt%qkgS)SuLd>Hnp~YyjVrXyy~)D7k*CEbl(c
zBlXd??RRa-mhm|EHkNc#-*_euQ06NRRq}@is6%6)Ja?0XgvM73WlUzeuN!i%swQR3
zArk@KaOEj`T-l8hUJqwdsn38cT6ecr0CLDqi+^iEyqa!4tNnYMK4zY_eEIGqU0_9<
zb&9?puYkSm#7qsXfD@#cH%KRBP_HmF<Lt*(Z^T6EXx~li=4L#6kowL((c(0_e~Q5h
z_8JF4f$7KZ(<XUqM}n3(q@d>4$_pKd57_7h>5mv6y^j^3yV@=21WdyGalhRzQtm*#
zPMk;GDDufXbhgs$E&p+^BH$5#48^5-$nlJm2LBk#XT`@!_f1JF)!rYbtUK=`*5$VS
z?AO4qrS+%u3cW8TzBRg~d8S43I<_hgJ}>KLh6Y2{(?KdpO|$bSEv;W#F#~9ZB&=fJ
zifTfDj<KGn?m7!pjl(GuUCAipFR=4A#&-OiNEg*U5z6>a)fxq(#BBC$Qh1zrD6y8R
z7cXrXh?O@ri#>6>j6P?Oaek!xj$+M)?c8=AUd_g>7x%|!Ltj0?{Y{N8JK2NB^4+iw
zlPpr|#0rCFK+&-}HA%a_sd%?U8rm)$)U5R7On$Ua`r#?vm0qiN=ZoTa;r&PdU&F%x
zk9EQEFCMOXzKE%q1)by=FJG(vpd5xrc@3bPbK{Jd12^L&LbP_N8(=T7a!hjf*`6{n
z-?7aWdEt)70SC(xsHz3F^$3F9R+|<jU&j}aclI!>qCOUg%4j3&WTXdE|9eaI{g_4S
zU1w4W&pY@F0(~JrY9hnIUy+gquk9_H#wI=pr;A)(De)ouI3_UV^;|{awp&Tx5#_xM
z-)`xy(Ni*)>7{^aH%yVy*iO*uR48{De5>?Za)=&(&onNTSd*rFRGiP!24h#!(9(^<
z{4KIBzM<QBbUqG3aIMaR^b1CElk;^059bE@Osgx5O-t~z#$FPwZqlA2sd#y)?6%9$
z)IA&<UU>FzjeG!tV$Zs(Y34%wK4={mGeV%@Yf@O_x3qn3>%K6#ca+s2MboiV>q-J0
z$W)=;ac7i$u&J4~0BVQNtyrxy%{#%nzW#e3;qc;VOvJ&~-FpOn*vmF-O0qPVIsx=q
z)LSDzBPfOtm}I=MBJBI*j5}Ht=IHh|NtTOQh9}n9_191TL5xb0bD9ztw5((9!d_5A
zo`TFb%d(FkXGL1s#}m!H<;!G4!N{4AMY=pjTf=jxDI`{{Upbf7(dlM)Y&WHuQdbc-
zgnkBvqHPv=<y4)5=4E-Ab*UmQ^A@dD;&0feB4K9Rn=w7l5{7$-Wv`t(U0ka6FIm3K
zE`)5Sn9h1h<!efk4+cN`Z^mkU?M3aKv?r&HyR6ZaOt{lwf?RvpDXk^Ia=FcvI#pQJ
z_%@A*qE_L~6g__0_~B=u&$&YXh$F+N>T2b;2dZxyG}`qQCQXH-BbD`RK7D<&+{W>?
zUMNOrh6?N>P-fH@s5G*=T|a*$E^<`7?k%56KA;!u$=l_}E!{oTy*MiM{PQoVG<xyT
zdwU)ZmG%|!6>$N7Ztca)EK-H43$o{RbP#oj?#vFl8jB?683Xsk(o$4V@or0)^(n}<
zJmr@-4k#mhPy(xtq(pHD7HZ@xDH0F$#!A2;hIc{rG`Os>nWaiD{=!MOl83HYPAYHi
zjFo7^D}dN%_Kn!MHBNvajR6CD2h1=fH8gE+=$bKFi5#uUsV+Jf!PL#cmTmJ3CSBnk
z?6;&*{dt2s(94ry&ryce3;qb$&7ZCa_is|+A(+m-U~Astlx<&ZE{fH8j5nMDJvKXR
z{a-^9|L>e(4ZEzf?~ar6R_gf7TYZ3<MvEEW7E5w0fxW_*Cu}Rr>UVgm8#XSyNrQTN
zTQj_`vnP?#c>C-JHa(BdL1K!t<F{NQ9|*uN>RXvrMMn9Hh5U-YysEMDDdceyu=dSB
zFizGsU*HSn`xk%u!gQibj!+*f&lZ^$yqE3rADg5om&l+5hG%pXHzzoARU7w4M1}Qc
zkSfgjTa?KP^i73ScoWJ<6Dyn~mRtW<K+3}n+l2hPtOysQU)zn-M_lSY^&??QI?iQW
zPDw$P1Zl$amBSv1+ag%_S6r}u_rirf7){aaRN)q6Uf{G_QfUKWq$(?`ezA*o6XTT_
zpc#6S_WKh(^=ARX6oHHILneX@82cxwZ^`y46Qhz-QTcWwgDPCO#v)ubh&10&BW7h^
z8hlS<3nJ(x7Ko~r`lNXd;bJ9)iyt%8ITOiZE4K9wz_Ea#uP`2F6<*@5P`jd)0y7B@
zEZ*!FHGh58k-;Z8@13<P`1Cvr1^dPs;M&{a*aj`&*1Kb8>idtYO3>lY{Ge%xwP~50
zgV@|tlV!6!H-)@v-RF7k!Y$hjp<N_wK^*xu6h2i$D0icQ=^9OGI({{Q_OZgI3f(|@
znKhdt4qHZHm#o7cQf%P>;>8m5ynki$Lo?IvN(%??^o6L{wd|@?^{7kLaGLn%`qr#r
zzF1$4;5#M!$-Q&t^7-7E7-{Lw^U^o~nec=2$J3&uWu=xNkM~bJk%Vd`I`3Mz8*=5I
z?roKl7HX4v700*tJ#;d^OeHnA9CWaf+*-T_T3z2XbmC2iW)W-+)gxIID~~H8Pp#(>
zZy)K`W@TZ@%3y6hkLMQ+SdMan>ZEuJoLJJ_KIMj({`XDOKIznSO+H6^Cd?@XW)zZ5
zGkQ~z1b;SOky!H~sy^eXI=w)Jbs}E{i?=>qdRkh~<W&9j!{>5P2lsI6+G?X+U78FV
zUY@kjp>=*l+N!=sD0y#mmy2wysFGSGly%Ut|GHLOG&_#-#oW`G)2GeZ<N1GYEkUBC
z6QnylXU-BLxoNNRME$MH=4%;Q{4Di@vLFHGqW#?R602(><NnHBkLYKEm@P{}V}4V%
z*TUU<@3$U>+24qRp`?RU?h85dlbwvoZ?T;Dp8hbN^@>r-n55|Ao_z8yXFa#c+$w9m
zFuKjIHxDmyyh_|Phr#-8<!&qG$Pk_e8&X@YVV&}i#_~1|ch8-Ou~eYPtcnq@{l+1V
z2jlb?Ke+~kpz#@h1m;Z4z8$P(mS%nO>-iR1<5{iYu#bB4?Iha8Bqzhg{P~C2#_D4z
zzo)VJe5i+_I-q4}x(wybTb%9l^aYrH6gk=F0}$3KNDEx-MEiK2jWmmdOuK>W$B1xC
zQ^!X2!WBbyLosM_C`YvsWIf)_ldL`Ol(x?Es3_xk)!i4}+7EkTZqxCOTkuE#quwRG
zJr&=gBG&;>fz!JQ=_r9CQ6+WJe<{>f6DrO3uR~_PM3x;HuYTc;4Qx1ep&j@UF~=bS
zl-vn2_!j`0PdhM)`+LDN?8B0}Ki4wt_MH|pqJfHEybSWgMJyC1%6|T8YB=t0ZNKYR
zCH3-Wdpvp7I8}YmC<+l{nt_VnOK!HwaMDX#G&c|S+Vp>`D-|C5ym~#vU^0cfAyRMC
zWO-v%Ecxo&={p6;GNgcR{uFTmJu07VUMRTS-MEl?^kzOlRCm_!oWIp+S$YuR&&FFI
zm%r0uBAEPge&^byZ(UEL8M8S=3Jj2x<^zu5gP}>^FhNP%!mNdyZY|WK5finCp)8fL
zTC+|v2)5_82f{(;dhU@^o<BX-#j>j=$|08u4eCBup%Kv))@pBgEmt&B)S71()^rp!
z>$PN5w0G{<TbwP&M~=+ngR$I$elR)=vi~@&FO-nvTP~ekL(yG>n^_z*mlUnF2#Q>M
z`Rlk#zFfU{#n96)ZPK8=cJjPGc#``IcT|lYyWz9`adJi>`aH*k>`tgjJaFi?KKK`c
zK(vS@VrKg-qFrv5>O2&>()VChiW(kSovXbj7eHQcvjt3p(_Yb>w&ed9!J(X!+X>nE
zhd1-2A1CePcV#hr#x^V|qL?Aa6B2u)iVFm)<Ay^$&*zk=QK$FtHuH`%(zh=CR|MHs
z3^@uH0w{myGXwSP(ZOAoJ5*DoRwAh@nQ0ekYeYZE;q;ss?ZX7l`h6oibuY11G&s_+
zxxlJa_W2X6Sz@-#0`^}5#gFN%U9gyJzG>2AD!$@6tr623brkXB&*kPrxXWqsCYg$A
z?{Ka@c!(g--GEE(d63)h51I1c_Ot+DCvJ~6$(1xvhSaWLcLmLlF3J-t?&nL&<%Mqk
z5N_mOZ?c`wWCPKdL-xn`zm9R4kDG3@>q}SDt1M{t;);yv7DZ^Q9++toZWYG_@T4Cb
zUyX>NJ+$W7nKf(r!`(A(D_RkBMJxfBt|s@{K%UhrA>Hif2|JZ(sn-DDiX(z~6f*_f
zKr=j<uPeu-BsP1KK;bXW{;qzJ4qNvhj^Lif3m5N`mPCVoH1jS5GJT!%v{RMUPu{o;
z%d|Y^3;cI_d3$3GBPzgK>j01iZD8&<!0wGEj`eJ|75;Co%Mf#}i*5NBhCU_VXUv%_
zDzj24sdh6mWU~%CkePL_+1<}NIk(j!J+ouQ8DSqUUY4hSXWU@US9Reef))<Kn~)y@
z7tWJ&gSSuP7$jX6dWhqxJzDxzA3;;haJlFop4^=wBC}?gyqK8>EloMzl>`Or+|xS;
zEm#=+Y=m-b;VUSC4M<~Bv^3A#fcvd?EwFzVHkj2)pC}}H2FmA+deO{qtMq&2ll5{<
zHHc_Zl=`{{{&D<WAeP~1NNEnJ?&u*mx;`awrX^F>el-vD=Mq6tMZ)q9{=n0FIwjy(
zY4*Jhb+|?U?Sj|1oGYKN2JL2SR3+3FVw#pDAmpDhFE2e=nld6D%R!Zn<{zGlDr8qu
z$Wa~{7H7iSV7(KS;2hE0g(Q$vyx48tu@t16aR5w?*C~Sr4=N-j6%<ulm*-Zp>Z?rp
zNU!VutMlg0naJw-dW&ot*Y0_U_iqEB9=?@0i`SS;L~~Yjg=-e4=M0D9XP_j#aiX{`
zv}cxU)R{H;BD*80!|D+e=tuP=@}~|a7BnBh11SA6y>Gao>X(2Mmg?YoDiLqBt<MO;
zfqefjJSAxJ#T?=UPw7&M7lyPWkECPrdFKjkJ6juDV>Sa3%|pvk0Kjir7<HPU+TcA%
z$>8c|Yxou5b+qDn6>JcmY>eI&LMw+xlFOSL`>yHIUH6q38C$yNoheK?PUHvCk_x!T
zpUucjq936IrZ4Awn=tc2=GB-bW{0P7L$CAb1<G{Ot4qJ;W_YcY?O?n(vaF&<UJstz
zXB^zRBg}N`XrMU(`_tExGIab}ly)?MJnK5c4E`CWyl>M8MucY*H?IyER^WK<4dsOZ
z?}vYagRLoJr9hvZ(ha9K)*TBDRyNghLG6w8IcRx@tgtv(|3B`qMKGpLJh@}&sviPQ
zu#?1U#ldJjvEqF!F0mw8+vY8po_3YquTy1xZf+r=n0*$zGNq1y)~w6iWB$lV0q4Z#
zrq_#0_3r;8B6XSmdn-GrdQa6o-(haN=zxL6D;1Oe3ed76Aa)YXZ3>=~UrG<aEI^ge
zcsh_(pKoj5<WG*sr&n2vG(T6*pY9wHc%df8g~We>V;nc`0_90;hwIxS?WM4BFC;mt
z3rGsn1MYD@6uFrLUACv3jDgcmb(XenzxMqH%3R&p7!Ly>fo`HR4>>c{BbBr(zL?g4
zqMxroWd-3)S|sViwZF5aEvqzcK>Z|R3S#DU1=(PKG4U-M&AW60z6_2EYxO%NBAT9~
zbjM7(vo;0z9OEz@MOhaly7$=D3FS=|u>fX~nxfqAINP@lBPEf#HQJrOVAnGScqnc#
zBj{;x@#@#c?s@z9i(4g9D};y0gDyz*0RvX7D0qj#VxK>HxRZ<}rb5JGQO3ts%l=YZ
z3K)d0T2J`<dU|_?yWJ1^wW>~+z<c<q092KztsZ`J115}un>gcpApnq61ZRSw9J=ga
z;}C0anMP`+BEqu(!}{!z=aD$x!ak&Gt-E^^%YpP%jeqk+EZ0z0;iF6z#EFdoa^3;B
z^IDp_{8lC~DZ_?r(`zCK-}2STD`CG>;oMlKV8=MFGpywEV<sk^LT>tj_MeB7&&GTw
zsw$i`5t>_Rp$631(&)MLW2d^kX;fP*e+)}X)5JGH0ZlPuq(NqBT7m&hPKLExdH(w8
z+`sf;1wwu$$dX*qw72KXyKa1>Qpx~J!m(AGRlYD{@Q{9kiGjz#2Z(upyzRz0p}T!m
z9^+)rCKt$MO;b>u{j93w<>@X$>$c-==w1fv@M5No8Rk=QWQnYajdGU>ca(Fym65eB
zJ`u}*bcl`pP9q+r<hd0tJfJXK#iP(&f{VX;HPgH-`m(z{>t0A0L`1=3NwMTvh~Lke
zn+3rpxS{I3h<ldfH&0+BxRGEaj`cr7+)F(7mT<W0P-w2}K0v`F{vhqm1j#;oF$0AU
zb+FGEmXnBa$;$j10l1G9-4X)os=e<}22V;dTs|Q)oGo2<<&|L!4-v1Fp<yr$cU)-3
zzL9SJfvInqv9A#>Ja@hE`-EIJ7xK$*<AL4wpyyT*o`$T6MTWGR$ohflBJ+IR=1tX;
z{b94GB!ZyAl|KmD?G*Y|m_E?E_76e!p+O&~;=A}!MGrfDEB|0YP~kz9C(R!QJF+tA
z*E)Pj-Loz$JMs&*-<-8u=s5A*SoE>qLu(B6_U9@tMetHaVIT$U&CLrrn?qDk>00!>
zXzgH2&y$=7Gc3%B5TXvfZiMiYb6G0N>B7dvcU@{X+K>po>GC-x`cl^(k`!I6Y_vzS
zH|`Zoyl(ufyTVcMCMNAqhfE0u@U3u^72`fiB`j@Y`SN8d92(tz4Yzocwx*vOMk?vS
zJ#RE%ip>Cin75)&0Oq|_Pd5!zis(v#lzQx6BnPy7TL+T~V4{sxi1y7dJF=5<RQdam
z2)L8m%8acWOX;HdwM>Zz&%bH{8`h3r5S7=$^lB_i{K?4Turq~}1T~U{DQ5|$$$1!@
zRKnb!cbolO*Qf{SI9E3Ok4&<F>*qSG^We+EJ@TmW#n$3KV=W9x)^aH|ysGgudEq4n
z<{cgN*Xvu}Q7f^-n@gNqoCAk$VxmT;1ct*E#E-etCRSXN_anS+<6_|E(XEO8|A-9h
z=i!Y_tEm-wo;)-OjgJ_CE8j!Ls2(6fCI%F|0#745fczCb?y&EAFX>{6W*K)iY$t{d
zOc~UdGzUI<hCP_Y<cpfp>E<G|Ar&rkK`@|FWaj);n)eZc@3`4@uvJ2QP4zxr5P_G#
zX>5tdUUy&S!>e!>Iyu9aS9-L$r0wN%;@+?&m3cZw4ogP&UMVA)9eLYQmszekFWEQ$
z{v&gF+CTx{JP4Oa-iyEef{pOZUK~dGm<cY7Z$J`8UPo&PjI7RA(bZG$_~gAUF`!UD
zbpL5QAA|8`J7RDm<}yjTau-?l&&(<ej697ih$qxGo_|Ql_+2`W&zU=izf*lIof56k
zI=G6^MUP!mGDA3+=Z@+S^fLzs`uqb7IWiUDRjZ%V1jMCDaZcS_f?n$Xeol$uKU|1d
zq#b{^7=B3i>G>U|aU!2*h7MY1=j+@yO>=~`98ZAMZo8k&=`i=CrOoPXL#IFkDWq-w
z{C*Ee`19`-)FWl>y2;I-o}K*<S4e~;Bfr1BtMhl1t#GVIRbm7!sbu@gSxDFHpxWKj
zN_>4bTJBHF)sytu3fn2<_%|kxRuVnpm;_U|^EN?QzV6bzoe-JTD}Wt)Z%;KDOsT?u
zP)Mb859^N-Q6Zl1GD89TEWjAYNMOdrRvug%ybmjaUY_@@^vxrr!x{A!kRlhhtQHu9
zf+Wc8XUxI19Uy@n4Rn+;zq+>*?!P5|Y*>jm#XM}TDtr&T^7kqne>gbXW=#QhH6~{i
zs~-RgV+WyaPu~ZmJUU=ds4ZX*>Tbpu#_nOw5Lx+dJhBg=(o&!wy-xw6J+RiP2;7$T
zZq?aI+!i(!vToqmmEIOG#Vp#S-{=|5HkD0B+;ig)&SueXDXOU5J#u@#8lAjL)UY0M
zWWz0d^S2lC63j-WKXUBCF`bu+xw7)1^D~^n-qHN^H4S>NYFnQ0X~3s~9CK+na6W~9
zG2YPS?2<OX7&~Br>I!<^EW#%yDg>d885HPsIn{i=lbDlkoS<KU2i#I<3a+U}k4t9G
zyW8h%eBj(JX_yAZ(>|2z{2(d^c1md%D;0uZ2Dnz?bF&?@fA_Y)eek#*3S2by9y)gL
zJ*IJ>BRg42nex?KmprE0Ho}v8@cJ@WDVs4u1xwfSq<MBvKlF^NMds2MWGkH?l?EEG
z-tb6FDLN5(nzemwG65lzP`QxQqY)4a7H$h7eHZe0fP9VZJvf#I-uDpp+5|$F$F|;y
z*#wIC%ulxV&~lS^loEr7C2baJfXg15MRp1CV{6?DYJd?})#-Djkj9C&_^IWfeZ7S}
zZ_g%&dVXGn)*2=-MFi?5(X%Lt=Lqy?GF6(ycWeGlv9j$pJ9ZAIFdO9Ha%zKD|H2G6
zJr$Z4mN!Gc>M$@9*30p~vhOO`7c=Y0ZolbOsi^3$Mb=uay*fFutrMBw4f3e8{CYMg
z<l^B@`%Ye2XF^8`E7;c2`;A71LC*YS?Z-%D<;UF<hrz^866qsq;7O+uJax_Y4vRrc
z0_|qR()2i%&zocew@siP7mr+NDFS+vog}E1@R!#hRnBoY2bY|;dcvU2&*IW#ip!ui
z9xsb6aeyAwC>}|;YYQU*rcG1H)WE>;bnw>10(xPo#2&U))x<hQj7!j+m1Y+^*Y90y
z4#S<6bhM`lCqVv4Egw5I2SC|mP=A~vXnc}G%$aNoQ)(P)7D^PF9L1OcJ4Y40CIT8k
z=++G=uAUv3&*1spKIgn0X1VthW{QRtL|gwWeDHeUb&0W*`=pXuWR0BR%5;hGoZHJl
z&c-V1oct1~|M0%8^v%eP9gG)Xm?0Ah3fPv|;t|zoJWy)haz9wPMMifS)#1+jJIt;I
zIpeF)n=~+{wi)SsSwnATC|Ikt5pYlm)?R>Cag4f_4#|d%s|Rd#MU3ydEYOBY3Mm7m
zz41NF&A{Sw8J*Qyj;rb0WD|#}-@E|GYQb@M{aWb4xfbSKnCktNWp&jUsYe0O6a1?V
zn{4B{luJEVPx0OWMC~@&_sYKQw%;-@xC`xKdz%AgWH5tjmf1Y1{fXD<g=$m8-1l>E
zWSnud<9~kjnT=<<WQ`mwxy>L9qMVpIBr36VJF&Gj@;A(W=b+^q^KIbY3T&0QW%gxp
z&|!a9vV?6IY&rO{OnyEsFH=YDbrs9se0omz_J3ZxRsG`Y8QbD};1LcITqAl42*8#Q
z`m+ZX4K^7s3?Jcw0Nk6DFu*mRIH`v~PzY7s9$X=3)P<t3FhYHbFdl35L1%7-xmE0o
zxAPy`bL-Q~H@6Ll2%1$~+UXWYua5^p3-}1#g}LL@;3#tQ5#w2y9?Dh`oM6dG?;S8f
zjR*v2%5OkJBryO2!hn%dxoohngwRWnAWU+S^(evLstz)BdHYFe^R?EuVn&82KNj4p
z7gkCT?%plj0yE%(#*Ny@O2#^RBX@W2i?SJ)I%WK0gJTS*mbZ_JzpG)RR)`pndNDJc
zP1^5-ws)w-hp66baSAY9Uf>Uv#?K;neq!ZY#HB`@n(NKFtNZNzuA%X!o~}b-A&!4^
zYcjY)MrUHBa)Wx1M}DF0J!)B~=XqlHh(FKvYf3=ZoD~8f77Hfnm#_QGl6cDanY32s
zjN-NbK`u?F@miF9;1$_E*;a+-&19GarlN0Fs)u1d0M2|s_H#p|w=v~K8zy=$j%y*1
zQe}7_QPL3kue>`8^vJOQEq_#eaT?wG5N3#3y-dLA_?8o<!A+DSoD>sCXosi20k-!Y
z%%TXYI>7QD#{;bXWM&uw!ni@zGQDY<Zmh?usMoUa_t#Y`)ly&inqEi`XHyRuj0oqC
z5tTN>MHEQ2+S+Z*kgmdM@kY4(?L&>^i8`L>S`Szla5+h1?dC6OGrnh74qDOoE8=cT
zGmYUj^fDLl>lM?aw4uH(_#V6u=1$r=Dy~x$AFS2nW*2F&!P#hX<rW#~8egW}&PmX3
zv&xPK%iAsfx@Hse{~{vxJjsTSmHhT=24uQKIxf+XE^Vhqh|UR7ce~Vd+OrQf`!<g#
z>6!Jey-*Zf2}r&&?1;Qv&}_}obDI|P{GG)J6?4eh@M(~UftJR+XyC3U1jrt{U>R+&
z@IgIFG8{1qm_A}QEwK;N>!9MsxbhDE;Xg+Kr1D-)SVt(!)e8_0<^o-9V@Y}Ju(;wM
zUcT{nD%b4xal79(Pnv<>Lmj1?Gp&2)dpY<$9O_0A55~<Rrrgk!)G)f1Umne0npMeQ
z|J7q2Ho9Ot2SP(ybL0Sv$f3-2-wX}0Th7dlnGW}jSKcYxweU~%#eKZ+?MD%PsEaT;
zi)6HlE-u!#+C1G%UeL%l&<07j*c^o}feN~(M5CcDrkEwSw`qgAP40RH(GS!V7L8t;
z)Yvv_K6C55Q2@jPV=K?E1`1aU(GS))2WnCh3rI1tAG)4m{Wa$<3?JZH2RNS1HM8oA
z?ddiU7IL+)`7OQ0`_%jX`lTO{_Vb?2q)Bq&fE4Au7q=Cw%O&)-LP~Xo5_sn>rGL)d
zsBn@)oKBdXwONv4?9{u!`$3rAL1o^^D8ew7EGwt1yEW?!nP0x<U`}L_vA@|UJ92B$
zPhiB1Bt`JTWM+<gn4pS-9Gp0J!o6Rx*IvWjXmTM#O5ma{_w~XBH6ge7PvZtT_p2EX
zbgQi{s_w+A>_6=&YnLNnBScgYI}C3)O0$CYh{v$B4y+q$VHXpXoY0=6cHM35v;3H#
zu3k(Uz<=s_@3NI-tPi&i=hTXvnKEja7yrAeXDKGel@W$pQ+;S&kx)ctz>#Gi7bUn=
zjiL{JUu2#cqHj8A(6#-e24$;Y_uHM<R%b%Z&U>g2E!Us%Ezl))aQ^$RylO{5hn-l<
z>%Rv^6_hTqNlc^q(}Op<2|1=~m1mXhtz%!YQ^#6ZVT;@1%`M9Bn-6iEwjZ=H$oOXE
z;1MvDbbgpV=5{fmiypp33a5jT4(tuIghmf`RKy-f2;kV8!*zE_JP_i5Mp<OoJ3#Lb
zrE+n^Lc~)npz@%=sS#)nSQrYoZ$W6_py`N)^isQCSqDcExM8yO*r=STNU0h<D@{b5
zt{03m7~1js+UrZ%XtCXXWB=Rk&a8#;()nH&&Nz;{T{!M)JO!5XJ>nuI#_l1meG51X
zfnl#_U>Y^O3C-Yyj?)1!12ld3iX63WqSu}~XhGn|@NU#su_hFGhsZPw@u#I~IwHy<
zru0xLIO8j0XoD!o92WwN345tw_O&+q#gpEwfFa1>{k9$_^_tt|YuhdbDUw=f{qDE=
z=NsWETC<41mpQuukSe}z1IpyPk!4z>3aS0(Ma)RVt)FGJ&+sg?<3KV=d{b9Wcdlx~
zD5|`8k?TtfMGC_>r*-Xt1B%1}b5Q}TH&p}VvXQw1ul)=V`$Om|v-}dlYA>DhF|u<`
zHo~leGZI@ksM>fM+aw>D099d!o?H!aNYT>GG!;_2MR4RACG-b*a7)-7R5@|2AGq>@
zk8tJ9S`YSYd&mDrgr^HOzX={rSzcf&mPk;&s~huTMD%7^kL}%~Cn+e$Nr_)Mgmfjy
z4F#V58+NdlK}ojMU4ib}D;LWOUJN+&X2xr9t`_iN`7-^v4uFT;55Ck>&W;)naiXtY
z+8hQNY8%?z+S&hHfmA}upKHSb&bUIr67kqlwE1`>%IiXL>R43Wd;!(ba|0=1um!*F
z3W)Q50$Lrt|5(m)jz|~{9k{iDlCh4KCG1|8(>rWiC%)N`Hp_0wD6N?a^wMDRI}-@6
z;Okk9E*T_cO(HDCux6sMl%xvMWjx=!s4jJ%1w1*)aX0YW-Svl43d7S>X<-noGi99J
zQ$2E*;e>LKd*jfXr=G7s8t!~|jF+chxiQQxJZE%MdXoyS0;u1tRbHxIDbeRY&nBdD
zf(Q5c(u|Lve!<^EG6cKqd};Y)pyw2)s0rDgyDi2CoQup@Laja;JCYW+O!Ef`Eyi;5
zKQ++QBx1|C$t93T*61POeJ>+e+|R7`a{`A>^05pjyX;)Q+^%8iz_aVXa*ZokagUN2
zzk2aJPM2HWP3A<jaLOmxGXC*6F12&z)L^_9wRV$pcqPrAW|Je0gd93m{42R(UGSoq
zZLM2tNPPz#-cn=>WS1<EM~-sh1Q)+l5~i$^BEKe`!0b_UR@{96PTYa^JTY4C>@rg8
z2Z=Jt)Im^Z=ydFcjvQ&;Hg}%m;i8gDBIcng4}7cKy0isOB!22}Z=w+!`(f|Jf%S6}
ztAslk)6`YgSUXDV8=D>-2am;$DvR9+gDCtg=o)tHojo$+H=vgtXdK<yX;z*Ff`oe^
zfa=gs7HEoAxWTDrQc`(&`ud2!x9^>gHky+h|FwbT*`Bh-r{2pNURt7%`g^MjGI^x%
zHAkR8dqa|E{Ek-AdyghL)lR>6Bi$dzqWV0xH*5fq2E@+Ycf}I44j%UxJx{B=qHg>_
z|9GOkza)>T=(9#@IxB7JK?Ehv2`f3s!9K5Ki#ojvVcClg7!0{c@;CgY+9Y+XFhdve
zHZ1oh%&NH26-}wA)bO8DGr6#*Dfd}ke>qLQn}L6{f|sY(YTN3UZh4#Z#azpO$`>vh
zsHfJi6WxaWvW3!3Px-yf!p<NNYarGj>FMR+-1=nPp~uuj=W(sY@I9$`c!1tg2|kg*
zT+?X$Q&;01^PlR(aZNZ6aWqhwy<V64+rTK`Ro>CAEjrODC4ja_cNB1WU45WK{)vmF
z)|_i^!Zi<>OWyQp1vE^O@v?U2*?Sh{gJZV1G&!+KbItW8Z=7L2aQYq0H)dz-%Tem+
zX$<uB$_dK1xA$7fn_xaC%W@Wo+BH36&M5t1_n+y@^AK103Wdi?7cP%x%>6RfOhat*
zy7z^x#Oe;KN*#@je@A9Fd5vnw{A<?XL4;p|x~Xr;ffBjE|A?Hu<KSd)ckdWZ>K=Yu
zHAposVW5}Fqv@7L_zUuaiMs)FSg2~*k-8hrjLPCk9uxk!!C=&5D)dYI;s&)$_vpoN
zP@U;J?c;R96ni_rG~Nr|Cj@i3QO7x6&SQv=uCN>8RLkp7$^L@pJ+pr)S*#~q&?yvr
zH7LsF)s;2roeuYj2NNGaQxLaG!{-AeCii_R#=%RQu@wJlugREt?FDJe{b0ZI2W|(s
z5Mj3|F1O0o6EKdJj)u_e@XWsgRmlntRgBG+{we!W!Y-xL3XehRNmL~N<o-PNJbh5p
z@@;Lq&&HUbpsk>wP<07xqB-0)t#!7SXgz0h#NEJ5$==7*^GVXB`P4b>z+J2OZ6;#&
znm^QuzB4@$xCcTy#3}TzONP(`Y_Uufo6DEAOl0Z#WokhAja>q)W-+oKniYI|48D~Y
zKg1|sT?VwC0MpO?wrDz|S85t`ukZXnes|g4>{W!Gc_$T8i}o-A!g%on=RjJ^r7i^z
zjc;CoieI06iw+^)ZA(-7HmdO;PKbn~VV&~gHeAtS#}H3Pi6&il?_t1sx~QIrpj3Dk
zxHVA~xf6{uXupd5xa>wL!{LZ2K8icYz5fxFp2izt68e%Q&|`s)dQwov%(oxMvy3Mi
zr7%k_z!XlIUMLei6O_ptX18ZRliiGb)NOoKuqy1;>7Fu~q;A|jf5CceVU(knd#ihb
zzC1&}wAyKJPc6^UaxAdc@{){3y{N7zJSRx`C`Ui-J6+sF&fd4c51_GT*rhH_S$cD`
zdby4ZU#9qZ){Fylgsd?_XLP;Yz|Svyb=oytVP;{P_n-CV;u;ehS%IpJ<LdrQ&%tdB
zfzlGUI&__#(tN0W^0)B8s5e8po0R?W2~0!b-?&oT_nLgJ)v>n!oD{w4j>YIsT8+RY
zd1R?`VSC&uCbLQr^fym$h;Gvf^bafTABzFfc<&a+(~wPvSs8EUQ_tV@$4v<MoACQM
zPM+<;QgI6Vw#XzlXJW3tT{d;S2eyLKLymqp6HB>C8uOf@I0PA3G$;LQx`Aj(3a7j}
zB|k??!px<i=4lx+EHpwjK(ok{Nap?Ow-F{b3c0@((;D#UCR2wDt_(+}(&98-K`RYm
z*EHQxu|n?M@9#nvf52OI+r^SF{8o_+LV?|ey3?!oBOO8tF1{;&ym@q=qgs24ucr$M
zppLzNZDPs;W@J4%Bxi!(Y`s}_FDdwP$$YUri%BUZsM2QMa&}pb*z*Gs2_^QNFoo2h
z3>y@SpIZ%Nl&^QH4hIT%$h_PGFJ8d4>Ty$P#Oi4eRqZ~rcU+%?+rjm~a<r-%yGatD
zZ>?wgKcc7)!&zAyJo8@hDXK?{)BjfVKRNU`Xh14P?=|s!YW25OeekU}W}wCQJNGY)
zHopFP@ozY$<zxX62lu`g_lVC0As^vFA>pw*R6u!J$(?AwS=;6fl^PS%5In25kuv&B
zX>~AJ7A+Fa!j!lg3k`eJ5I3LbB%;*F1}cdkGB&o>pDnKv)UYENo8Wg`nBW(fi82Yw
ztHmER+5Ww$UEX+$?b}1P8gv;054g=G>goNza)AG3{{r~~i4(9xh>i?$K6G_De^`k6
z7<fN1Jv#UG-073d`h)5HUw1?E+t9tXtmV&%lywM&3%!iJ-g-A-y-6}bzdD*ayrY^r
zL1pHn$yQz$q=P1rGFh!1F|TOzRKkG$&SSzf*_b6~NrC4}`Vzexlep(f_qTS&4mIUI
zI^3q|q1`QA=XM%#9I+9$tZ1>UY0u+zTSB4aZeeu9{SI6<mb9PnxW(D<7@;Xwx2Hk2
za2@b?Q6cHa{dcbzUa#p^Ym<%9%DWSym3UFMtbIM4GkE#0%NiB?p=PD#EiJ#Q-&MxZ
zbtMu#*B5-KQ|4f&!<;|rpo0&%jY1T);r7_lw05N{qA$Ln{8Z<)hiB#skq=6Mug2b|
z-@(WgZ1Q>=zUJI;IrqDj7#I~4K9bfyT{FmhO6}0lnv^d$)=Y*JD~iq(krr%Pmzzgg
zBXq|Y%;eqt;p8mNfjkGp`M2|Q$91Q+p(>Fx^!GnZ(KT6IL(cKNKh9-TByJm3C@i6;
zsNoXyAt?`sAV$A-rAyYg_@md~FdyD|556~&Tw3l88>=T2qtflk%Ef5?&G;Ai3ZC>2
zi)nJqoL}&gQ|jOuWYPm9o=ZjGCTO!B-mhAd@a?z9jrfww`ISpz2<R+a_+M>!&)av7
z-e346KMZd@r11SAO<*U?dOi5jAWqdLo6u0J!b$Sk*Ul(0+20`1(eMzO*wHN%Adwa&
zZ&JChKU-x~7t+kIQ>?t!P+Df-lesB8{m;tn5V@9mqk8k;;0%nX%^K4b3xLxfv>1{7
z*76o%kc}_-6|yMVqPj8}f^6}TNc7zY-vw4k6|<54DH{3vnlMMdqHjKfZaERC{j(jN
z;m~)Xk8e&9@QT9!L)d#o!~MQ-yAnwdLWo`yy-V~ih#o}mCLwzCHW(%$dW)Wj5>ZAU
zZ4hMi-lF$1qeY+5G8lgE_rKOY*!w-%hmNep%zEzUem<Y;dbR8T37i=3vc!GU_J__0
z(n!hJ3>g&j*TlOYT^i19{W-xxk0q+`E5{QbfaVwU6%;hL?EC-ie*NEFu>aT3L<Qr;
z)U(&H-K)SGJ{_mO{}DVrU#e=lWQ$jNSPa6M(cW4!*?TfT4Ac^tVp77maU*Y2b)Ksf
zkPLF>_T<pQKPs)4k@y0nI+JTPQmJQ4sH3_9FD>WQ7r)HOQdy+<2)7-^Wark}Nw$PA
z`)+meu^ajE-U9>5cVFSEHVhiPKYdF0G(bR3t_E4Uws*N;gdJRBlco&n5$*L^9g3VT
zLe+oTp4^|}aiIEHS4+Gmsaic1@kK3UL6-zwGyhsbibfXa>i2W|kcMw6!N}ui*0ZF-
zW?TuN>;W%*CkZ*u)4A%Yt=^xDZf1&?w1;gL7fPTENJd=jwG7)rS|^fbwoMroDu*Wj
zUV^(F?vbU!^VA{dc4pxvP2al~PjTp@v6XCM$w9XZ$7$`wg1~EuLH@$i&Z9{SOEK|4
zuJpGZ9IwpGRvHGVB;I#+i&7Q6^-*`5Knl4asew&qGQyogE%uy6R6s%2eCNA~@q>%K
zvDIzxMmDt&d%t{Y!E2TuAA~Yw*4@STeW~OrEd;eeq})Fb-gwB11-<vtVo>N0Tg%nw
zjxzbWO}%AlQm)tb>sWdy$BB-&-Eq=1{`dKBd`oERNb%QoFTLl9(kcneY#a$&B#Y3t
z-^W6kL&L=@Yu=c-9!C97iu^dI-j>6nz(wIKiRIv#glyB?YNlK%gUMsTttcTelO@>l
za#5gF<>s#k0#@l!`@TWXtX84UN-=8>!?=O(Q7Im93#PfCwxTWnctB)+{7vSr6>dNa
z3>>rxxO*1NcZp9p3d{epJl||guoiEkkmy+xlQ*p&m`BtG<*0M0O&8@PPN3co#On2M
za1z{MU?J{hk<x35utZFGI5gBnU7@M7{c@~Z7`W6QVrx2IwtoAr#2ME{FhU_;cO^FB
zypdC0j)fgOqcIfD5?pj2k_tO@-7{-h8=2W~z0oV7_~((9?mF0P`7_;8i_gLt{xdKb
zpWM{Go*!uGkbfwIDL*l9%Zfl}bzc%L3dmDgS%RyF+y=SsBp{tNrCv(Xyywy(I#Gk#
z*)reMg|Y30(Y9mLz(gA?(cvHb1dbn5Fu1Zkf~dNnhF2s9>NqolKQ|6DpMVA%1&HT>
zN8?wvx=``_I<~HHg1_}R(%wA!)<!J%FR5P7$P3!+7Fnhg?t%>#VG{SuRoW$w*M{=a
z8HCU62i^$$qgaoMN4rz3tNrV;30arwTVn*dA{liksGM14r|p_By6aOOwr+_c-Ps9G
zy1Bp69LVot`2^&<=vQBjVQ&PwgG_DAKKsNvKF?&YV%7zpyy>0#IZN9pp<RjI<00Z=
zD%z3mmE-=WL_A&(H0*jAa(pfUtyCjxgl|Q3u5+83AhW&t_cy883B^vrnnQX5uR=e;
z@K6j-oL?xQF@cC}j1w*33VSnINhch!$)6D{lp=^+)2@v-bqj*nuc@=(Lx)cu#SRH8
z_nX$X>*8+TLtXQ6+(!tk7<#Tph)xAd(d{l`h4G9LIal!Pp_GdI{O<xO(F*jg5=&fx
zd6xL>%GZt2^m}m1$Oky5Ut{)y<8`UVv3dr^$`<PwiOm)v#Y<y}I@^gr|D!*G$N~MX
zySBygGh79Vbaqw{ukY}V>-ML(l~r_8{RHd;W)MQ1MfX5yl?w9jC5A5Ek1Z-tcCM$D
zNi&QWd}=xk6hm-_D-KChRx|XMme!))$TiK{xFx+t!cX^z3ki%yYrZ`oBK+1*{1^Sq
zw3?B!!_F0WJ29!N(5}m1;LKq3=TT|-yy$NU8MVB2piek`-tREZq+QK21+(?(f43oP
z?4Tt*nJa8r8+b7lDSMW)o(&si;uC^q=rch(6#!<?)ona#MF-9Ly=>3+X~Q(U;fABT
zg)RxAA9#~hG!9#I4W#1!hWeI>XpyXNA{^v*H1Ohx_Z$&80>nThwYUgOlQxd2a2#Vg
z+ih8kWr;*&%w+X22|-`awsF0C7gA*n;+l(o_Z=uV=av+^l~<azdI-C72F*A%P(8e|
zM{j@IU`k%3L**!v&%VP{VQ}79sqtA4Kk>PzCloPAX81fl)~PX^uO!7TmorEQJ(KaK
zLW~c~gJMfSvf@Ru(E5>Zgg!I=O*C4qJqE8<)$iD7#`q1}ADxEMT}jF>S-30%;<&*Q
zHwj2{C&$~7)2%NlDR~-MUR&B=eu?K_Wx*qTSwcm7WBf(sW9jyaK|WKFg{+QyzZ7d5
zD+*<Lb{fj<y&w0WcfyCu)%CL$y7aOORVs6s=@cw;rc&cB0&dS|^0!RJ@lSkJCh-iY
zHP%r;gkrkWy(+-CkMnPUl7ah8ej`1}6*etXd)>(6FTPOeFxW>xyo-(|IJs5D9gw3p
z$^Q}9-x#6HdLGpMInO5=#qyX>!ngi7;QBG+Xr<_CuBpR|#?o5`x@?;a#PmK>UsEJc
z_U0=y;*{;*BltU5=x4vRL@4Rh>)#+UJPk%6G3z73{72rA)%WpOF`S{U`q8M3{&$JQ
z*?6>tvdX;F2-{ov8!UhhgvLU6u3!GGfoNkj;*d|5lu=g0?VlNc-xSd<>Lq#$KJVOk
zBxTfC)5O~{rM5Y0ALQ?2>L!Z)d0FnZ(&M#5;^4Ov3smniux|=LlxngWt~{*fdWoeW
zXUiG<UouQ&zidH<WD9q^7LK26o4BB`Cf<HtCq3`}ntCTnODjU1Oor;-l&6;)WtX7z
zw63f5M%PX%Hq7u;vZp3kW?)Zgfwk`lyQ5DJu2-9|n`nEoeoVRM0$s}EY|)W(Ua$Mb
zZl!s2Onx~(a53>9fSc>iYhdi}ym!vksuPQp`rGoEQaeo{0ZB7`Xy5#>qv(l3+sQCB
zRb<a7{b@j!=Dg&4_#(y96V+MaTXHL?y%k8Yz-=R+*w(5sm+WMvTafO^aGR^iG+Xl1
z(BKY%{7;%#nv=O6eF9uON~D8=6gQ<Zcgxux(`JAD93Ozh#aFt9@nC5S{1t2MG2^;e
zk?3Pvxr%yE)b$~cWgJ?FKZLik`dysMVUzAtL3wKm;w^?=W>%-ssBSy#x5!}1u2QXu
z^s*4X-WKhE&zw1My0D;-3g7vDtfX7IS?|_Facu9q=U*R6tnwQrxc1R7Z%7=<h{*Jr
z2I~6suC!LLJ=tf&s6rX{!-Qw#4SwRSFzV44hk82(h(DD;y-#9Ne30|YC~L0W)J-{7
z9CxeZM>VK0q!Qbr#o{xL>jz%CJ+P-Z6TBOiXG1^yY(=cgw1PT+L6#_H6U2Vx2Bzup
zb~zOJE;KB>v8mnT|CZ+E4atmf!wTn;>soz4F;>bN=L7?TI#&5{qakG=@RSiFYkdJ8
zNJ~~&=-3N4CzflWb;j@aV(G!{8k5}?`Y@}$v?UVTduh|R{Nu%86IY-^E2ZdX0P`46
zSpXJ5QRgu^7hp{RA@e>XHw?Xh6L8wy*ndE^r`hOhRlKBpFW)75#XePrvnd9yt55C)
z0s*k#U(XHGGPx#fhl+{#u|=h_hCo+2Lni0PuhdPeUHeoZHi9hVH7J0%mSobHq?b=s
zXOI|Ql>bcJQ(?|5y$s6vK6|t+bzlPgHDFj+hY(eF*M+S-&bRFE32wMsQFQkFdpp^_
zS)Neh8H<X*rT7}TYu$G_D;=GSC}~I0MNjbfm>vQAZzE~AmQW6)r*s|CPslda&I5yH
z-;#mA$`BG%1)OkM9!V7{y5h&+lxCc2Z}-jQlykPee2~4(BWZ4AitZlm(}(}uSPW(E
zusiV7(94_=m9plX&Y$h<)RXCI@;dlUyR4rqX8c7J67y;s?9}JFaIa{m*7>+25UC2w
zt)wdFVivX~Qlc=GYHp)4zAjPYjp2vSbARVN-8@LuN5Zt7<e#)}3w)&WCfF!tY3ATb
z4n9dvXr~cZipV2w#WuD(RJu--6c;!%>P4Wg2}|8pp8@R1^Y0=QIH>YO<>wflX$fG{
zjcE8N*H7)JDp<$KdxWgLw`#XDvU#WPL8$kbBA`dA0_XR`KiA+rF#fPe{dj++`=GzK
z&oNF(;`&dVFB+SgT0Gj<lOMa>a!fi{=`366Q~sVpSrn#iz2{s{iAb_I=W~?i`lkJ+
z<Hjz#XGnguFIlSHLvt)x{i=&96%d#widk&X+QbLF=W7eBsW>+u?9Mcq2G#3->tY<%
z88b*$KlI&9<hba=fckWP-LeAvfZsUSdNS^{ME(;zD*~&Z&?X9i9M6v99=p)lU3Z$L
zss@Son>Ls-e0vtE=)x#{c(kfveI<hD{l;~Z{o(e`>b?PDroGz@N~jOFeAz`9<W|z}
zPWvPC<nYUq&@`WbD(@Osv-5yqUmNhdlxnsCgCz|(#C8V22U0MDTebcu3fbUY)4I*B
zD5B5yAL;i8&R?4xj&6OE^6uoG{*ORCAqId2jxR|CXx}~j!a@0|CdWHTt8@Q9g4tb=
zeh)n!Mq)&v5moyTY+{)wT9@F~ENF6{*C0DnI77B=IfJ_-b!$f9{R+}88WV)%&kbJI
zRUxJRJKZ&rZbQ9F+fc|~>qcQ%CH|{y%G*O*Ypvuzf^T^OIQwf)AZJG=p-=9De2U{L
z0B86eKLV@1L{4sE1wCPZWna_LX3xbI%sT!l&ez8(!W~2w{92vQmRj{GNU8ztcT4lr
zN5}WW##nhhaZdYejJshZn17!Y@9#1m6}qe+lk8<9Tir_`s=qD#bSZkIEb|aWyS{5`
zg<zi@vldYstEy?_v$-RWTgSSlW@y`y5I5&1X*(uIQAOJq`5%()r;@}H%EWgq27{I(
zhc4fZ_1&wW>Uc}_qF+UZrWX|N%Q(%YB3_d&Q(;`W2jIVrjjG7C_DW`B2YVZ~==gjZ
za+8LbUt~_e8LJ!lD*!*EiR?_FEF^s!cHiONR7+fN>Co^usrH^VVs}K9S?_-Yh|$WH
z#Dm5wqJEm%3FJbcM3+mj8-x(|qLi!Zv*Ez7{d<4X;r-3<JJj5Jdq?~4@`7xTASGh_
zv#Q$xB_bp*ZfL4k@i`8L_WTSb!}Fmmlu&jM^~s|)EkN<TYZ{=)s^u=OPv_E@6_~bX
znewZxJ#$g#8=6W#P(Gzk^5#3X^}?|Q`#MYp3+mRV0cUmDienp--#MVGo@irV-!fyO
zla{m^<8>O+dOY1r_M|SPCct4YiX<z3B7pZg$xPbG7uVvxJj3~SkP`h^79_!5o*V{v
zjFdr%L_?X*lOtGZrrHFm+_Yd|eWON<KM=3HW!}H)k46kL=?uFm*cvl>Ms7~aH-7Rs
zIOh_5J!Et!`c>YaWcyOh0iwtsY3;$9VUEK38GBjR{P?-WU<$KEJlNi~Wlk)U5CCn|
zYwzE;WiWM7Vg4FNv-`GUx(G|}S`988Gg&_5ohVb!2vIh6bq(0k<E!7Nh+M0aij?O8
z=#NpeVH}eO5GQmy0a#Duk;eZL3o47-2-y{W-Kq-Eo{#nNilxn-ka#0@O<`)Wd$a!u
zJd<B!sl9`hepboJhNE*X8z6jyY_vaek#*?H2Ux8lnwYAKss|M%)xRoSgB24ib)5<;
z>C7xcCsm8}ggK|*C0<k}Xs}^H7ge}=lxKAQ<6B|8JVqnjU+E5*ssAefliy{Vav(Zt
z24bd|;cZ`Hy%+G<xg~Vjbn%1ibW3FVTocg&miwExT+7d#kgUEH)xKLffXT!J+#+6G
zA<NLZMxBb!u!^zk?piwF=<dh8Hx=-|NX9wgpU*kQMHVbqgYcQHQLAo#;No<eQ?Gfz
z0Vpymny@C;YiJ()t=Q75=#;cll08?#VzNRnC#U8j(V4f5w@eb{f6SW1!H{C_Gcv_H
zTr<PU&S1lzRz}u-gZ{j8V4`hQM%>lvQ!H@uOFZNJ&t>$5+b<iDi;uJTC)Gg9$5KB5
zLUS#L6Y0vDUFDkInDrZ05L1~$42MdxJ=iy0RL^pN|IOoT%2s;3?0R~cm1?t!sGMB{
zH(oP?a`V`5x*{KWFvopLI8(;-i}uIJ=MWA=bXPEK)5a-^?encTW~UcUwtEb$7Gv4S
z&vQ-sYTZ$f$U|L055Re(QJAAFG%3@4*++={i(vih`xrEc4HvP&lXS~&i<9bOqrelE
z;^?{=@8`v1?;LQ=3d@@nS?}p6!hkFN9G$FsLbh?XpVV`mfVa~K>FwWf#4E*txGjhb
zwq64R?;ejra$>NU)#7zfd>Acuwf$PnRq4r}zb(Ku;+<P4TG!geOe!|WJ7nXA5%`34
z^PzOrUli`1?Dx8_Cs-^!zgiXsmu*|5!UTnY#^x4vE!ZhJceCsdTy}c5Xc~5~Ka_R!
zW6vbsJI<fEXl-O}kl%P1!#vSvoJ3pgVniBi{!puPsEXJi!>YG0yG+gaW^;z$M{D%N
zr*91g4|&gFd>KVYL=OI|fv-O&+?~rqFq>t*OrX0Q+`A<DH1+Q-dC<Sz^V38g^muoo
z-MH~|10aQFC2gNNbAuw>=o)P~CaMqpS{?Qk3&hPlX>t?@vI8^+rI+<-{s7VQTY9X+
zw`qtFTK7p$0101|&Tk5X+8Ots-;@<~M(xE1nSZ?h?8D^w)IJ*@hNPg=ozAsZ<flwH
z<QvP-?3GbM@Z8JXM>p>Ox+Z6%izqEq$>X7rP5o?`z(18<G;MP5^XSm6A!Sci&RpH%
zXXKrXe*;5B49tneo6pQfyxJU^9uu%;tXj~2qmJD9$VAV1HuiFiLPh%Kg{}Wj8xrkO
zj#5Kn2Ih^YchZ*f7T^Ymj|Z=8NuPeeC>y2ZBrV)~n{dr|QV!AEtqQ)}ckrLwDIgK@
zbSg&Jh#xvFY5ckM@-M5bR9bI0ZE9+&SzKCN>h$%S(oE_0BvYzOKN*&<-ZGU&eR@49
z_P8`|%<B$(GM^0EsS9;vV}td#&a}<g<2*5veUtm<xacyMFN46RlTIhFRHN8xH;lns
zY&^7dZO@Yhnc||*AnH1i7U)>FbcYXLkLyOo;sL$O{Z1@hWF;-{IS{#!GXvb~LY+PA
z|Ez8j5xSy_S~+(Op9%gQ>$pq(f{@c`^SimC$X`%BEC$fRd=~<~X;q5Pfit{;COXCw
zqDr3iw7wOAu%WkF9QJEm5-yC}(Mk#tQm(erjn{5#&V8?SFK%sNzWV+Eu3re{vTc-8
zE3HU{Djw8l(0Oz&SYD-lE+#nXT8#j}CR|#j?LH>P=XLtHe~<cQ+DW#pb#(5~kO>RK
z)(?hgq4@1+1ztqT8gy>`xp3$Asgk+Y3lbPqS+w0bN<IL_lKUn&nrltGZavO8n=bB_
z$?f);3WS0u0X>DT#rnpw*ws(LYTKGMk3Be40GeK-T$E`zpY7YnIQ>sZ`P=C$;aaS|
z#&<OAV2YX%)JMTG@7w|fF#U9HvYv^8XU*p?1%=paC*OvE&z!5WUldb8#sva=^xTFd
z^dnXka2eMDVFRE?5I#)YPIo3-ZGVI!8?b?Sf)Bd+0u*QV>K9x9EM?g^Y>(9ao@~zJ
z)m{Z;HWm=EX3b@dBb0(iPe6w$r65;mQ{;AJF;D@r$7Xsy+GmU^wg=Mit4!_JkGA%R
zVR;+<!HsDjnu1qbofvegH1tk0?+MoqFmdLy5q3a$Vn^NH)+KN=Mw0bMbL60(&+ko(
z@x5gwrL?7Hkv$i9r;s+{++uQQSY*t>HBvPc+`KA}c9k(<_Haq)wd3EqydEk=KNojh
zH<j84Lli9kcftwkBP>GoU38XVe7Yq+FRR!7I`uzN)la@Cn}fV;XFC^JXzhCrd4^Lc
z!NL2&m?wa~ZSo`VDwKZTti?0hZ<I$1E779+j{JKFpXZ^bt-k2w-|>J<tjf_^BB)U}
zD%xqieW7dkC2~fBds0#Cb|P3KrcJkU*?id+H*Pf*#^tPPf_)jS8%6p^QpiI~cbd_?
zERX3v^qEI>BU5bqkF~{(3kA%0KSeZv!mj!s_V)gG@7jImJnC7IHUV_zv|p8650YU@
z{6dP2!ZG`iUjH@Sb}nk-_<iz7_{Hj~WLWuHY&*uF3`uQ`m%WJ>2_whLx8f{Nu_B86
z5<pDGQ|S0d%LK%TEw+t^F7`*N&ZSf48PrWxCfYDAs0#khd8ZM|mrkM4EgwKg6F;!~
zc2?5gMTh2NZ<jfQMqZJ&gpg~bP*+}!Pu`Y2k4t8{t30(#opL);(S#@r^tk5hvLusi
zRb1vH6@;L$5~+xLd>O!=W6It-a(}ni`_6fseEM0;g%`}y$2$i;0=1l2N<E^HA@43B
zklC24mfm4eMEr7R&@HMaKYHNxT-N`}$9vuhE?W7pPB!a-DXaHO*p?{|k#wh>Z-)&1
zVRkD^OSn&`^1Yms1&-#O93O&y1p@d+o7r_A`vtVUB5V$bM(Xe3#gb>7otJYN!?Z$D
zc0Kn85R~raUtj*#Qx^J!f4W1M=Ns<zV%O{)litCD%TJ_9#LVmKJ9*IscyAMSmeZ6^
z$!~}ipqa!2<G?a&BFisHrB9N0U4Yl@Df9bvDO>GLzs*^tz^z@_`R<Z>>wg45*hbtD
zAR<2pn{@{t$9Ysr=o+#RX(4BX{SGPgnr9@w&wqHEx~*d)rH8N(hI?!pzw>mz+m@<1
zZ!#!x!gFwX?E@CL$ixDNbQ|5e{$0E(5P@4wDcGYx-#B$MCVejvngv!VBucq3H$H!A
z&mZHYI9DrosYA5Xj7Q!!{Tqogku#}&k;mZSu680oACZh&&AwVoYVai5r$auOVsDT-
zv2lwh%6e<qX)F0#a!R|&aX?mLvg1#*$|Zb^?NczK2?#*icg)_>wd3l`Y{Mr0E#78e
zgHO@X-Bu#^7hSXGK7}#ky89Ga<{AWs>D}#;4Z}ml3~KUUX9yRyOr6Wcmw9q#{*enk
zCV&4cz`lFof`c+L7t)m>BiK^uHl4tyoxovQU!_g$z!W0v>BOJ$HfJ)KGh-3xBgEE^
z^b3ujFiWygm2REp*gEK$gSAcG8N%v{N@sITggqQHw7rTY3yysSEN&a*^WF^Jzfs-|
ze{sq>zn_+Dx#@X?N{~BB<ly1zE>-t=Df4tQ=OcO0IAH-?@}_hLn~~K)5oZ>5S2iEd
zCAmt2%<TB<-O#ewL-Xj=g_2kJDs>(>*6ocAZ-cAXa)iPjK#Xq+!-)TW!K+NPF`y|D
z>GDZGEOnXMGGQ`-qWHB&`!tewPu3s*1fU-kZ^C*m!e|j6xm(LevM9|5q0WZ%vD{C3
zyO+6)l)6lNRoZs@qS(b@gK8#k63beL^t?AS^q?!f#k2(mLk2pwIoEL;sT;f~p6JiF
zwQAF!_e}kOr;v=Fzus@r^R5<7z@&Nmbo2kz{B{xMd{baQU+f^<>@>Li{f_YS2da<n
zj1$R>se-@1V%%J%V=Rsb#|a55xLq?H8UT0P{-R}|g-2U7`}SMn_Z7=!%c36Qk=lXp
z5yApnN(-R=7jD4Y4ch{6H#Xo&6n2-FfvNhUwHUXGX0|lvwS18m($&Q#kdD-4_EG*<
zoL@Zc+%~13Y^a1y)`ZRJt}j4Q)_c&$ODGOo;fkRD)$Z_oD~3QPOfrH4C*AQrZcK#D
z!V-+O!rZHMx#}wxxc}*EHG>nmQ6IYgg95}~kiWyQ;(*^YoiEgly67f~^>GDn6F)Xm
zjfT}}Bz51{x<96Tz0|>^biLfJIH^iwsVl+B<Xz24oPX_;4Cz6iH$Kr4hknQYZfrl1
ze7Hi)wKB#DFKA=mXUj4rPyDvN1w^~%+K6%HUNig^H`ev8wDpp#DbPscp0u5%nR&-b
zFF5x<g8qCUAQ3G=K{tq{L*164;15AA^=oc{vQfGIE(NYqbENKt%SX)?tYatJduq}8
zzhbEzbHkOnw`nf1*RKFbZ|+3~cJ0CqO6D5KMhqx;j5eGOxqu;7&MLN2VhO~A)3H=~
zh-9%)qmr{;0c)UbTd`uMO*ILcvlpwRnCL9V%an-mus^~75qxZOM*}B-BF?jTxhVp2
z#|?v4N(g&ai%BZ8FLsqYftceQpoPwXruhqA0A3|q)<t%;UaZ%}`{tYdqoIblrYNba
z9Jc!o87}XPv4{$N8q+E>(}dCxK}n{Csj|<-mM0$cmDcZ3)MqdmW$`5!@Yf{qkzL~+
zpSQbHNsNz+%H|@WE-^jjNqOAGv_I2p=ADKm4@V98Jzu3<3HfipiScTHuwm4#<Cbf(
zO}{9Yw1;-bU;@t37R862Jksg8Cb#=`$CPrYbUC7l1|J8keKjlnuE*oo>Z>v<KD0#U
zAc<P&XpLx<rRk^!8%^Uh=RN(&w#;cb3Vj5wY;g7=g}{0Wu)g(B+}SnST_Zz`KlmH$
zfash!5*MJL0>gEtB<d^OWCL=2-5rlIF9IbS&7}GkUj#lg83`v#-j29^Xi{qK0?;zT
z?zjd=4w=s@qZCv}TQc;9oo^RpJ>`hTMAZq1N@*^gXxClV`Axcw(wCo|2ZhKckrzvu
z80FWO4T66uH&!>*1;qck(TMUs_da`OTlBP;%ToR<&3LbLu-6zilAiuPW71Q@@4IFD
za56RiE$$KOn9Am_7({3~Z$r1uO|CI%_p=~2)4HeM(2Vyzzw-M>HEDy30!PU>PS2Q1
zyaq7j5#YQ56{1A-Cws|UEQ4S}g+{hNqA3|Q7h_B)esCh6`q3eGeE9b_d*he)A#!Md
z9!DUr3*VEynd=!<ksDRtI@;2#vhLk!CH&gW{rc_cM=v@==>OKmDSyO)#S!qAe~Dyv
z2{uI##rVyi9miC?E4M1_5q=7d&U^NBnCT;S<Rks2x*V93r4oT{){)nJBy?QidT_C_
zdehXjoN|W9zL5B^g{fFUwCGPETW<Q#FVRFVqBXW`UgZC72>1FCu1=x!yyFZ$poHT~
zqr1tIS0+9!;sMN%hCe)(l@JBeCgTd^#0turZ?kW_ur$N`n#|z|4<5YaRS#t8II~X@
zeUTiD2LguS@heMe7y*;iP^30Ezw3}g^a}xFgR5r0w4ra32E?D};N)8N(1sIb;Mdqt
zl2-+D`sa59xfKFET!mZe+RpuR?QA$(S-3i%5%`Zlw5jEusMwJ0`ydXEEcXHG)|**7
zvB+*(4!QbN4aGGK3>}b#`KS7O>MbU+1YT`p2@daD>XFTgk%&Q0xkGeOiK<=yyfum}
z<pV^QHQYladVi0MjP9Uis5D=yU9L_Jn@q{8mfJouPZZwXM%`~=w<)Yly5_q3X4Qy4
zErooR6V*&WzS>1<wo3lPKGlf9|N611i6H@jY{tFkM%*$>9FM^=_(F-!cl!V-tJpL<
zUji--;~fq_U%3?@98LT)C)2f-O|%rf@b#OvPBnBD=9A-r8MifYxBS^?)8v#g7&=kt
z|JG<?%)d+RYAeBTdav9pB<L-_hup{R!2J7oD|ZaE|00b2wo8$_PI4|lYEhvN7FgUL
zQsNqr#pr(i^*2In_`|rTw{-aSJ<(3#!5@6=5$1-fGP;Kl`k_~@VS^6^=;se#+%pkE
z+(n+h>GjRI*~k`tMRy@4cR73Uk2W#HUC=z~`e2R(Nhrz-{+YR4m-VPQ%H^Y=GQCN+
zL9Zd$HAOEST{db{JaA0=eWLWJq5g7jFV`~Nu|h@HI3Z_h<y6S1Ndua{fAbL9DI4}2
zpbj)Z@zmEZam}kF5uKLyxCj3cyoykn<ob=AXt1Jqh?lO%jODtvWK6#q_7`uo{9vSg
zTA}HXs<M^D2|ozz_Wt2qJRr(n9+B3SIkrrZemWL>#sJ@9x+U?yeu;mE`;M(x_Y7|%
zM5SXC+fk!RXrZH~9~vL>9h##yI{!WI4Rk9lacEx=UcWyjjxF5TN+t!(v`0n2)0u@2
z%D8|@f`?xIgm{nxu9{%BXHHf@n6bs+AV|wjpY30hOew5U{4l9#_nIz9a`~P1lYfUI
z!B_c|R%~%2zRY9bmM4Y$=3oCr<X%=78godPp$zJCwbU%J|D=%7Q&0lcd$`Z46%VlB
zw{6?<y8+*bK22{X{bI`qr2xs|@4SSec~`gEQNrQs%RWTk3g=rQ$D|iuUdZfcU-2W=
zASO!thc@`_arc{i41jo^@&*WirT<sx)9=Rv?R{pCBd^lRkx&8#?)E&Tq+1avGu{Tf
z7DI+~Xv;p|&V|+3y_t7D5O38`PC3zMfiDImk?M`kjD}$V*X3gjFcUI?V_4vYV0+7H
zd!FPq%Xxiqfur{+G#c`mgk|s@>e>Lo1Dio7N6xKymfqMsEgl{PErlTXiQGjYw%C#Z
z8qIuPy&~a7#wj^x-(*5HP%rd(TLY9L;NkT-=+%~1);^Q_!S(w^W|?EREr=Vr2H&Kj
z&=7nxPuh|9Rd6$TPFk|>+#G!F^v7f9z{S6RMMf!ON?9=YuU=>p<KYd|Qe-!;gEg4)
zuYTAHF%T~mIA)u--*}L}-cGw0Mlg3YIj4=ysabZB5<?CM;nh6ZzPJ|!u#4YLH<$y+
zt&i7gxouA~bKTalYYD#NG6#GnD=fBB;LXHL%}sUwzkgK)I0(}n-af49y!SqEeD{_d
zT#$p4L-UYhZ?$NwC{yiaYUyPLyYl2j;3V&`IQ~Q%HM{3C{3>ED*RpwIF1Ex&2rkQ<
zvfo8W7nt8M&i&s3RBxy=O8Fk^R|So8yfo}RIgAFki-BHjV4Wfa-Tg#ZUFyKCy7h6=
zLg(h&=KiHW65NfOU7)_fCeP*P9Ma2$4-Yey43}<K*NBRfxSJ7Jaq>+Dj@uE@7+fdQ
zM8^l;f&IB8fg9X9sAOm2G{MJO*dcBM(jHkm!>7C<n#BIS!>%S{*{DoQ&ut#f!Juej
zny{s31^a{Hf9p-X)WAF$EWKZn+3r-`zdUoobJ+A#w-Qe>>lmri7+bb$+5M4(op(Eg
z$3yJn{lAXV(k9%Mf1!=Z9f^*{k!>15MOkm9_7>fHE1%}|8MWQPdFR1s4q7sRO~P|9
zkL^UmsFTj@860@t2@V;y_kA>;D!l$a$@G;wc9=SnJ3+Hl^=AsmvlnlK8czyi#P$<;
zc`{<=D9zC1j3Xyk;=p>9B(`#Yrn^byVS>{kQ-%rgE}dJ79*wgx%<xURJLfT1(|6>W
z*yW#lUmnONI5l}G<`v!M<yR@y0HdCblnG`;iKI;}EOYTF+yO|SdLMC;+>{j#a*PNT
z1WLR8mec^xQijj!5~WvdYHMuMCF0pC!9=~;bDz(L0~^~Xj-47)tRL5_FeLsS;apev
z-NP;O^NZKedb0Ak#j35#T)-7DHY#MCSC%PMtyIDv^*m8m)?&|;G*dSeWzbZLCc=|o
zbb65jS1)k2W>VmX^?9I}o=thP?(^l+VY&zyXaVia!*yiGYaCG#RmO>iRZsmoo-HIZ
z5w=>8lO7JS9lHv%1#w(?8B%!p4(xWEp)=bVZdq?v@~PxSoXB(0iBkI5&yRnqv7AjJ
zGD|7F?qq9rt9f%zB_7n~Jy7OM``a>(r&cn}94-9QcE{b*@2|>esVh0Q2Z!qMdL|MP
zfryK`fM0m>-2BMbVD9INa!EwX5A*c#KP-mi)1}$(*}Ir*=}vsEIV(4)p3Y6*o%RZr
zD+1RIV;@?VsZ}g!U+CkLC*U!*iWtCdM!E+)z6+h1X3{>EkE`6>SsA1L>h8`V2tb?_
zr(ZF@--@wL!Cyf%u*gCzQ{O5(wi?zu)&vy-Vhlcui`?vW2vbg$%*I%1(j1nuafw>2
z2(Tee4insC|Bs+gb|mXf*THPC4buIr^{Kw5kgEGyM1)}Erp$GRx2>Hlfs7piVHqcO
z3aP&X+S-}C-hBt!rO0;3QRt=@w6*E@#m(=Jk%nl4Y{z_M`WIB$Vhf45w4cNHj5`15
z8O2o?8bPKuqbnl1fLuV)v7r?**1{PXI^GUl&%0u70#QLg@XPm0E{Zfdv|l0+9{x6Z
zljiCnVyY!8lym$PciTa38~XFts2>3J<?DVP_X`)<_V{fZs3Bct<94^M=Br?}s;LnJ
zJMdvbQ>sA53$0Mj*M#b7fwz1&6^g`QZ3{r!XYU5}Cl%H4EG*nJ<lrL+f5&Pus9>t1
zuz#a-B{+p@zY~_U{3IMp5#!@QGa{x<pY*ifV9Xl_d1Prgy07yj3TBuQ)K%na)G06S
z3cEjSpiN<(XDgCV8S@<m<h}%ot~im`yD+1_L#hMo8%SU<twwS;-?ZI6?Av<B%Gqp?
zBm4J67`zb$1(iVW3JkP`0HZ5mEo~NUJ_SU`m+K(TP)Og}A!+eZ2im0m^SAd7((F?F
z(Rpg2<BxA%C?>TjWT9)%fw>AlWbUl3LzHHx)PT*{q4C#CVk0k>(e_-?UF83lo~pN?
zaX%(aXQ6qeILH~%*dC|QdNGLWg#ng{Y8c9msYj6)TUB`_@w?JPe&2?Bi_EeL|Is0Z
zaVBr_Za}@Rbc*ORA0?`ob=C-?{nk%QgkNO-BVhfl9}fYcMOfVC@;I@kFvYTp)n6`-
z-v-S$?p=CW_5XVtE{NvcxMLi!tR=@rcFXG4PA%_Lh*MH-3UX}!l?WGB5mSb_?6cog
z-|qIQsCrTgg)65F^?eI80HMt$Df(ESUYUYBvvi&fVGTN3(xn3<>eT3rC>d$6l!iTK
ziHh$l(B%j#%AsXG6#*-?`sMD4B-+HHNhtNonWtO8*>&}q5=hC8f<mVN@^JD9rjm$e
z0h!Fs@zW$wa0dHvZlqSWc>8hsRMUH@g?^OVVF?Ki82=4cuf+<WlsZI6osrByFx8=?
z^XG0rwtv(&QlYV8aY-*u?XEHAf%oYmUyrWuC5?3C<Ur=Cf$M;B8>xeM?O#Rex$~G#
zcDZkPi-XK$A6Jd5wm(9th!D_*HYId>1e-=OMYBlvkua7p`eb=LsyR?-xK_sRg;%eA
z*<7)T$m8OuZrKbvp&;YLMSUI1op@P^S_vmZ>Xl-FlA|<B&ZFzUx53soWThq9^!BM1
zMM=_yh9~k#r7`8ABO^WcO$bu82ne*Enr#aLyGpeMo`qYM!R`EW6?ffxL5FSSnLAH&
ze_*F(k?(P}*OqvFT!EW+QGATN5NiL&pm&LLoo2mFUyn!9(PiAY;A?5;4az9Pp{<mf
zFp5MaXQc_?)zqhaJ||kb-`m4=;{&%@))uZ(w9Ei$-hyj0;rHX6)P>3TYD3DJRrCgz
zMGsyTrKf%l9{i28YCm1RnM-<=L9010`<$$@h{oaR<00jz;pEE9l=^Unn|!?XDj!Y?
z^UpF>Up5FY0kc~9#aVAV-_a;ll&1{%HJZNqkHcl)j_`wO+HuUXQFjmp)!R8?I;ElK
zK$cj3dA1<A+puTKdRW8RB(B{k&U-VxFyy2W?&iMrhxcdPzu5m@e6#8R$26nm|C7I-
z#~a~H+-Q<N!kS*zHsJ+932^qD+*7vrFiEnNE9~G?r>1w9V?1?}(X@E}{P0Bra>^-h
z_GAf_AA>JDv?<IbwP<PS89u$cp3bBx?LoXgx5`Ftk{p3}#vhrY$OUnw-(06iP?RAi
zH_>`#68xy>Y+w`b_P={8#(yqZ$w4W3m8$kv+|aQF&K>P$6;e?Y7|sW+ckm0O%su!4
zH@W=O`Otg3K2xO#^VQYQUJ3x9dlwZH<!Tuvm<cs{7PnSM(+V4-V#*Ag1YP<nx1>a(
zQ%pSc+^hs_um2;+#{v<B`7R~a+wshHHcs5<Y>DkEIJikaqDzXE2IxD}=At<3GcRuN
z`ebPqmfDjxMQ@gDRFd=+UC6w#iFp++_TGVy8mc7PJSHx)NIt(UNG2eV9E{}P%NQKk
zkT`p^)&oj{l0xLlA#~6fMPVR@9ckbpVIj|Xb)ed1#$nUcn7xe>+-`N3RG$XSGXIF*
zS!FHIXIOl3zZ}ysY2JbhuBvPV3-z}2nQ>;CBxH~icM@#AfBV=Mlyd_TEBI<(_|?ov
zuin_Xxp}&9XxZsu(&F$pA&>Ku>1(N&j+xH&RdQhMskAz+hp8Hw`n+59^OsF_u!P6=
zP(ln(XA7tg6mtRG;^F6^R_ZhUtyax=c0VCXe;I_X$C6HK3!<)h{&kI&cqX<F62lo}
zYPWT`5xdC(?H^wl?^3#V?3c@j<QhdM248mv+Hy<_T6Oz63l!O?GS|BVyD!rP21=FO
zqS3QgT}OgNUJ+!dB0B9F{Dc#<0_<slz*0n>PoNI%dg>SUf*osSvvV8w1Deu%eLd@p
z*Y4GEMly<0E@(adV%LtPh{bCKv}4k6eW5`q9`a?L!mycYtrU}L7F!hu0^-N=G1}{Q
z`$@AqQMJdS#g@{|l@xUbU<bN!{_!jz2wc~gsdtEsEXRRLr;7#U^Y~4km>eJV<!1cI
z3OH}IvK`ESAJ)w(+=7AkL!<3N1~;cTu*aVyg3d~d(*|9{kDs_SRfxW-D;KM2qO9Ir
zVaw^L_3l4sDuY09J19_8wp0%a8;Htjnd^ZPg23(FYb1!)M?5+$6CWg)cs<)>M4~)4
zgvxPoCtY%_^b(~anda4;si=Y%2g;z~;{!32Tne@x)fD5Axx5QtqMjgGtgO3bQW%|&
zAy$Rv72+CRcP72*$qkA>f6J+_89%EJ#Oz<VHBN6}MB;9r<5~@)yRP~QQBXpN*z|Us
zIsRF-Yo>u~odwun9dmqvtn)jRz2uyFikwD-DDbbUCCxl@=AitKK+CH{ioerq%)|&l
z=?Y4Gu(8%?=xTfI_O3XtjaRO@oG!O$XXJZQO0YSeDYho4nn!7rBXiorzw|9C`c2Ob
zfHo#2ORr^AYnhFle&<*y^d6z>Z!2|EbIawX$c#~s2cUkogt!R*g6cFZn^u~B&5TH!
z6#ARI*7_m0kda=}Ijc;=@QRpKzR@HnII(I{?^8q&=c7=wo-j!O&`LoEVZlYB2iig}
zK*Y|9GMJsXqKUH=3KMrZ^JzpP?Wxx6hlWzr)MobVwR(1lPV>*$lE!AuO+##^bbEts
z+BNUItM0~HtRgp%q-m$y&AT%J5n!$Qv1`_N`?P&Z=vc@<pWL=FA6j6&V6*pU84Mb(
zYi;{v_sT-(C{6{Nf!~~I_k=Ilzr;qzwyC;rjK|+fV`+cgPs{+2M)H9LmO2&IyNiZ{
zH~BCtt6jTpohiS4(`+=jN=Wc9Lf>C}j(<vXR7Y|gY+0>)Kg%eI1#NHZRVXjk3gnbr
z{k$^+i&ZnLxac?mb=aYWuvt&am<)Di%a%Uq4NSJCM}Xg;SR7?W>VG{nW?Zsa=+08?
z&bB5C`+T-^c{^Rx<MCLu=OE_&%cEpYSKKP)0*7FEhg4?dC*I~OQj~tw!I6;sH=$Wo
z)<3)K9MAlpWyC$_f5{P?^PZ*1Zv&e;eEZM|BkT4PsJCG<(-Xh{tNN*~+9G?9aIZZj
z>P%2a_GjO4P3D-}xzq*gO(BE_d*S%&k9e-@Y}cW`dF8Pusv&N5+nvRoaZ}zUkn`fC
zwpoBmT#vb@H(PXoq7#K}*fPzAnXLtL0_3cgvnHJtp!!jjJSi}dzAMG`6LFM*(Ej)L
zMro*ju`%pPo%^stn=aSDT|+x{vC4NNZrsL~;S$0FOaY@K>LfCM3os4O2Y86N-nJT3
z16{R~0eT0EKI+_#$1)o<Y1oba69^qnbweaJv&AN=%o}B+AY6c$-pL!+cj0P|S{nJ?
zjA&|UNt&g6p6Tm(FO7cUv+HOt<g3yLk+|Td&UQA49!8{l{0?qGkzv2a<=+)7>L`rE
zO_2ucUo<;08VE@9cseh#4^qKCs_fve;|@Ye`P3r(wu4Wf=Qj*DLnTL_x7&1I(?nl&
zb)A~R8MTbF>J#%7%cXKSLaWgTjRE`S2)?0Os9~>czPTSO&%&SXma56P^vmBXi*M5E
z=2lw%To*w2Tol*jJWvgndY?WD3`p<((tmmyerK>!i51U*0nU)SU^wbuOalA|uD?6G
zKl0qbwU0DoN}__K;kwpM6!J&=S#F~&MMike+dCjJ2+vJ9#CKyYDOlqZL>Y6e4cw1B
zA48pYS6OiJfess`Rc-cYD_zz#v&JbrN2QH(3fSyT)9;V2^-F?tv;RaFckAh2Pxgw6
z{Izl+){{^0C-m7sO7r|W9B%|yo(k5BqVP8S^hisS>31<je`ihJ=B1kEFeS@dT4USA
zEzQ&yJOI-tIW6J?n}jyMUZnHPk6o>*>`lPElh>9Sn2=dEf4US(q*wP@+2dK%U1GmD
ziB~Cck@oDRCIJqFzS4s0kNOj4kFq@9*~ypwYz$w1nn+8nxe^OWdrHrwzSH$lS@Z>g
zLw!L|F+16%bk_!8kGPW*l6T{~rciOxbWwU!7AAn_$JJAO!i!!hML?KmgBbux9vm--
zor_2RIXowIcii6T*|3=OV8=916#!N3c5)WQbIWak6$g)EcKVH#iPWucS(F>)@4OIi
z_qB6hn`og0uIZ&a%k-=#!_L+urv20N;%f(Uw=Dw6*Pq4qOqLx4?V`$5B8e=u#wHTn
zsh8iT)~8Jf*bcIlAo;LKxu{m@_!W!A-e)K4X4$;T(w&+chTop1blvp{+6FHDeH9fT
zCVPL^o*x<ZI_c#0*S#0@wDSa<sV`>RGgsI)=3?<+d8sn+;*MUP#tf2u4e@&<FhExK
zX0v6o&PMmAo7v>j(&9i(pS!!~p+j?1NRj!7w|Y<L4d(kr#iw&C=v`dgFlsb2^XkE`
z5(~A0UR1hNR(4WKsjf?qBD}EEeRIWPwbxS!(a?VwNOzaFXRYP&Am&?Nhz=jRQlD(b
zuUJs>ZQWJIC2Ul-+AAW5rb@`c@7M`(TyU_}Y`Ks{{s;XK@Yd!+p7g6^@wf4*P-O|W
zif8`LHx0vp;TvY3ZrN~YC|Jb#b^P|6qJXPxX4*Q|-a+C#qxbfkr-L{Ds=hOK<}3--
zEg{RFrtFy)0?Wgm)DC0+;^dvm!TMdnSxJcFyWj$dK#8*vI1!;BygF`@`tNm=bO}YV
z#p0U6Y=yT(Wtsn@-|2>fg7@l}%PjF;H%0z2oHt*g@0tEW0NCE|;O@>_wpqVJ?G<#8
z1Va@H^M>|xIFLD|h-!6tK~-ThRoy+ZBU6i&O_o8i3jp%8JBxhMU)N7qYiLTWJQs-$
zR!l)v=-=OcvTw%9;m&_?JD|fG${>Ctrah%`A+qFGCCS#f=e1-z%*=Ge1ulXD$E7cG
zt76YqgH0*QP5q&3j>94QwD6wIs_fwJ#yUBlga>plhMosy=z*tuC;e?C<fP?(vsX?{
zaOUPUO<4bHPXHFyppRh>@XYxeS&4@bl~qc_)R~aBj*ysM_=atg2&KeNOO-3gT;reO
z5up$&n?BDMq=G->4w>r3JrfqklWy<zVvjpP#EN{YI30tU+xb6-M}E4(Y*hO#e&(rK
z;>i@%wch@ITnS2P{88$}BQYI!p$h*Ic!;n73?Wc$WJZ1hyaX{JA)p^Am8RiX&6OAM
zdqTMKAi+yBnM}$|(fWxyq?<`<WPa2xY;=_n_d5s!?|{-DBRQSpF>=cFHfj)dBs*3R
z$xZ2E7ET(Xj%b>2Xw;$Sj7+Hl8SzgHFlr<cKCl>r#t&n~d5vJ;aZ<gu;(_e#jH5Jn
z8zCkeM7`S9FB@hPhM5Y(up@TkpwL3wy)Bo&RRQ1K*G?6efZ!+s!?{Luh!j_fgaq27
zhAUX?4Sv;5i<A7A6(11i&h@7_B<2t+u8pxA8=7oUABynpZ{D!)ZfA1Dwttpq!4d+k
z%il8)wv9wd1^rh@s=lTY(kK(ewP_~GpZ<M|%RBRjOQRl#?7Uwy?>3Jw=A)yd&OJXt
z>HHr_8q0FSG0DAIw6li}CG$m+|5&M!4~X6U=ASl!Ipi{B-p7yUs_(Akq(Yyy+vyWS
z)NmE+LY_UlSOE=P9^KZdv(^u5xDtJC;xjjk^$48^?MZ~`)Ir0wy~C3w>%n*OB5oYL
zRD$2XC(DeUzUK7Ga6yCW`X&?2`!a}OYQ;3XzqF9fgF{zEa|I<7!X0y0J)ya<sLI`6
z#^sykeWu>7e4IH{^(zu^*x_*xJ(3eRIl{OxJK+eo<If;Ud9F&FlHu*#ocLFS?nCEA
zA(5UYOSJ=!i~Z1|Jx1#~m*6vR9Zz4oDeZ7I{)Ah`{5s*LjqzwUrnG*x$9@8EHi&<G
zmuylly8X`XqhhdUmy{wgqUC$X;#|~W@671v)=bqQzNK=pC<`w1AHkJq(NALg>MDPI
z;@dy%#BFYvq5a;g@t6jEGO(2%rm>>*ui4_xXAud{138ABynAhRvH@j51+FRmj}mW|
z#>Ew%nj<ukGa(<eSUazIxJK6Mb`DU22a|32cNM8*GLo$8!K5#pg!MT$b5i>iF2|sj
zsLEr}E=&pC^KQFm8Z?4K;^kbC39gF?&tf7nocv||dE6#lU`#7Ti%RmNbvfixv2I(q
zmM0a_uq@fy^ja#vr3$5rQGSCa!41-rX+vG-NhB<vVqpXQFA_qsejJ@o5+;BP(FCG^
z>$DiB_=YuluvVLfXPN8VC|4h1LzlOBr7iR7s5msF%zBjN+QzbeMfi-1L`e^bThZoY
zfMNf$BI|BbmefTU)r62A81C_sj;`v#b{_iGn=-as`P7!4X3dmL@jJ#3ch_6p90&AF
znpdSb0z3OC^xBeE&(*i_{mj+$t=g6vBatd7FZqTKhinIY26>?g8@|ikVg+Q9+<rMW
zfiY#WeuX5nRSGoPb&0>0jT-z+ZN?60H8Qup#-hDy%4kbfDfGlDWK)XO`J^5iq(RC(
zCW9N6CYP8gk|nsOD)T&49Qv)vKYx6&oJ00@Bgc2{ME~}oemQ6@tWSwyaizp9e2tuO
zMQ9}4mmgw{dGa)Q@Minu<(nsD9jM^BEebsK`0c~{*Xno<Tqhb%f+O9Kia!Ls!S3{s
z1~okRuAZfWsg6dqKLLS#yIaDd9d5n|R~9wbPcdHI0#uta;hp>u<5&`+Q^20OUIuFP
zM{B_L*l5q)Mr9HVhwo+6MS74Gb88g_k+l%Eb@3Hi6j*Sw8WlN8>Be<o7OI~_N+%1I
z*}`XcGB>=yBPySH==r8{`NyK$;F75ZzH#1xQ^phiCwLGQ=Hi`tf?^eO_oMjE37>T4
zW&SC@j1V4YyxC?(_EGW-Tdd_;*Ajf8`@$c%!3!?l%M+PWB%6nJE9;{ixW|<4tFFs&
z&Q^szllU2$uxE&CbJ-sB%vt4Hw9$%89(BEWkGoR^k(_RKfzs}=-SHHEj{|5s4*~uZ
z{W4g6BCWGYQT}$N$(>e?kcvBB5%C~Kg5r?mL*1~)pME*orxe>eC^|efkHzF!G8J2#
z5+y#+o4j~a*@+??)M-m+aPPsc1h0gfKt9oaEr>+3-kHqP`AbI5Ks`wT?QJLw*vT2)
z$~d>Q$2`TD^?1@*fqfpSs}?&0-g?XM`2k#G_R+Oo-q6tYraIy4*(-;-fssy*$d`m?
zWJ^85Ort)Rs602*g!0hf33znxTtNR!qB{0PoOe#m>}FT1;;TY|3UeH!;u9`{e}oU6
zX`$T$J0}k^gn#aCz=+@E*s>aCpw6>|KWNwa;@mlb4Ph$<#me(G&B%qfo9kZ(6u<<5
zgDl{sj?Tm5E2qZ~1ShFqBYTHm5OTd_(Z3gx*Sy^x3HTN<=ALY@WWbDscf=m|R*7|r
zxf&>=72LX6xphMAUr%j^CWboL`xdWqO}(O*Tl${PMHu<ri{L*35L+El-=im{H)&z4
z__tU9G$hUS=R5@Z0^+?PH>@jZqt0~Wav&}S_2vzin)ZJtRNSIYJ*qJB$-tsMdE6-r
z<^9zuZpfE-+b4>hKDgP{+*(a`B17|+avu%HF@WRQGP8B_{AG~=k>q>lYmKz{;QA*Q
zFxS{&5WI`&8w`EEpMUosbAN9MVM|^WojeBJk}ehRHvT)c$kih?=a}aBB3Wjy2)h=t
zeU-K-|0#pBHWl^0-qbLq(tw-6*zEqbe^>{Iw%tMhGvm(T!+ZoNxy`B41<C%W;gcs+
z;wBRR1s87-uO*6v-T#l^EBvALv44V~@XuF?CiHjq+Ns2SOM!ns1R|X&+tVoKYAOq`
zhi7#un-L+&3yxrp-*t|wKSLZ9A-bF&euDeXIRtDCuKjMiFkxfJyYaR+1yE0DOdim>
zP^@Rifl!;sC*N(bL~-y#r?{Zwr&H%_F|>{CPLqaU4+&jcX#J9v&i~=-tpA$+-v5t@
zf{03oOr^V}K}A|XKsqMv=w`rR(hW)~F{E=$Vl+%zTB*tCAs{6i2n-m!zR&k>pP#-z
zJpX|0cFuLqxvt0K{*dnQb~-p1o`vt`rGt*F=6kgtjPt)OPF-0@V@|3v7aa4Jn_)1)
zH1<xV^-iB5Wd+;P@(Qo#W@@}!1ZWQ%E%MNshCVARpPWxyZ%Ne>nRmwJ(ntO{`U7DH
z<rbwXuCz6J?l|_kjMf}2m(b30R^ZpkUvmACkNq}*Q!u-zQs#2~xh+o_NrqRDUg+dD
z*G=PR8!fHP{>V%%E-fS`-jFF<a)OSu2};ll=bWCe-8k933=<=pk+xPQVlhpkJ<D;I
zv{<rfiK|6(cPjOe?<(k?OR#ogsD_2-gCSR8L<+7^ylT7Dz4TsBywrxC?_oKaF4mZ!
z60ZW8hz;Y=$6?k?qYG5q>e~tB?-fmpGzy`v17Cmjud4xtyq`GGd84kSSxwVTq=xNW
zoeL`bm*!`R%!SZJ5!_Q(rw<`R!kjaZrAhaLs$s@hDbzivk$OiRsg*FL#e}uU%G<gq
zWGKPb@lCVdwg{4vlcvWiqLuwS9LN~Cd|TN9;Wc2xHEtq8tm+vAXL^2=_WpX+z*(78
zfHuYxCVQRe`G2Nu=7koO5Ajv<l+rB?d&49@5tQ$?m*4p~HQLHQ)n{Cduxk+7X4ZDe
zAnfmmq25;u)YV)4G~7&t{8`@oA8`)=!C(N-4&YjDI7tA2iH02{4I=M1AamEBmJP~e
zNc2E@RxXj?ui9Eujk19h0_i%$+@^d@^F3>g2cb;|oR^96na_#vy;%B>VG}BK<8@4N
z|B!(iGh}<>i8%p4Ol~({KJvWvjx{zJ#_L;7;&ELxk(FlggekF?v9<gyjK_aoq?fXF
zfaBn}=3}F2KNTw29TIVkUoqrq_9_kas!EIsM1`89*Q-WkAS=@mXue?qYd%X`!U1tl
zQLa|a1E#~6;K9}LGi=J68T@Dr{0V4;7@?vN*GUjU^RY7c3i(+gUN3PiKV(h6FQ@~4
zWoi$p2n4uHSP;}vA^znSkWY0}yM>UnB|$bX*6A1aE%rX#PG>0E!@O)3)5xzZ!HNBb
zS+3DY!x)ZV!D&5?pL@Kj4f$U%CwNz~8AJ5x)C|)a?MFbg$@OmY*ITMVDZXYdjrAS6
z0{+#_7W70}a^<06DKDU6UBB(y{q*Zm&}r@N`h}-${=u`~SE1b_54<!CwvxO_rrbmz
z=K(~kNR6Lhb4jX%tRnCJM`7&fqY@<Dcz5=P=!;h;%CD%d3`r0V-*R**EQ&4Zyv;#I
zZi|)YOMmDHN7*IXX>I6wZk!UoBv0y#{}3549WuF25*_f2#=!@dZ*6s5(Wn1qLt@<=
zkT)qO3NXxab#%^jh?iM)mGj2z?eB_w-nE<l>yF%8Kje*5D?1&zW%4?a>>TsW*Xc)=
za>|pKYdeUk`v$AqEj5Z&O*tO?D(|v|L?&|s^sQBpb<9}y(weR^jwXd|59VO)PN}6Q
zQg$^L8`uUPLj(eE`tH<8AD52*bdfDR!3?c;r(Mk+5WNjOd`9q0DQTI)&q$%Dp5t|2
zj2{mgUyilt^Sp}*ul$y{QK-?@(5@nGgrGLNs0b4>*QtSqtey;{Qo$VS+EcqtM2Rw5
z1cuVg@?Ipo4}PC4y?VbCJb0tS1~glHL?da|(T@HadJ>@TxM3|YC>7LuQFcjHFn9Py
zOZhgG$%Lp8dCAqkD(pGHLDN7Cj4tg64fz(v-Pl!!-E$`gt|<wek*xp3go+s0(j2uc
z-v7M10{RS88AH-g<pSx%h9r6}37vZWqr<b3bZvljKUPs64~mix2nT{uc)xK-6D}KU
zYc#w|$lCVKp7@87I+sIOTg{Hyj+ohv$D8^Jv@>3QEqZ!%g?H-dy$=TLAgU~;G%pa0
z9#W54{nspf`d%OV&jhVj%C!vf38ZKhq}lCwTUl$`32aE9!ei)Y4a=wyPilx-+BMs6
zdgZ;|xC|h9wGmI;`3JN;5KStE{;42<A*^2ko%jZ4g89I7%eLXyy12>4gxEgtEg*yM
zhoWUEyr(Wvn?rn(O$)HP*ju}ZSwhpFPs0=f>?7pL(zbCYUeW9a$`q4iHWc)51=N>Y
zfKvqwmduW+##l6n8fp(rj2^*wk-)Hr7N%Ax)g?BGta00K?9^>kxwp90bmq7kb1AH0
zknB+J*wh{Z&;AFB13&DNg)$v~Bo&;i!=AK|LXjk$V+iT<ivAU-Y7gr~jN)@o$70go
zo6SUzny<g06V^nYVmyt@N$;6)heT6;>7U~!1Z&zbZgt<G!)d4MLD&HJW)}<04Nats
zg7FhYb!T7?;VVcx5O5{UHEtm^wVkD)cs@gHrT9@+-IdE*2J<C3(OsqG74_#%h~vre
zIkC(8cu{tH5~sqDL>}cdpfd9qKro3Rvw%T!&&a*0WK;DTdwzA1jAE9y2T@iTX<AGF
zQB)I5Y2LP=ghq)ZlKtvMx=AUlD@)ldhha4~v21IglSNy=-6W}$!CZF^#d+jBm@PR6
z1@)g0G>@AZyO^;akMhkpd!^*9r|YzldHh-o)|Pb?#Cg)AiwYGNFguACZ<AT_t}Ugm
zsyA>YmC}`U{TNfT2wrw+n=J%1dKHU_5rG=+LRg8C*MphSs#Wd_&o7GrKBE4-=^8w7
zAM<WM7Q>)?1@`RX3;FS?XB>k6X9wrne-u~ERg1TB)U!ESt0C9AS@*Ef?qO5@JXr)K
z^xk->;I=nzzVE<7QRe<aGx791beQX+g6texYG!UeKf-{V!9>+Wk4+<P#Hi=U!k8)*
zPnei|Tv+M7xg^n(=Hra-(sZb0IJ8fRYYCsM*bh4D{RyA))Zm^LZNCltD!Yx6MVuM2
zm>}Th9I)BaBA+EFR-8IotU(uB9Fr;F$30eRQJ=JEOh4(Fz1WV0s~&?cZv#4m8}|wF
zFcYF<!5|Q#5dURxweu-fRhg>2Bg?mDB6#-r=c1Xu!s&;J2#1^>w+#l&xt4B(bwX*6
zccw16FQ+k$<vmJlJwQ}_Pr-XQ6|%##+{MN(5OBmZEOs<cx{5-p>iSESK2QBdH%*o_
zr}%w}$<q3KJ@yp1=SJ|jP!%*e=BE^Yf#j3~F0ssdc+?zqGU-eU8Siq&^|H^NW##)T
z+E|@@w6W~WoJooZ(S#j(-~E$%1dxINAe7A=;%3|>pEUVwGrq%iRVVe9>%Q-50mYvW
zE;zLrVyEX`5R7|O>FSA1dumWa!oF4ev|~!&#b>j}(j(z1L8fBePRwVQ%OZWaV!irI
zh*8uc|DwoYqCrZsa2Qi9Y3?_ncddSxf%)gaYAZzJMB;U{_J>jvMPv!kto8H{^hhGv
z<MjstNX9oX6)y=@341}33#@@|t^l(TE(qwh=*pyDC%h-CjwESD)Q=MBkZ@=TH61j`
z3B9P1=Z!1GL}-dU0Aw^qjadt3BiBx4`cb%c{LMnom1OE3x-FY4fS~;&iWG?VjPaB@
z7dGzz5g+v8X?svq3!1plVJZ2T9H|LL7uLa8-p_YfQ}RR0Y$B{#3{~c3jvd<wrm>2T
zS7}7?c^1cso-6RgV5VNtyD;<jPxA?zy^|!k79qKRBNeYt^$T$QnE?VUBQ@gD#^(}^
zHJyojmXNm4`Ndw>4fByu&?a~wRAUfM4>J!W`sxF<MG|T`XptR_eU^68ql#~;IZKD?
z^qqOe389VXmsqD86)yBuTL_u`9fuc1nrwOr8^SNw^x`bTE>vY#sA#V#>N#gjRWl`2
z8_Xp33`f?-(9(iwczF%;-cDZ>TWxzq|IJM&Thv}lc4l|rd+W>p0{o^}e{N*we(h<o
z5tB{UW3Ea)!_+5b1)@TwAqw2*pp{g5nD$rfB_ElElwJ!#NOb({0-+K+<ko}*)tU(Z
zvfD%|vVmlj{OT<e_@CEHW;R0lca9TTtt>~+e@KO-9?SsyK=udf2ynls-1v9P=6ZW>
zPfliMUAsLy1stONvUWwz?Ar?;`ihl*sKxzXiT$7l(*IE~z|7!r%MUI=Fl!=^Bgoc|
z)B%dX9dl?J!?aY0>s3D_+e_CGVYU|yle<iBEEB7(6;#y`u7zG6f3;}};tL3dw`wT|
zQQ-#P-&|Ww*0LA-t8m{_M14T`BxNPgPdNRXBJFqC*{+*ik7vH&y;`b_86Qs2MS5-@
zxp0GAWuKR<%-j5PL$_=3AkQf&FFcq{by!sCVlsG*RcRAvJ6SE{z4NAA0!(38kJ&``
z>VnTq1r3{twg?7yaPN({N2eCqBhglo?cZ14I^=oLj{P#lfeBiRD(9d}sw)JnzOIq}
zbm`Zr%O@5K3tQvP4X&vq(<M%G+Z4Mv?t>J22z`*#%eT=Pf->teec+g7W)v(Guh7Zc
zt1O!RD%S*IY5tf=#W}<&JtitB;VHe`Ev858_6%nRfHEF}M$pb@ueu{~R+iSd=R}6u
zz1jzw<>v0>8~B@I6YSyEW|;4PzTMN}x_TRx*ektP(FsfqvvB68|50RJ2p=8QR=(*d
znleCVTeD#;LBC?-F*9BGE1PvI2hTYR+3CJbSZyj^s=~XqC_oJp@fmCHu!@Rr5DC4;
zalh%(G+u})1>-SqJ6^_1`MeL;<nHGEnE94s=i}iAFHJn=F=nMWYs8ztY5o46=RK%{
zJ=eXPNRDTZ*dx@%KMqJ};=7uKPpTRh=aXNeu}kIL8+)P3!TyR?erdfEFIz+N+PiF^
zG9DL!OS_kj+^h@fnr_H6=#Sgas7hZ`3hb&TWjYRViOdLDbbTXPufn5)3%d7#vC}|v
z7t2@TQg(^HOr&2kQ3Q1pQ{$rLUy2)~J?3uu>|3G~hwhv~-)s-n8{YcsSMgR{>VbRi
z+Ppr!mT0`^zjSALX2f5amIy`!c9+;t!6e99JioTjd0NxnWyQBMvz0aWpm<)xYcs<<
zx~87z_Rxn2?I#tFB~+8{r?v86_{RvwuG4QW>x`%c{MQV|5r;_v)>FYKpCYUJo!UX%
zdP~JBzU<FbAHU)6*9ASTMM!S<H$_J&?PqNA@h!LAg)FV2Ar?{})eoLoJ))ZDdb;}N
zJ?-cM#a;cv%ZcPKs6Jtl{ec|iNc_VmOEaD#Ql5;itl6=R?Z{_i!X5W$R5kcRS>B`3
z!$T|r=UmA@KYn&iNZfO8V@$Er&lWM93H&JQ$;ThVE8yVWZcFi-uV+tz&$92scHIER
zh3X{BWI(4g5%O+w{HteMI_38mo{z6aRX=6keI4CvpU@K$d^bt(O{qY<1_H$D34w4s
zp_b+wESNLZ8(rmJSA6-qDh+K}elxkKoL>u9`;X%5H297XW~BykzlEe@Ut|dd8<YG_
znrFj6nDjS4k%~qYFsX>m{vQyFycJ!4cc!=!4Aox=FN1G#1{blUV1Du2KA^wJB#MTR
zwWN!%eAiQP;H0y?9ATyH-cP|?4dcQjxGRED&?W5PF~4__7JV1<RLvuTUTH99j!Cd9
zWG=_gY`rs0^Jk{{jS~G9>`~$>+E}PRf61I-?(^sOZ@<7Ixt>s5p$a#x9MGEBI#t(6
z9IA(P#Yhz8)zNeC<ej#bY_)3V_)9~yhSS}B6~KY5MCRSe80XLSn=z5GGux`P#+F&i
zKMj+0o|}i%MQd(P2DUZq{5$y;bUhaTAbNhCgc$Pa^}ze-F!9RXct8HbC-~mo8==%-
z1@g^j+@ypt{?H|!ubx7C7r$6<yr&Y6@KJVaGTTgZ{o~~$2^K?*8E%#Dx%?rQbDwcE
zYwo~(SWiwkFI1Gz6V>RAD2fvJ{_l5fLv)_jC{*+~j5swg&v8H_smoE56VqIVd)2l2
zCC4fie~o<ub8A3MoP2npe~6l=ov$*{e~(LY(GyX8{^jL2b_d}zy(>p-g+?i#yZ6BH
z-@?N$+5ep=U0Lz*P8}q(T$GtdTj{6BJ-uq^fw1iUMeE4;4{U`rY@9X?<jUPYP$Jh^
zM27zUkK!iw=zy+E{v!#ry4U_8<ox)^i=$knz%Ar(O2y*JS|07r)WR81-m%YruPH{R
zUxprDhQRa6i>^Ivz+&XcK@;VxnwpzfN{k+Y9Pn>T-FHe!!+Tdh47!F1zI8JG{2TkV
z!B(#SC<I(L$k|mtfmp1aw+|8CyDBIQnzC@vW;*ivX3NUq(e@QUH(xQKxLGTo6gbE-
zuBk{=)&7g~pFKNn9$x-L^T_X!eXT4<S1byohl#acL4io^s~ad!BvjR^V-ofFqjhnN
z$+_@%lMxMn7t0|8?={!z$HRnM<E|eDIe);zAHqS}w6)%;ml%v5To1kdyY;VkZ)*&j
z^!Elu593cO+XGEZEa81Ky{5$`G}3%PBsaRMLAPbdT1yH?U(6z?#Z#bO8&(E6lL^PT
zPh6wXTN@&v`cc%X4>K<o8|~CSTC*TaT4DuGa*XGNl5c-UOsXLmyeOPW*g<gp$pHAu
z!mDg$`i|Luq+fAI`m{HvS2AT_$Ybc>yuEv*ujt$YFXyO7*~D(?8o+1)f|W8N0#bE}
z(%VoY<J5p(8;NEg-FI_d<$vj}V&jiQe5^^hb@%8Tiv}c=&)HMNd=vn$n?=VHLSV0F
z*-6YqBB=<9U?-Z!)){<<=El{_8pIyYXueJ&$dx%}kBb+^_2I>KPSAE+<3^FbK0Z@J
zD2rMulu+oIk#3I!rX4*Q+%7uPDFT<w&bizEcHQ%zwM{p6oj<T_X<q)TVvKoV(($9n
zi6)m@{}$Dq-^A*5<)|icnPdY!2ALu*w?4$TYahR(w(LULwDOzv%jUGT&L=ItZSppc
zv8cpLvy$Md$&ozi<<(ckMjSnEkzc-DBO+bGMp!u(t84_YP!HE~BhHfQ7XK6bIIj&0
z|F3YDYSBf7Bi!<tAv|^guGGa$5+)k;pWN>*gfjIR#hYF6^)8<%x8UQty0LNLju((m
zXOnwGam^R(4->!0P*fts>a>wi#F5wat*O0F2aQu-H1`kWL!_>=`T9({UH<HVbhIFa
zBWi^Gh?S;q%P@NQ80MH?MViwTSE~dnINnoGGMplT%hFBa?s1!QRM^8`<KNpF(@Bx$
z$;_2mxS_Gy&-Cv@{~)$dJbrejW9aC!FPuvgVevNiLg``3cv_|gvbtoS2<K{zw0xdY
z^!S!RVMfOZoe6?XDB}PpQOT}doLH^h*ojo{%;ax1%8XBuXc8%T*Dv6m4jX&A%xfG1
z2}O4uW8f)WPs4t8Nt3#(tp-H?HtJLMO4g>YjtIua+;?l$ES<KIh&kBS9D?YCZRunr
zGcY_m{r#1aJsolS`(r^E>5l?|f0+8-$4V!m`v&S-PVQeQB(!+H4Cp~OFqQxoV~*+N
z55HuYL6rxM-_hU)+xPoJ%l~8(<Awh5aT##8BIXY2w_im&WDJ*Bh~FPbe4<dW0=nCw
zNQ7@i<JIM6#_D8oRXQvP=ToG`!SI0)gGE;9i)iL9ZAj@Z;S;-}?dTU=f<Z=hsCI^z
z-)xp8A9B43MLupnMU7g6R-5}o@AWjxgCZ4mD(3I8h`9etoO0WVc%BjvZTCTJpY7{_
z+~&2ax{HEKscpksdtDEq9~vayJ2j=ucxg?H`Aa>z!@l_=#PlDxr=u%`wb%Xn>z7pw
zb_r4`(iCrRyfii#WT*Pdpg}=9jQKHIeQf0=&1&YHOG@rDYa=Gv@W{Suz7bO__vd$|
zwz0FJc;{qBdM48UXVB!BV<SZULX@{D2RHE-GtrFS4~N^PCM-Q^iSVQca7h}vPGE(x
zPvC8JrEm4zjm**P5ii>Hwr`z&NQ(T&)CUZsZ-fnmU5V{gp%qTs1njhr{VwOb?oU*3
zmr&JBR4slG`=G&p@b8@KO|xrO;N!F<HPqx?3f}kf1wELna2Gi10u;NJn*4XkDQn`{
zG`OeDE#ySwMpwj`vsc|=&qPJyPI352Ev<o#Myd@f$?=~sp(qF&bL#Gb;PMU-CTtk=
z2aP!<kNLD2^R=}iL`6LAl|~@%D9x~DY@KV$wHyDak+x{TA>Y8;BR0G&WhO6<tc5qA
z0Z61v*Q03<bg1v^_UR*qxst5ygX2I%P)VRjUwgw_M!OfaGgd2n4EZ0#!%y#0>g(nE
zYBjPuY*Ido2njy$oyxJYXO;yOlve_02MW9vCc~CE>J8xW$+|EnNd^=DI_5lG^I3qt
zttF>ds*UF6A2;;)Yv|q-!p~Kcrsb9u4~rVK{dS#w6NQ5J=KYYkO^H!1o~qp64K_R(
zhYnsl*hC#X{B!N$;brJht+lDmqVP{RIQvuB+-0u?>NxdVsKC$ppr8H|_qNCfFS?3(
zN~)kBf9V?(e%F{$b#2&gFhT#b`6V4ROCrn+7Fa0|`QzpfvI74gnM$3vNlVEW9E`nq
z7Ro4oBq>_F97W2h_sN4Q2=pvAEsIbk^gOrTA^c4Fk0LWQyPvC$!Ehchk_PLKv>2!{
zTu}G|;RnzDzi{j8Yw2o_S(r<O3yR6_$+n~b^A64$Sa%$$nAm%roqwK~Jy=D*{`^YV
z7BhP}3k4m(G#SJH>7e}|QIhC(Z0Mp@2$LdOADXF&HK%PAO>XuHN~+2CjSlWJJIoLL
za@|J7CQL!?`znQ~*#iJKva)=x1S*RkG$6`OEB9VeHoum>I5NNJ#oZPCUNFJ%{Z!Zh
zs4>H!Fvk)Vbt!K4<n?-~cc~u9ILT9%%53*WM1*%r*Q~Kc=^YVPG|!BM8B{N~X)@{w
ze&%nEu62Mcae8YOX_z##^`=tZ*VKiWfpgh$XFF7hP+^A__XDZ|RsS`?3qGOj`{r9U
zO~J3*Vr2hSLxqJ4$3_G7XtS?7g{Bz%=92OjjAl7=+}-|<!f~2OZz@M(vT^DitFJ^u
zUZY_@cU7y<Gw~bLb?>bR;wPd#sCnvda2kx0Sr_%rB^yz_8m|L9Th>e<cDX%UtL0z@
z3rN$M!wF5rmi#Qn-?w<gnG5M|%M+*N=P-TS5PiDkv*drYzTU9-%7G_{%WF5FJtpl{
zLzbh@DR-L0!>@D<rwhcn7zK%e5w;jFm*PBeiOkYC-@uF<lZK>52zQu!D(bA3mL|MA
z)TTby%OL-HZAAswm)5qjwBV+Hr^>b4TSe~-aqm1me&5I%p6|5~&oUd|ZTi(X=Wyl8
zjl(9@g1ov9H<`0@;PD>o4dC7EsTIR)!H|&Bvd`}Bx4F4GS~_)JULB(r4>HpNWhI$E
zoDRprBuVk!gj{@ctYW|{E`Pl%T5`<Sz1ZcpE!^KV&|ZqpvNwdwNVwAWu{U2dPB`Wz
z^^<B*HRAG`Ak34LUIA^I6xM%^X1yC;*zH`gSXKvfmjcmjA=omdbps4&mQc!Ha^T0A
zGt<XE+n1LY+xaAQ1P{;MTt@kSn!%63PF0FVh^o@bH`AU0%SGreb;Jl2!Ki9y{{9|4
z=L@l)-MB-axd82xDVxpCFyI716_IiYJH52-^pzDbU6O5}^v>u{t4}p#=i)Js9gk|>
z9J8q8<{%LaESo9;Zv7tx<ThE&7Qf6ven+58^!Nv&BT*lJBy0ju#A-G^+v&Z1G*C*R
z!E?33qW(Ir)qH&dWlw_|&v*RIY5KH;KHgd;OdJbGS%m!ny5%#U9)xj1S)7`UZ)BNu
zfJ^v<-Y`dkK3!}5?N6n3-WPTn_5(pdWGn_!<zo90OvJ82U<3|ks*wgWS-ksT{oJ`4
zX9-nNZ=BkHusu!PGmDGz(YW{Z-S5n(AB~07{1+iOW7N0IKWchtAeZqLkm;$7wEOp3
zd#nWrQVOtWcE^YzcmELmT(q@wk_dl|tvfTG5bAWtkF{jVkgi2D1<d3(q#fcRew0I8
zh2`>*4Ya}dM~A}d%E!eWR(RYV(ypV4=$5tRSOYnujA4A`2H}a=eAbk+r2dOL9}a~J
z9#t>jfck!GvuVc*OGhlUGMR3KKL1?enw%6t4Y}^xY9$COxjwRYg9@|D)L$@n@@<J`
zvg=9e+{x-@iXZCgyWqPYaLBH5PrR1<mwUfRIj8%FNG)$AbjQ=f!j_=Y^#%Eg<Z!@a
zAwl5A_K8NF*(5p!x<kASHdT4p3!eP`-fbdn`Zz;uktcxRbwK4X86Q<iIHCQ4qNHkE
zO*ZBq(f;810Oyk!Xf?DbQ*7xG0(Di~k*j9mpR7~_ahp}E!&;zf2k2t&U<Eg<(P%j-
zn=lQTLPhV{&7f`9)gJK8+N0|sKQVBwhR*Cy$A2}=kbQMyUY{~cfi+-xp$trS*<h}#
zsnjsuNE;$gSyofnJx|b1PGeoS^zT_5d~UZi=%vZ=!Ge_@UN9==)*Y-w6X#3!Z>9$Y
zOuKvd)Ef}fwu$*YY3QnE8DjG1Lr>0di<fB*Nim1^R+JxZ-brjyr|=v+ss@@iDsC_Z
z!bpWL{TZfDGj}ZY?qn%Cl2bB!p_S@C3Xwr4_upTyHVzrfe72o=v#vE$R_;7}YE>B0
zX&BI%bKq=aKgP~r{yOKliq6Z&YUHyzq0Po!!SW5#U4KRt5b`mS8Hm}(0!013#iwvq
zsD7{f1$y&W@?eZ#ZYs0cA~d8woAv2jhj_JXuw#NQPkC|sMe6Gr<lo25Z?nC6ed;ax
zN#)frEn*(vTogJ6H=+ji@1T+%ScCh5WqS1^<*&1{*F$kEQah{4>1CvzO-*$BG`<nC
zkEZ6kobZ%|WE({U+Je8@JSO=fx0k=h_R&(hTt37;B2ts8@yLsmSl1GOUytrtggFyE
zs!Mh5=G(h_hX~0WGclgL9{rl}^yL1ixxHJ#FpcEOO(YW9=<+~|*u1*?)Fh0<xV7!#
zlVS+o@-Xnrg7s(?tMN%phi6IgyZX>-*x~Y=xyu+A<QVdW9rcHqJdxtlp(jb%Es#;)
zV()s;Q`KYlB)yWcK$!<JRH~P5q+?Q>(^Zf!L`k*bCkCw*I{rAu8&w!&2(1!bIqAgR
zgH;_?LYo@hr6#N{5*`ylDaw4%Cn27|s|fVJvO$(0p}E^gGS&o*NGS{@)VbeBEvRr|
zh$p*>G`#sbhPS?bT6og>34n0ejTiOs@SC?6LO!}o`z!PfA<G0KrAu%{XGm21W}^7|
z8hS^9+Wm%?H#ibg$MX>YdSdSR>(f}1G}dI|RaTWqT?oN8Vrrc79a4KQE0xkxS+<0W
z#7Jm`OLnkudBzma;`4nj!w*^^0aa74RK5(^k0PHGRr>Y@cFR#X+)q0C{^;L;;KYDa
zp82Qod_Cb~R|ahn*)UDpFQvB+hD!=&@`~njNac{Dz=eMYFk0HT#%5mFMl;AkNT3Py
za~HJMjIZN`VSQvkQs{Jk<B!8JRsD<_Z%rMEm)D}~n@2e}s5HmBzgZpcMD~Yi!C)j6
z+5}}8Kmc<iwU5S9pI8tD1U<rml87ZsGWF3oo0Gua<+>Hmme^-Hc*`Lt2uh-U3=Bfw
z%!KXY$oT`LKk6z6HcfIREYYY>9jEScXR4xxtLg@B3m*uqFxt<=ZR;DQxvrz)mK)fY
zxQRBHHT|0~V<NVvQ)7VDqo5Ru$M(!#GEe^l$ey?@tw6?tfUnTp7c(V4k8&+T<`dr?
z2|qQPS@knVazl$ghK@6h{#pMujCQp{&=uU>>Zvc>n_1NM@y_rZ%_wA1-&zJM$;p<B
z^f}22NL8#}qKD#=Hg!#oCD&i)y~*fe8j)c!pYv}(7ZCSXa$R$`R_n9Qu%<1!ead24
zn{OtCq)R7JC~5tB($iDF=55SHDxK+cB_B0(G+K@X++4z|$UkK`O6^IdvV!vB8Oqvg
zUJ|#O5{~1FM-x_2=rKtkPJ7nU`nk|=C|A&2{>Ljx>f6sVxb)8{3FVi!cUJYI!?@cp
zM9R3bF2Y4tAwCx=KQP%d*vC3sk+W3o35STFDt4LzKH$IuMF*}sBkw%#Wcx-nMckUm
z`LxUkcibeN#P0!=sH@$@fU>g9dLX?jwB2-;b@_GIbd5+R!dg}HCyYaQ&fRTnlu--_
zlGCi$=gWcE_ueG8C$xmsI^#K16nb@Mzs*kACKtyg%e{~&W^JqzNRjcNUJOixAd!Bd
z;JeQ0BeHCiX?73+v+oWwUdDXm26@FMe(M~@+{IxBC+Rbd^8wg{#N*kEnoCA#>TxJZ
zh0v=8x?e;>63SNxBmR9Z|LOM6Rq3j*<e&`)p=5~@;Ay;0HJo-zd&oG(I#eUnI9J*c
zW2w3C(1dus4Cs)WQDl1OH>B)yX`lciIO~*I2@0f%)w}f=LiA4X&0_rNzhptvNzu~g
z$=_2Bv)s+oesKZT3OkGePq7VK6D|*xf0(Oe(USO_qsdx?*tM?W(s|PRvdYz#M%t@Z
z+ZGRJ)*AyQpw6o&5j10cA!$pVbqh+vr>-Jc_b9CgZ=LZWAbKb;k9s*HtxwV=TW^|6
z+(NEkQO|PSM7_O*hJnMsUX@~D>7{R@OT8A~%U1;@L@I>kWy9e*DcHMEZMAB)VpBd9
zBryHQBpdB98&MzygkWVjocua~K1q2?3QHTb6R2u1{$o^DOa*_FERTk0%pEN4b@OW*
zw!4d9;gf@V)Iex89SK8lI$W*)v&`hVyX%MKv6gpD455*H-QGzUwp`eHur1%?f_;!K
z-Jd~QIo=eZl{jpC|5Ny}Xg7w$M?nxJ(+Nxg2(QLYCVj0iMpC+7yR~y4VVkwCecI#i
zM#u8{-)Z|C4Tx|JPMp2&%ANG4WB28O#pQUi9_xT8Nf-9!MD(qPXtDC687|A9-)x1^
z4>yw)XQPW+)1*Z{medty40F94;do4p%Cd-_C!zXoD)1M_NM1CDY-sL1j*l#Cmk@|%
z8NbDw{A&!>1hL3^_w@vb>z0=;RQ4;`6!6wl?r-*7Y;T(EY6_(->Rxe-^mV;&QR2+P
z%{Xb0m*Y`YZ*!T|l@nAj4aoB%!eNhRmGAWuPWpmP2OgSCye7a9>@&5};)RPg!kL#@
zvrJi8!NsJ6B?E{%{bcXkjYST=h=xZW*aK7uS`+g+y((A2K;+ki&Bz)>nL_kQzq`Ff
zihi6$S$>7J&6ebryx!+h%i`@r?XSJguH_eH+d4rLx&Ho7ct3qrFFv&=WQ1`N-<-J0
zBuR(d+Dm&frBl7MpQTlLzvzo=c*mpBw8I`zMIR6f2TfN)ry42?cC|LPcDRP<wq@?;
z^JcNP=e>Hy$MEXQgEu3f%6_Mo(Wj0tn3-Y<UwCCal>d;lF5n`p;;h^JZop(lVXHcL
zPKeRe=(Yi#LjY|y)GVv5RoPUOu~Czo_Gf<^>3gmZ{2{)VSj-)=FY)I2O2{1f)wH7Z
z+CBqJ>)=S?yhU0xdJ7Z_L}B7tRtSB8%A5sn2zx2$;^#qCLyjD=SFN|3eY4Yt%((TJ
zK(|O58U%O@Oleh==9gLt$+ZVa+gV+t)M<twgca0(y1kwHH^Nuang&4#S_(oRYak%b
z{z)ucAAhx8asqnWSozG~1&y2CY`KYviPfJwY>6f}TiSB8)}eGO*!Y=`C7JodBGXio
z(Uj}+2zc9$>`7nAz!wI}@F8Z3gPXob*M9sqT`qtA`&6~(#~D&S!$n})*2K45{#THC
zYLh`hH~*ktEh+@WO=S$(n5%J}J)5qaDc!9e&*QY9uU5sii5Sd!N9C-$BhlC}J^Wzs
zhuh=YNnSo0@URejN|c?Pu;Id7FINMl0R7?nXDcZ|*OTsQJ{-K3aLn8A?8_P@^g1HS
zzWmkQ(1snW*#_G?M9s8ER6ebb^}Lg0zp1>JeRQDinxjGwhVY(91x)LCH(N>-m`wgu
z@cb!iL?*yjN}t+1Y`p-g@Vis;^D13-B20}4I(9Gklu$Q61eZ$dxK%!8dT3*Q#pf;L
zCacWdo{nqB-b7H8<#V8<h5G7u5CaqZlO_9dG<x0TJ!9J#TOEsC&rlK0b%fb+Pt-El
zrL8%ZXHwBpq@YIMy@V9(H)}YopfG09b9>VgKD|%k*C5lukCOpVstL@5luX!J9ZWs~
z*qk;JM1}<;wbf7;>!%x&y4t2wsK!N;@!Pw9_iEiZZh9i*9%tyVsRvXycjI`;bZp1J
z(bId5i7N%E!nWx41ibk`a#hRI9dG7rH@K52d@*fT4CK;~->${s%uX=z&z~K*F!4#g
zqibQ7!`#L^DrK1fSbIdX+Hw*ClD<sNl{M?PN47NZ4p-QkJXV|SokDPQv39Z1IU1-q
z%eg-9(M9`nEm%((&TbB>fG|!f$;m{czLSFMVGN|D`PGi6xR<OibBv%lfGTH4gV6NZ
z6_27<b;RetSnCTQkP>YoEwHnbm&_akG&;K<%;zlCXz~OJ%PYsZrE_EfaNH~q#rC%W
z2}B=1U8b)=3$~|Hx-hmqtdX}QSsX8ei4(CC5smf%2jE_sJ|>I4<#y+e$xBOz?0;Y_
zU~d5-)!iC?Gy=Hg9-KyBs8qkFSOQ(uc1}o7?(f%Ge?07-8iwt?(BL<r`u?J-#p%G4
zIjk2%F!E(TAT6&p4|uX<7x=sq@z;NFs>Nbm6KJ(~Yuw<LA6P1yYOK*6HSXed!tf$m
z@%qk-*qN2e3zxKNBf6(wDi5`m4DxEHbK6fQgNyh1ovjp1kgu#D@`xpEn;xHNd7aM#
z0TJ1}LWVyDc}ISoy7m>^Axnn>1QPXlLVEuXX#46(44Rrvm#HuNaH!^@)l#RaWBN;|
z%aq!W-6P5=R7q={>wGAkUUTcYOunb*x}qbd1vEFmIuX^O1H5d)Nk;y_sdx9?(&HKO
zja6N0Lqh-FQDbn#A6x}7CEml|op<7e@IJ>h^W>I2li14x^_tw@l%!tZeQl4Le>!EI
z+LHyk-X-$q1R*r@wy`B#Q5*>&E-qLP-(T;@f2;ZXkos>x*0X4J+H2P?s8v=FnA?DO
zAZED^)k7Nv<W?&R9_xbD2sj81z$PfF*?ao5XKj_GD4Yw1dwV{<VVCVzq+44xc;^bJ
z+DjknV@2I>(m!3P$N;;;J31qz$5X<vDTNg@)z)?wv@i))0DU6Xh_w!gFl$4Dy;4MJ
z67w9=@~P<OBVK21H4Dm?O-*k7NgYyQnVY92iI(>Uy|_HqRp_}c&Xorszs1K`6nrQI
z=)IKWIWqUafU2B|l-s?`gmKWvmFdT3gYS3I!yXV7H}N;~-9A`18d^aCb9GmNa|Lce
zO-c-MwqT(<6J-%S)|dk`-SLD#i6ejn0Gc|eYo|gDEG~bT3Z9|qK{DO5$s^~c@5!KZ
znPbTGX38yd;{<iW{2+^afnWm#6(4URNeO@f9IpV2G8yRi44xaM;@bP*cijB;0qXzr
zAD7JUSO*jSp{Py~tc1Vmc-r0Ruao|4A=D4~h0*!)13*;{)p^~OqcGp88j=B!2+>}1
zu*w<2TB3MR3^?<5tLN4A&wBE;Z|g*N{3Yk`Vs$;XOLs*&1rEzu#%1$4wJI7<TuEaa
z+Oi%BtBOylL7$y|{T1!oV3vJb8k^8NImBnXGr?eP2X3g=rb`N{P-u%sqleI<$-t`U
z)_{A0=bZahD7tO~u_$32Bw-)vR1h?`zs)1QctNAI7G)pi;jiVVvuH8S_E1E@q<OM9
z+o+|pt8LmbVsd~*w&g%2UOsToOT|?*0ZgfU1NKz;Q5VUGSif@|KDmJ*1V-YCe7SwP
zzs<Jmw{hi3Zg6ymq#uWCh~+y`jZc;FjKBV-s1&KJ<Xy^Kw5qrPob&>k4pSuQ41AqT
zN4h4AEKfiKr=CU;yk}}wc)HO-Cf>I3!*jg5A%3hV^>qtEc2@`(^GxC<bzk@g0Sh#i
zpqo`p#2y!ry4}y8y~AATa4saxzy1o2V(JnnrItbW@zzaoO$WdBx+c+ra=#mig6WK@
z?)DqFIjQ*H15po@YNWolg6Zr?PDMkHRryvO-}kI+8;{C{zpay92(@VB{A60n>c2g4
zUx&`d(4ef+mVY+MrRAV_q`yYpw%5$#ag=0`U4tG^mMC39;gL}4jv0)HDnoGOiaKPn
zm{po@(!l)?&#R}G2E&C_lHEv~=Qd_!D}qX|O6;sMP5tx=>9I3W!<4|AtoQ_vUCXL-
z_GKtYx#WP@2<sY|{3NqfY(4cI@cX{!iR#0ih*P&$&tIM0A)kcd!XC%=Enn}t=`y$)
zRY28vL^?b-h1-#C3O}*t(WjXk!Nae)TziEW*ZLj7U&GsxGXVZt+KD)~u6q`)sZv?c
z)ZABa7s@-J(lD5GDF>w+SiawJ8?XOfUK<Ku6^-c<Af@(R@&hI*L(TG8|2-eTxjE(E
zsVA&GhpbtfLH+$5REj>A{9Kyq00w&NO`*rt)nUV!dYQOdX^plYiqF@UaVmi7Iyw*!
zfmv5W*}AhWu;IBc2<m9$f+E&;yY0HGaOX6Wua>WKr!dcbDUO#=sBNa<H#?FmlfE#Z
zfKTef^9?e^mJ0aon3iWbS2Iwb2gx@iRra?U_jY%;4n(_T<Rk@myc~B~gLvP)8x$iC
zC`YZNE>Ur)+r#<%Yd)U#ye<aE2HDCV%MGoLld5_o+u?P%<!|~dTL3{c;ZkOMnHt>J
zMXQf%u$kcn--PitwvY}hAx$6}MNZKu-GbC3C8x(VFczX`9OGtB7}w7!-TL||^87&i
zOo49uEcc|W!hVDbvoz}F<&-?{ZZctG{~Me-jCUDGNmS+s$0<|Jc2SU@<ycw^n#Ed^
zObH{ZlVPCI<~FtH&f1T5ZAoo3jVh37bhvY^OZHjDSq2E>)ng$WfEu-ZA)a*S%O>Zq
z&6J=)*-F+2<#&oPsuPA@>b@Utouz~oj861fd9ap?9y?t{zmnoxeN^2)L2ZbjyU#jZ
z9@jHxgtU=}GOXkc;T|nn$ioy@LVY7pv8iN%4Jjap*4v+fUmYPJE&d7aXh<)vC7)4o
zFrB$oG9S{(fO!CS6}<!9Hy~M_i@<yAmhKQ};~FtBPk~0bRH$ozn_fY2NmEnKORds=
zJe&=5T?+8$QlXFDH_`oCVEe==qeZo-L!zw=>jyV-PxLBj^w-1g5<H4s%XAq!Y#sqF
ztZ+iSpKw5rlKo&n01lbbz}p9$HGe|5QU_SMaAlYv-e|_7e`@Uox)Arm4iHYJf8zZz
zb(fS{IVfJ4rjBU0bz3UftFwLPk>#8G%#G&^(MKgdK}qk^1-|z(8(!%q6MiVO!@Ff+
zTF9;7hXuV4<!6o-HQr4Ab2l|7Y^MB6z3Xa`^^sxs<T%(l4$bmqa{sSgq+VD4ljgR7
z96|FXu^!3P32}D82z-r+pj76oo=k{orA;kJw5R6{pL~Pwo0WBuputRK<Ldh0cXLO?
zaiWz>Z1;NQii=US{F`@pank3iqZwxPyT<fJNe)Ztxh}%<)!0E5I}~kadG~&Dj$&}S
ztMa49i%)Kio#0*@j`Ut-;i<jae|w^RW1eO2&NicAT6kelA8S|HR^@=-(2b7SL+knZ
z&%7~kk@@LMR)7yY7#pTQemv;`TylXD3T9E1tAVDuj@k7=DOVR$q9Mia+9>1D1L*_7
z6ER`bBp^ho7yENNM?LvQX?}LxzR;0EvO3@8l<&Q^W>n!NEwuVrmZV!wD(C~<?ojSx
zYK_pp`z{9=lexOgtP&?((V->1fMAptjYTnT{6}F@kL4J7ovqzDxw}L?UDuH&XD#f&
zzXd?akX^T->b)!D&7pXmKp<=cXc_6QPTbkKbVrxvmszP5?*P71<tH)+^ZI3$gTAXf
zV~oaWoQkZij14aly4{Hb15o3m-Cn^g(2bn6D#w{pMNnf|rn#w?@g{>FQ=;~LcT00_
z*XF{-7~<6!+AE(FZA688YOJN|e3MPKrb_oX)g?Bw1$D=@MYiVVI&Y%B72JR^5C;2|
zoLBl!62q96p-u1y(EYx>mE{M^e|r0rc|Q9q+3p`fR>u}eOwHNq+%0V%EC&@o%ri4Z
z18NsA4vd$H3wulsA`Yf1Y6Ko9gZoaty2y`>zFv@6u+egK;|ZjbYx%fjHk4+LGk5gf
z=tye_O1_K@<G%QEc?G;>5tHppj9lHG-<A(u&lpf)dRO$EVL`%jm_9cho#fLrfEz|e
zJl_I`gYNxD;jsU!tLNBKK|j^Pro4n+;DgPM%60CJ`$FMSbgo*2MgP;LFJ^}8M^2q)
z_wAWrSC!)lQbZ_KM%B7`%(aK?FDj|_c?V{WGuWS$Qu1~4SwMytEfrh5lf*uq`M=vR
zWACLR{LT9#w0v8)rz+1{?qJw(qr;P}tko^Ib7Df2^hBmF)VT-5))96l`i-P4y$CH@
zR{NQpG$F*A8Y|pClzZ+p#@Uo3NBB5ezqPh|!t_H!$OLQfDthp5_U`)mOJHD9cOC-7
zhM6X!*q#%>(aI0ERS5Agg(*c!z%8LVg%nbBYjbRB@Mi$lEIPhJ7rCfjugZfCwJlyK
ztr}!!gxu)};@#~e6dwzbWI~bKxWIvY5iaZk%Re~DB1>L6%8+L!#jJ#|kaM?epOxn0
zMY%ysj1-qp&=5-NqFkAWtW-zXWu@HBCej%ZdH1x44|G*}5LY@0&IwF-CyZ^eg^s6p
zRe!BZm_!%xAu0w&O_|PET(dO%Qw(uy_E+4;G*K0P!hW11V&xD2TIGtPiC7jdLqxyr
zSEz-ED9!{a5dVU{vTV~}7-Av3{m(k6;Gsjcz<_CnSN%W*zbZ{^|0*yvf3?QvV_3R7
zpRuhsd{0}nI22n7?|z}kT}?{t?YiID)H>COxw~b<Kx$x$J3?w7SZX$&itZ{t$x*Zw
z;>65~n5^5*ltcHVEYIoBuX|QnLncGRYcU@zQxo8GJSs88>M8D)rdUy!tE;Q@L>v-@
z`nxCO^y44j>;6^2JthtGQ&y!UTz(R6py;GI;!@LJiCg*>e(FDpBG0%>&_(&te-v|T
zE3@ImDg7C;5wUg%0~w>UoaUJXUPUAuQ93Bki0+IH8?^#8GZNMK2^o_Z=DwPPAKKeA
z;76Ev_EmcVW|u}Ph>bLm^hg0fqzWO*Pl?en)xM?g0xe2dn{w@uU@rN~<Z4~#poe+N
zx`mTRN{=~)C;g^Hk7PaFMOMDvgT*pBeu6c`HN1Lgq5m|7qvVeUU3ew$i<+&Tdnr75
z84jgdXuotU%J&b{7i1~+y`F64c#$jrH{bmAK#%fL9<L0)K^}Y2%u7^2Q%Hb{p~^~j
z7kzuo$$)&0#nRKnVlr#P4~H34Y07{DcDJ#Uqv!90{?A&@rkR*rza}GV9k_s%g^rN;
zv$X2>4rF)WCST!V5%ZBKx~f-Rwq*Uh!r~q4SbskDb6ZFdooVLH331CLaa_4i^ywS>
z@;wllF1<TUlH`joU?9QqBC!=)2!W=Hg4H%m!Rus)F2)9ncj3r=X`2384>|*#a3MVh
z1plNFKd%t{iONdxF<(I=Q#Zshg1TL2;;swRZP&m%zLsBg&Wm1t)l6pFcT=D=xxTW;
zT$Aynepm2y23u~}L9q28GFzv#{Yc485%tL~qm%_Vvgk6gIOV!EdooozF~Z#Slx(VT
z3n4zk6x;w>FpKbxFq3QK)}vrC?6@nwy#F5siTf$Kl9YaYOmaoKVqct?wEVn$tmO;+
z*?k==p$5EY`tE56VVq;`3l-7SWq)9Fd~<j7{xk9sv0zWd@e8!s@CPSJf8{)~)aAi1
z4PSOfuiHK1x)W4eHPs#Y^E%?!LvMrvZ<*_Zq>-XODoq+uVSF(4jwzVJ>Yno8U~0tz
z&Rn=NCet-&WzSx>zBy)cTqv%8eXq2|F?l0>RQR!zQ?S?@7vp~0t;xtr!<uQ^TY!g7
zm#df=X?<pK(cC6q$M9H#)}qv;(kP0(R8Fdxxdg>?#?{=}s8WY{u&71vX5a0ebn9*T
zqe_;cJCs~2(Ze6Ke`9|SlIdRrQSP4NA-N|${Z-Il6M>%R?3I--G&T52d(xxrA_FNs
zAJI-TlPy=l?C*%Kh`Yp_>3Chha79@9bMnJR^=kyZT>P&ARR=e(8mgved#C=uw2Hx0
zr2(KxWl{+9RDLO{_;zO*C$?5;L+$%sW7=8z=+i4D7unB7)q14@Ka3K~4MiR#wQ?6H
zr9sM1IPUVGsaoVr%H{nbV=rd-hb5DW$FApiZzSr>VwYxBK8I?U*41S!S!q3NjM-TE
z9QB~;Ym2j*Qw*Pe&hFgelfQ47nQY0*%PXF-%92FhC^RkWJD+z`f7;yAo`-Hg3tmon
zD2{|kR_U;AF=3B$N>?nIlcM+BJsyvgs3ncDntryn*fQlY<F>RMDoz7S$o6b3tvc9U
zdL<_%Hm+URepus5|Cnk_f)hgqY;F)z;}z+OpRaybRKlAE9o<I3_={YE3vf<TB7T)3
zHPW3gdUnjGs3BNM^QbA5ySszNA%f1YTK>{FSIDhoi7tIU)YezvxVd5TVjYE&u(Vun
zJ&_BXX?;uN_-S;kw=|B^|L9{L(2iaAhy}r`bxX!y#W-B7k2<_!8&7qS7_E71SKp}L
z8EE^uLiUY_aWE+MjH8YSw&4K%5OFJRkKhr))s{M!49q^;ca3+RHh*LZwR>^UHp-=U
z>+au}*5)asCuf?coO!&bh~zaN$9pf$1W}p!^WQycC`U^wYMWOBlVDne^1i^f{qS;D
zhU4Ng7kS1Ko~d2wmt8-O%&xPh6bP50+~KZD=-&=%US-mdC*04!_50ctC!KXH-F=hA
zFS^*4b?j24jkRoSo^rt2!xX;`H!?ncbB0mbSIRwEr>-uY+k)qss(8UyvXv=G`2^}q
zs>c9ryh{qp+tS!XXllSS1G5+lYn`5L;K}7p8P|xk*GbV_P27_S=4o}^SSYPwy5bNL
z^e~gE`M7wskcDPL*5vm2hby>Uik`Yn4<8>rG1=e$E+sH4pH48Wml9!sO^v2Y1*To!
z?kXIpjwK7z#-kcTLh1BpoPn&h)ZOZb3Tlnb5x8r|K=e#~@^5s4EWLWtYbKzn@1)Fj
zUH<Q_XM#gRcEKFtDdHEqA*NgAtfOmbD+q`{N<%rX?ogM8_7<<2Ql)%C06OdM;GmP}
z6`?7Xqq~|@dIjj;4LQ}r^TxvEjb6vW?Om2Up>hNP*-3DmTh(eopM|}gBBu<Q6Bj7{
zz*3gtCMQTt_Tj{j$S?c-Fd~6bivt{2*w6%eur+ks>)HH8_}fuaggSm<<!!24LE+A3
z*NpzzIRG-(asD!?&F?-$d-3EkpxwS_phi#ef4(ck!M&fivsa#0KH0orvmyK&3opP_
zs<}zd$K*LHFQG}FC^(bWn!z3g*`U&}gD|XxDj;bBHgw-Dd&3Ecy>k^o;sqqQsi0yM
z`se!7dgu9B45fmXlI(?&La2f%N#^|30j>qiRxi|}RTWflbEPw{$?z;QID_{@tM>Rj
z?c`t(reIwHhzFK1v$J%yVzk(gTYKZ7Bz!jS)REjys^0YbLy|M|;FrHQLr%y_S1AVd
zit~J@1Fuz{4EWAs#?{<IrH<MzM1nb6f$=!%bWDnfpjC~`QqBug9&Db?*9-=gm%;Vk
zbzyv_bdjX3&5E1e{~nHqUUYVbBn1=$l*@~d5I7=(Blb^_3O04?bkg}+p%QcuTk(wy
zC2xgMC;&sfqtwfm684k}eYlUx#hbkJDGL9GDZaZ3Yf>!_Ly{1AC;!-w00af?PKYI8
znnsEBOjpu;Qkt11EmXzmYgaV(QB6~}ft9-I-6+LpDW?=E-r&i-V$Y@sz5NGIL!VP%
z4>?lTzo*@;7$$K>yvbr==E%!SkxU0qmPex7_3r~I?6|$ic%h?YHofV+d`-dMHaJyp
z=I@t}>M43zuHOr~iNP+<*?%@NBpUHTGg<4+MeNxH(+o41(7nTLiHp4No@QbTe>+uc
zdyb)6;oacid6bSCz3KT45<)EM!|iK47<$0bIrhR5lcMi3mN`k5DaH**ctzMMe_6Rh
z2wal;Bd2(V-P3tkS`Z=reL{AvU=l;6;-(vbwIQA2H|sxg$G*}P)e5=?j3l!PJQ?up
z4o+;TPw9UARUNqLN<O$KHO~_ZyZTlPY@RG|n$7AcRjiRSg;GzU6GNK({MqutpzQaN
zwpI2_b+EZzXOMydpHi^R&e>ldOoM*Zo}w$U{adg|A?t`eN4W^npSt$XMyeXRWhU!3
zeFUo<ZjAGz{_yu*T8oSSD3aXNURqI542{b^tea0!$qc&|Hfkf#Nbnp~x#G%nAY@|X
zA_<`z-fNP@G}Y8fRjhwZxjM++?A=}`YkX%g9E_>@R`uck5%!j0P5poTKZ=APARwI*
z(%m@~X#wd5ksOn*A%iL19nwmT&e7ch0@Bj3N!NzNB=-63d*gpy|69M`jdTB;YiH;E
zis$q3^hp-mtXFC~uob%%wNJ&p>fA^MJEY33zm=m@_G$`3xtO_$;64ZDIC&ggJaQ}0
z>C@3-+V)o$>P8A18!J8tI{JHYZ+6IA!c%_em1lb6T$>ws^N-bzY{D(naE<e+a^BKk
zV?^AT6a_UV6>F94;df$l`r2DFDDL0R2hA}#XCAJ<c}o|LNDs>2VC@0r=V<A&BbtJk
z;>|-t+UMFrHJ#%euf4LJ9nFgLCw?4$qk0LLY@QsnwzgX9-E42m@$XY|^!|fv6|((9
zccL>TIt$x&S7A1?5vGxdp9M>C?J$Z*C<=n6_%;-0-NoDlF4~WGyk<*k7ME~_2J2pN
zRv!%8bi96ALE-f3>e_AE!K4t;(f`CJdRA{KphIbQlRWJTp21)x3Qxe43$v%X4HhPQ
z@Fj6$1N&WeDsT^<{k^9=`paUR%qHxPqMIFHhugFjzN5!dfnyEGSCd#=-P=#8)lhdt
ztjp0!HNktf?AXB@&AFb3E~dJjw&n|vR~1jy$Tv?c<LIa4x4$<eeEIYKGdUj3<t22U
zZN^8qBIBM-@x{PGl8~mSyMC;f>!hGNt880YjtQhWGim~nkEXFcJF~#Xi2TCQfbTE%
z{+~Et-V(X~Q453R8^8~W5s|2fs3=9__OKJoFdA)?_{9`yo77S<MQ%iva7r#_tAw3D
zz&#R)JtFTWx>Z{nijOJKv^gG0R%MtKo;A%V6=3|X#y=cwB{t14-FYXMy))DET+N8M
zCPXphm&sM*!yz5gI|p=4fAT5mHBVc?nj2oo-nS24=%~AAF0FTBbtjVe^3Ge=3A#ot
zTWU!@12p}QkgYA?qmw_E_Yut8AvS($33BJ!KyOuL)8IK^+3bb;il>ughDCF^kE~Y7
z;j1YbcVPqIME6|NLFFlwkd4tV>A@uOHaF=}S%zEDWU)(TlMYLKtN;1oM2R_>g$9C)
zLqp_I=byK{$zrRE?JV+?{NlnDAKs)8zOjD3oV!cK{*n3Vt0xp|Q{v(RC!2)WVPz&X
z?6|q?4xBcm%$|6DW`)koTa282@vFuewRGk4$|E4qjcMIN(~s;pRa^1f$aq6#En=kS
zK~pbd@C90()FM1-Jf>^ZNBlXvq~(GZ-IjOfXRZwT;gA4aw&lMm(AQ}S3TKl7j^ZjU
zQ7@RTVOo}uOl7(;4wEfaarMl*W7)~}i!qF`K7+W@*lNB~J1vvkm<r>xs#Avbx46^+
zxeU;_ec<g{cxdi`y4{ubV*fpy`@}!WdXS`D?$3udB@>V1UEk2dl~eSFapLMN;CM@;
z$ZR`5Te|a6#&aKH$G@D;EGFI1?YhX1ios~@fejM$i&Ck=s5@2g^MVs80T#ZGDIZU5
z<aXx$i2pRTMv`Vk>;Y3>?PSv!7rN9GuE=ape^zFMylg{lMxIHrxQ~pg{Q6VyuUVVS
z)fY`(TC84a^*h1xwJk>d?E9>{bJW|;j=8c_f;LS%we0XDD-es8?2Q?pnmhd45s<0B
zU$*X(<%^BXPdz!y!qMBV_a<QYHluz{$?1}eMANJSJoC))pZ{jPaU3psY#KGvP;=<N
zWHETBg>hp^=N&IFf}-;Fi!?t(MH%iyn$t%*l11956&{RU_08WAxZ-?MFVNWU<yQM~
zwV)X*%xfkV@Bi@h(2sPACU<p<2e+)3k5)h*b6<D2r3h|!vi}?#Oxh{Ddf7>ap4(od
z*Y;~cFMV-H8-HivXiM)BfiGeIK2ZE;ReZ)f^+%?c1h;yaGkug5fJ`cZ+5F%p1CA9g
z*c_t6Qud-#`>wEz9XTuy6-X5nW^mo*W5pjGh8q*a=d>U8XX>8-AX`I6qt8QO3^Il+
zG^~EQLOs5P3h^g3HQcmwE0b1tK5-u^1ka1pV&g@{-BeaIMb=wSNA!CRL_R4|&n*Aj
z`+Nbq1%%;7?inKu<(TyK-f-m!=OWCK-Yr|)g$VfynDAo%Dac1a)1y*y(VcbkUBtvB
z6>s}PKTqh_dxe1z?(P};?k~v)*BmNtGOI1hzs{JVKG&Zw5NddIJl?AX-K3*JN^!Rx
zaE!cti#h)f&wQ?~%MeX8V6j+-u;zLDt4p)&)pl+M>h0py3gZSiXJq8sP`crvW~*r<
z+@4DsW99tM8k1dd)IrxD<fihbs}tVa;$Y?km-CCbBusqoS<@!^zEmDhSDhJh%`j#(
zb)>EpGO3oA{(k-$E--Q@N<2QtWY)km^UP;`n_ss;JIYnpX3@Lqu_la%F}1^cC%vc?
z1f+A>STt!Ut-#n0G5Tk&L`+q9csPUb#{_4O1Y!)`{k!a1pZ+Fg{QPq#nuO_LZ<z;%
z<1GRj1*OQR@t;HhVq8brMO`i?fQiRjtV}F7K_pm_i!(YLc!G>5+K<KHaEeINE^)^(
zkxjxU`QeFb@T?n=-134N=!WS2i=rc9njAyB-36#V^!Hxg-w^MuZ-uuPFx%ogrV+=g
z-X9+^zT(`XOIZHIY+}WkW;FG;lAho1`)lt%t|be|v&B+UDLR^~g&T8;;ur}thiu1>
zZdz1z^n5bJk|qCuS|H!KMcR&*tG|GDA+FEk{l#np0rp(@X?f>FHiHd_j*>`*bd3ae
zf56nJ9sTG}QdYX7ym;T;UTWb#NpCR}TXjjF=n|w3umJGpuzX|&qDlgxeb5WXc}3JM
z<`m7hV!CAAEmj6r`xiyKo8j+P`jx+SI0Q@~12ekR_2(3WU=Z1v_bn(4#<G0vjuyuZ
zfmXnV&M1!r(Bl(Uix45$m_wah?B<(pcw7GIWjiNX5bV__3u-|*o~yTXQ6h9C3$y{u
zGL6IY{hE4DkbEZJO6AYPl^Yo5zqPyRR&xsbuI1U$ONZzrpxF-7iXZ>+9+GdfF#FNr
zmyX+*?Gew!m(`z&)||;0q_21Z)r56QdW$B4f;65a3O|Q#NI<6PCU&XbXqmbYe|!2p
zjHNhLWAft=m80qFRKESO<}Y~f<3j`ReDZt`=1q}x2_ZyrN_tlwO*6_AU`s6387+ua
zQI7@!2*aU=olsXbFd!pgwsKlv07BzhbFa^xt3z8KX7?gT<7X0F?%oOGv*kw7$4ZSW
zAh*}4L@0n)KdwbeUO@vYRYAd!lYo#E+f8ku;c=n0Ik%K-qgs+8J`!bn<?Ul(eHBuZ
z0((Vkt@8>RE#K#Qna|3$`D7R`9i5$!!Zzjs-P5oivQgBzCPRjqmU@rXDM-BiI4yh(
z{McdiC8&!fNyF<jcg=rhN8#)=Opm8t%5FVz2>a6C--o;d4dT@JmI>-w7$UT-;mjG&
zT(ba97#tvNdS%chBRw}%J|QXbW*j}i_EY8gBj-bbeGl$e@pLa<Gqm`UHNAHm{N-VV
ze=<!(zrp^$Wba^V6Vz_A8_RA=_3w3HPD1hhM4Wcp22=F!`1g$pc3Bx8McLz*BEIA^
zD@#1KsSd2rANo~gB5mLe(=Bn7Oq<!@t8&RdzEG;}U#trqc~|t$b#c%Hre*4-pLftU
zV5)Vr0bExoZ5iEzojfRal{Zd0{tKmxcE3;v);0k)uWK><Ip1lF>&yBSz7&8irVJ#j
z8ofH;OqO*@@_LjE`b)8`GdiS42A;shgLmm|+p=J^)zHo{m#ZuwL|HrX1T-YCH?-M$
zaPzZ=d9D`15D*}#%%J!5S(4H0DOVF*+oPV;B|Bm~_P%%)H)Y=>bjk8>wOERU1S3x*
z23M4ezkyX=qenVcT2i)y1x)5_HG9HzTPcU;-ue#s?w^TRSVq@KFv=K&=%J&IN55eV
zbjZyifoS|8EGtU6sG~OwLV*wpI<aB><$<I0x6GABN=3MfL}q~ky$Ewz{xotoCYuUY
zwO%L+2PeNr$^LvsRl|QFCa^k9y!8i7J*=C@w^Ei?b~GR~znk!_l(<R&8yx+k>DWnz
zAU4mM*PtpgWQ4w%o1$v;F-cnGx{|%&Z(U85%#i=^1ao&gu&RKqnk5e8RW2qfF%JFk
zFS`Sw5N@2eeWl>jmiUS#sSI>pO9pyZ-`v&Ml0n6y5|j0T7Js5({infG8}7^%pk0>T
z1B7?d^((eYoY5#4-wfS*!i|<^;a7mRSYW2KvlmZq7RM!Hx+u25VMOhz+}z8=FCTLW
zhT}a&ZfR32k0KUpC<@CkA&aN$lu7xl%_ZUlBUdXSzcu^DxE>bs@PygoghYB$l`C$+
zwgf_kix><38zI4tZejTRy+>3DGV_(3s#Np{Pvt>uWle3J$xZN;Voh^ZT$V{^wvEQO
z^Y47mR9vHH#dh&xt@A%5FsgH}x~7iO6gztaDkli2NHwYk1~ThLQeVYHt#Bs!rq#2n
zKAYv^C&{DI6tH~-gw~Iq=+v0^R~!HyLsTn(ODTaZD-q#*fzE!EJXDtJmhj|B)(3+_
z$FStb>`Oq<EosQ_h69h%q|gHHry9F@(%Mu_MRcaV3H6?}`_;dh+D5$vb{u1iebXyy
zO`ZK~YicWM0Ay~?ok}}|XDx9ZOWN0G9>x`aucHLrFM`!}M>h3CWg#c>3^+4rngZ$3
zKMPWqqQo7UKmmR^;L^3@17EIssTc(5Q8!2rJKxi(UZ^`?I#<>bIYp{q<Yb!4_s#6#
zDUg=dT)W&3{-mJ!5?<KQdlCdY>F&lTRF8t}K@O8wLtm@O$|S5T*QX^y57BZ!;^fMY
z3SO-byW&HB7BaaD?Im0Yh%~OP#Vu1@<(IKKQoZ=&$n~^H&ESEOSN}78&l(w73-5$n
zPhHakxB<`?ibCY>Xv&!bc7e8TwA~7>EdVQAyAzqV+Iqr=B7XrDc18ybxBr&#WM?B*
zw0`PI^rRN`qolBnkYYpXz8*ty6_4RY>R5M)Z6~pqA2AN$@Y?pRbAI0)I|rezj6af$
z(sXpB^*=1qg}%=ESdEfbv#uAw%;N^}LJ;YNE|y!%JK{M-{b!4&$u@V^9byB@b04or
zQE4ORV?tf%3Ue5hO!`a(53ky+(b5GB)!s#l%9-Axf%R>!C|F~f=@JyZiohO*80$I^
zqb~fKl@c9Np|~N~T{w_gUk2N%I(uws>&jSLbe+6%pA#f^+>Ga#WgoIP*#3f4Y`g1G
z)x@)gcd%HnpDtA-i$$qLvkgaasbT6bm@Dv{FK9a3yD$!|9GEyE8~3cf&>)kw#_EZe
z&0-Nai$Nczl{zqE7*{16xKX6j%$lT)O*~|K+C@VYdZNr;NC{N$Tgq%%31{V|egM+}
z1#!Kz(0h^_FwWDKso<xo!ZE(efd3HxQd9qZ&UWF`5;r-gM-kELyAmgO4Fe8ad>@~@
zzo?s3ASDa&NLcJ`2p&lb*&s)W;0RrbRIYVTdY5tOvhKA!XtpRtNp7O?pSDk(x*JlL
z@VL_~1jx#(Y|ECuGd$+i{q%=fjO*4Rl%fq;AP}WAw(oF8M8D*>A<kwQ78j?DZ<uxX
z7YJg^FqJ&UP9(;xvzDpkAtd}_^UBpi`zP(3a&po}`k`=DIdfS<chTAFEU8rsHXiUM
zg6{Ko4Acv4gB-RnxKnPK&9%xJCX@F44KL-8@UEo}Sxl}5(d$XUycoZyWKhImC=jg!
zy>VAL-!VZ*9l)^YehS#$Xu(or-l;WnYI^9Caz0{{T=B3-A+l*v64VK5{-;>=6><xd
zOLQ5X>JdfV-`<(E-^WCzlv6x}CDr!2n9M6rO_%DSKFuJ}!i8Jqf9!WU)zR*UWI`V|
zd3`-7ezu8qmSdu>v`_)jigc*!VJKX0@Lu5EJVbSi5XZ?pV+E`0{UyMiHeofl5_e?t
ze)&wg@bx5&#vO~F)N~w#&#P&&qsv-PMQyoOS$Xquf1vf-Vut7fXM+NvdxIWR+5>qh
z&$gR}(uhRv{e#8IZG%H}f(*ZRPV;nT%}8Lr;xuVwqNQ#bEv8Z~F5dO_lUW`a02B-M
zO)~}>#8<Rc$r)*R#qI8>ADbi~aiQEj^r*80_z6g>aFA7yQDvWTD2sxiwtR!VJ#tkw
zbfLufh1+YyE~%y24+_CqjtA`#A+9)PmLE=00mm({BNTyvVWEIN&pXZT7G+wDb09+R
zq$UPcprbV_D|814aQw6aVNA_E`nqV#ZF!v-#lWTy!N+)ghnU>Qgb;xZErKoe;Jp~X
zEf!PVd3a0CoY{<20@t$Z4Q+$Hs5g7}>?M=7_WomnN68WI-z5iw`T$Kbkq}OVHT6gq
zPKOS_Vc^R^J?v=KQe4!Gz7THji}P-PgCP=}u6%?)KD0E<rpkU4s?q0+$;hqhIa3fA
zcDR#?nOX=ms*5W@w}-IC!RUa7ReHZojS=_D%33M8p<T8D33GG3k^{SI>JekuIubL8
zkl7Y`;ixjz)R<4kBCKd(k7in@U-QTbR;fO8Qg`Pt<8jBc#r7C%iF}J2jbnu%hO{<h
zsOcDp29_R^j%7n#hbQ1}t;QLxTql8JkVg8Exw<%**Pc4e4_6Z^1R80Pg*0PFH#jxB
zo+CCN|Ll>OYu<bSUV8WIPGuX)dNc!u8KFwo7rJX}97~tMIkd?~9n3kwm(9Bw!Gfu8
z7h5SyYORT@>lh&HGgw|T7q3m%oa-o@)ROdYtQKQC9KzI|I$?>zmfL~Motra$rf3pO
zcEagQnu=9?=q5Pwt87|P9^1N6s9ep3j~DCO7E6~&)JGEFwBZmww9riVQkQ0})i6t^
ztt%ZH2L=BkX^^%yIOTbBb13igmz4zedFU6$Ie#R+GfR4AhgTWqRp`gBIU7)w<-0aB
zuW?VR2}!5sR&>w(8pD7jCnPW*xTC>c9g@yEy72E{!*r(wM&I;jMMw+HJ6+aEbAgf3
zZIMwX>N;q@KZLDl?d^v!t64>vl4%Y#^Gp`gtH9p+9Mvg&ILPxSKJ(Mq#~j^y{WwUc
zI$*_ly9JlzBeQ*WQWdnVhpSevTj%yIr0Sx5kF>|?-iMBWswOPW-w>W3={3V!I~)b8
zlR4ZS5_BM0w|;l7@cUfc5meXVJSwC<xD>)Yhh;mkrMT3tp&CDABF)!j+KiyR5f~)c
z8S+toRNj#~&ZzOncI|jYhB+8#uts_E44UB89V3yo5=$c;>{DK$0K_{v<Yiyofuaq?
zaG>Wjo+;{9xb*8zGe$uG_BH5}oZ5?cFR<2v<EvZ2@zQOBoV-$o*L+p`b0&a1RP&u^
z6eW6?Tz+JsZ}%A(#$+gRCGoTVl9i6~bvlU0@PW?X0dI=|?<SL(D%RXvew_AFP+2kL
zXNVFiv$-T>F>3})s)iP1<v>$>z90h_G|xdaD2;_{YTeu&q*d#R-h>8j03<#LFOF9*
zu+b_~pvOf1!*i{B3{Japz+|KCanc%EMT;ybDOL>QjHP6dWFy|cqFlyJN+|Dhq2&bg
z7kbAEKi+io#aQo>KL5}cyQO!>On^dTY?oU{$@WJ_a`^5vtU1}D-0u$?{=*CV3?aPD
z061+j`JEw^*kqZhzZ7rzT^~(Cj@tr8<NZN~vQroZifns+gTcA0hGEA*tFy>DW*t7G
zicF*n4%WhZt1<7LpfMtr<0_`TU!0HOjF{ltk<)vI5I>d_Fs|Gd6b6XJU0o>G$&M5N
z9-BP7ANj|vE0)f+!@HuBf?Z<ez|^5~k?Q@0Pxno;WP0f&>z4lx`rE>7I=xW0I+&>K
zX=02xi~cuTx<Na^`i<_N@<UmiMvM-QCgTzcmk*$Py>7T<=9Q#l+;44jG{E{icQ^tU
z1hG=7M+t5NE?StxAqpw2T-nHlPn+vV4y3t;OEIojq;V#*$0fr<UZ>)tOn}VZZ;YFF
zw9Z?AXk`xICXE!^vdAzUtITYdNF_#C$@<QtEG2L|;e%1ZU-kJK!i+07t+~n9D0RPQ
zq11w_YTS;1tlkznT!mDO?2Qaz11oH`_H}NCVp&iDu_2t8QT;hvvnaFH`R2N4^+At7
zp^|qiFI%2kLI)JfGmqM7Wi*f^oO_q#c-uWfeMk)S78EJq_-=yJrdC4iX4jIR+F+u|
z)tx3oQAg`Mf$?jlQN34LIt@d!0lB9i_rF4>J!X;E?*&HVvPl%#_aR1ncJ&klNeM3H
zi1P!r8oBwwxneql0!E)<pRpeB29<tlEOt+brDxhLp=+g2O&ollm3O=4yC->$oA@x8
zaG~3n3$t9V@c6$Z$_E28d5gw>X8ebjrQoTy{;lx2Pl2~Y+UWM!0U*=o{JWgoc;ech
z5LWDN?-#Gkn??Sqqa&KaO#@4T&Wm36(QALwtV6Kr(&4<kRAnjcJ!|*%>WB2HKg?Us
zWv>nc{O}pBly`e+Lm2L4XD@<1wuYx8u)<)_Xow7|Fah!jw{VY8=0OiyV_wYe8M{G`
zdw5VKgrp$pCB^5@&TB?;xO>D8vQ|n=&?RV(x|Oka_~U8GFM05pS@V_t=6&d8S7f;r
zhkQV#;`HIdy=ATi(x}rYG||XPZ7b^AGR9f82Q^Y$107Iz+xDO)3mG%HHu-h(eZJPs
zFOF%V{g0WHhKLE@#;-x!z`oxdvaSqy{K)Mvzr5!phWWhJrl*xQRDSOlYX8~aj+17W
z9jX1mu*&x@4w+22>Q8Vd7^Uy<|B5gVHm-zk!edJ%Pjfo8Xi8@NVch=q`^p^Xw*j~u
zN@bbfutC7_`s=~%&2TIS_$9<J^z8Qa=@gU^xN_RLrANhUu1I!uBtixB?|D2sQyi;V
z-7F1%YHi&B6+*N9kGqIbz&`HWE~GaD14b>>qX8~SbQZexN_8>t+d@KD|3aGPO;QX%
zf9Z_|L|r8O_|no%!f;-gC>vU9W^1!nwKgr$tBHhuhSDm65c$p{H*AA!F+Id6No7F{
zMI9!s-=q<&t%r^`*?5?S$SkbEdG(xsi`eS+{*okySbqc2(#gYHOan|kZ6+Mp+ai~v
zfWfFGgh^IWNZ%2{gY2+{v%eRIK!<2oL4hxFa*`qy@v8yD3jg5|Z-P&cbiGPekCx=Q
zu~Fo`0Z%sGU^#nTXw7SD-%Z>|2@VoOnlY;i&XH+VWdOA(hqk+G2%a={%S-MV<mHu`
z8@urhmmaUnwrp|$WCHzVs14a(*BZuDXpyACOu(*(1>EyLJud}}BKRBNd|H%EFs?tl
zrOHON(=~Uhx7^sDj3x<{n=2txI6h+CUj5ve$Md<9JH9fe++{bnog4wPfT5R}+cS1a
zitcu)cy$vx%n*St)CdesZGN8za9me^**IJ4ajAz7cHP*RMmT?wqHWV=5qN`Ei$SpP
z&v?9On?Du0xV=pf)g&nSd9H>tPLEz^nS9x4>PX!1@$eGrni=$tuD&|&`WPc$yu(uT
zfy>xaKl`QoW2t|m2;1LBBeqnRzt4Jv?_Q$HivK4M#b%WqVu?^Xy%CC*H4~MC&-`Vu
zqVvVsTl2PB1shB6Viz}PS~Ib1QW+{AdKI?gv4u^;gNl;^!*Vkj@)-^EmCe?&V{&uF
zx?;JDD^oPQV?5O*sp|WAI>|<c1IA<C$4W@XhCJSF)ciq^TKCvu`3~Vf<CXY|h4B3D
z-`%DY8(bLZHwY8zeklekh8<^XYOagi&Fas3iphOBdt#~j%k54T5iFp-aM4RC{Jm_@
zhwytb@FqMf#l|wKu>(iXSu1}4c#EB^hj1(k<5I@ex77#qqBb64>?KJ{z!IZ5CRui6
zM_7r*xl<9q_VdN{_pPsB;CItx9l%gfc)_uSPM{x&>XnZv#PC)cXRylJt|}yjIAEGe
z!G)@=9>lL;E;;Iv&?a9uwduhSzFEJc)iY`f9mSK1Bl+RluaZmP0s#T=j=u&JymgM1
zyw8GYyY$GRvIZ&Ww6_Z**y#KUpTOeo7_PG2PP!<z(ZbDvXzsfQ%>2}Pg@|V!rTf>?
z<sXvtaBLaFo)$;ZeinaZlVTG?XjOPs&ZK=6f~vwM;q8YBWLDk#HG3^rkt6ZAjMMJ?
zVtuZ)G>92<llY*$3t~I7f9v2~x1y4(nO>bXYj+Kd|Ce{{AZ((^CrOe`e5VmJiWrUS
za=Uf4g_v6_Y~u_#ej*Xjhg&mu`dcTQ=4hFiJ1GPpmX!t_(Ho7_@gA|}5UIBih8I%Q
zoheF7y{(wLBvbaDi5u%X2SnID40#68z$66X217b1iugMb)Sx+rZhJb;2EQv8F&(>?
zJ0uT{t%VQ2I8v>j&z#n+H>{?2YW7^BvRYkJ7;X4fIFrN>G6kh99KkBiE7RYp|H86j
z=n(3kag0$VG+_c=1hxK>WCBm0^alUzi6biW+cl{pOh-5ck-Zf))tus17Rs068T}}e
zt;r-~+crADMi?h9l5%6xjoM<3LvgCi*6aWaU)G~GzPtGpfj(Jky!BikbaQX8;>p|u
zepQtWPamdVJ9|+amcabPa~`Noq*Xv7Sz&b5rYWez<{{{?qlOc9yfxzC7MM@s+N-px
z0EYf(vS@2HWNx5w9i-tya+{O_oMYp05iy+M@vh@WymNz^s-u~CYe+J-uFbvc<H0RU
z+b}k^5b--vOC?TiH=gaTC6iX#j;w@YDCI;z2Vz(0#nR9$6Pd-58eEj@HFnM`GSEbd
zooI9$7o*x~*)$g-0ijzwBb)tgfeA9XHA?2m71KLWi2gbf9<kOLHIYor5&_k-pzEiI
zHeuz!ac%!1V8f&y(H2pmU1W$Pa*Q$yU@&t9|4q(Lm}-UVr;8cIBxuFD<q+p{#ZIF@
zt{mAg(b2zTIQf~-FP<)(nLB8(2xTT*v7N8F({|o9&6}^~yf(hKOG5XE5AS-nR|eUo
z%SK}oVIlrqzxo9&O=)B)zfo`(H&9;R_dpuPYOZ;{tT`s^Q2QUA>Q*(4)eAOCl9?)9
zO!b@nfo?sJxj`x}qfk?~$f_=fPwr#UH9)pmNa5<k!dcxVnVt$-@+PwsSJZb>0=_y6
zhIcVJl0<xc_^#@`1fD$Q!GCxSy`Q_3%CWPIxb&?_JE1$lxC+pJcphj$gVp;u&6!j(
z*GrKhv8h=_lNM^V0wZ_l;8-IMuD}8q?j7y_<hNpO4Y5Yu1&GO<+2xKUYH)p!dHn1r
z14;5Au%Dj!Au+%d+Arm|H{1I$>B;oggb2o*0)~@hx&m{6sjC{zOU+CkQCRl$S1iM*
zRMH^z4C&n5j1>;Gv=2KkF<q%Xr8!&t2D`?zFA4>`<CPAi*kV00DQsg7SS$n7=bh?d
zrotlw#qJbjhWWDNHiw$a!(2O!aKl|7ym|F{0^t!2aL~9^C}aT3Aeysq?G4@fI=)DB
z7qg!bo!&xi$@>P?T5w3PoFdL#^dFw@zswYyA7&>VPhQm#-S-GD;B;0eCOfrD2FQUW
zfQOlCSHNv;jl->LpKL4L%iM@K*?7$+3<#Hgi0+N4m8^>eFk;D;F_nSMN(IDo@M&f+
z>-07>>Xf@9b7fYEd@U<!D1<%mY2VWIHC+I}HPTF|Sf^8+4fmdqn3vw?LUcG^wn%98
zux17^u*yigFZrKd**LscJGX2Q-Fe2D&W&e45K@>on@HY5#oxk7EjwNZuQ8>G9GXke
zwe0Y9eP=T>LUua^6K>VFu)d?!wlV9VUzRr#Mf>ho8dcb#Wj`fSrrOL_3&`lmm82^b
zj8C>q@7hUL1$jKR1%-mzEiB`vg}Iz!pBXsFeRxc@$H|1EOwX7CA4+D^n*IK{WXjh5
zF6G~6nh$G%;Z?F`zwq!5U$Z`z{SnM&+8GoE6j05|^2q&~{&|mche#oi>zo+BU;)Q?
zprF3vL2V8sG3{eTleCvYo*!n)v|t%;)gx$6Jt)?WBYB0tqh;rxQ<9c5qT)0Kot{qF
z<!Sxw<JmGF5wBqwul#OEBNP4Z%D0ENVmf0Co?lG1>fzYyv2?x$Xo<Ju|5eK7JbA+Z
zBF!rl(qh>zRoZa`VkM+n<SoXNRP#u7TznZ$%OlX>U)e-x{+Pf&lErh1kiJ$(*v=_&
zcf-;-in{t+pm?#M8xzkNO>B9J?eqDTR|aH8y|Z<-CM()blp2&NiAE#2JF3(gulU7F
zo`#%mc|X7-pV$graREI2=vPMzvIuTTatju0(yIa+E805muDNNfxRF@Kz3DNVa(XKH
zgAVtH0yFN`*_4t9Hx~0xQTiAm)=%O3CUKa;w1ZN(bg`CH<p@<3iN2fal-A*@&AQ3S
zVe7g;;jg_rs@1E3Zp_T>D+mF`8u#%r2U=`~@1Qq|K~)E0H9duuDm-8OltjiDU5jc9
z#bfMK;@S3(D}S#Hzk}MWJV>$NUSZJN4DO?0hjg)JH-i6x>HoEjK;x5s1BRhwUCy|d
zPXR+$2@wg?i&C%0*!vW@w#qw47Nar}VF)3GfgAXzk?$VgYKF(nxtC7OGn_M8ACfXV
z{D<e<!}d2!%!!&)msM(+kqO-LWrt5c`*pogcjDj9N873)S?Nx{yEb|HjYd=l%szQg
zXpt*6CP)EX)7R6|(<?Rqnk&IglmSec+l_Y<jP-Lq#yd|`HUHXBRqzJM{K)mUs!vEg
ztPPexG2#?o2<cxcz0ntC>1-Wlm;k*M)3gP#&V@#=yro~we{s5@dIS=|;P`;ac4nM8
zRa2RHu4_OYwSA7a_n87h@l9a&|I;ICIhS1}Vfg;TJD|j=a=wPf@_u{x|GUT~5HCUt
zcu_KO5Cx9Vj?E~)1QDV9s;eW0nnB9LvbSOLlqt58YbiP&g2{SJqk`gNj~eO+)w$m4
z&qRtdSc%v3gi?6f&Q*Q>F+Rxu>XF|MMYh4EmEJ<z6@~t~Ehx^tH%t2>cJ|CP%X)5P
zy?pW0vV8166>Q+3kI-agBGHW)vzP6k(G%6JoVMzu!70FZ)k(*%T~Ko5VYy`auaR;D
zD$#w#2l3p1Qs=C);b_Ouv_h{o)h0-&tEM*_@iG+5(t%{Fc|lJ2DY47B?Iix<ViZu6
z7<MrFukSvvWS<;CagIE?n1seJ257!m1#-Jt262PV<~kb>gE$+-3g*KTeGbwtZcHn1
zyHx0KA??9L6(*?90$W`6BNy30i&|CXe^1E;_?WX?_L^uMO=N<<!}X!<M7_U9U{(sF
zC{_uE8rP!<)=(=JKp7Kn)c`-Gp932k3Vxon$f>+&Wa<m>`uX><A9XduC_1JsQCY=l
zrU6Cm@QJ3!Go_zLKX|_#Nu*{neL9OvSK}ySm8{aL0vaaBX&EzFRjg&mN+V#jiwBz4
zkUF1SrBBXDXyha3!leW4vtRLhsOi`0ikDkhze8J8iL!7!CF<`Gw(y)hL_U>*{hCGL
z`Y12odE0gfO0k@;Zi#a0EdBitWyw@EK^IA>^fQ$Hx$s(Gn#N(Yd?x!RWF7T3EE+5*
zW#uIDrLBo9qL|2}_C+tnZhHA_S+gJid__dO-J=|L16MxDRjLY|PQKw@<9kTrlmGC7
zSOEBmKJ(7Kx`5$Ne<(-)9vu?FdMz$+4OBRQ8s15op!W_X6I~-HWCzO4ZHHf*v48P?
z+bAQe`sA_f!7-Wl1{-QKTG70mOl0tr(p7Ugu|vDG|5Nzif0R$__*8N9au<h}lX(xf
z{G@h2U}WMv>5mCb6SnhiiL#v%m)-GcGVIIk#jb%O72B2X60CG<mx>uSjzCqj=@xEU
zLP9IR(!<3~<>`v(zLZhqs5^ADRqDp>mL5Bs<CFrkguFmc-k5Vy%c3&t0@!ixivS>#
zT1V#VN6J=H)ApP!5nR&8@3;c*ZqXuNy6m_1PaJUwqf0kJg{4#l^?A1(f;O-*qj7XA
z`Al_6CQBGem?qAZdU<46?oz;jCWHYQJTBG&nmz4dzRpjmz;+JKYRr{lev0oI?}PeT
zmC!1E9@L`$Hpx*}UW!Ok_1}9CvDgW(Ulm^+Y4W%Y5(S7W1XZQRyUSQRL$7?S(C$K;
zjPn%;zVopvrIH+f52xy5?0<L?H}4`{$`Tx7Ra0diq%34)WPE0?dictKm_00%T%CrG
z-H$yOT(@_ND+b`sBXyBKR@Cwl39sHaI)xv|-w|HAF^HClytoLgZ!92@Ahf|L|1NIp
zR#dLa(Nig0IR-~Wx{iKsDuXt(nWBA902zTE_@V0T(Q)F}{WMtkA6vN3;M+}+3^`8#
z+eFO%JMUo!bAQ7p1Cmv9nnrQMubbtQOJG0q_9Aromvq)y-!_g{YR#2xUG91>uI|@3
zg~b1lxd#VC;Up0LSM=_<p}2jphajVL(z6)Blu3>g%heqdAu>2Y*JK_1rx6EAvu<Er
z`(5{<l)#ClL4kJez1CsS#MsV<SsfoA0d2wfp;YtrI5r;x*Xx^};tK2aqb1X8i>C2`
zb8F4rpiNn^jkL$Oqba_cNvyH9e}qtWiiPmgmQ(Kpw3KMpHU^vAr5{z3)HlJt-4$vU
z%fLe}pITu^A)gvs7dJXN!aB!f{8}vcT|97vgfh0tV{Xu{I4UBeln1SSx~c>JmuLcB
z=T6AxiV08Y$P@2K9`Cz+B>L#78d*qR$WLf<W*B0fNeAVe)XXbcM+f|+>g-l-tI=R_
zgc^!tHn=ZRX;D&nukV>E9`l>w-A=wb^5A5NVJ~c7{jF1CxG1-|?$)>ld!je-p3=G8
zg%oZWrv4vZi3me5n`~L&HCd3Nzx7wO0yd=|V%|CZyI@xzgD`jD3oj!N5xeNb`rSN7
zu$D%(8Y_Kt`P4y;QRdOv*^d2<cPN4>deN*zJ)zIR*U!<9{pt9)h9f)b75kNxy2&EE
zhI|TiZ}|>Bcl=E~u-5&Qqcu`WRdBc@B|{BQmN^xSmxBev_2O-x-AT9$`2tulsRO_9
zs-9THPsQTxSIK0<AM}yD#HXjhrDjAc%b{_!jM&^^i(PovuE4~<KN0nMW-5Yj!lrox
znf;}(Y4%W8^(TTU^L=2C+%Bw9pncTP?pMdG*&*4|N%>#jD(6cX4w3Y)bzDjcV0n!d
zJ|JW7O-r62ATB8EX7jjiW$CI2j){0yNZv){c@DN=N)PriGx#BuU9%=>lG)xb4-x+&
z(9U)s!R7FP5pNS8PfcNq@?Z_h&PUg_7f<drm*@2*$tJLLT37x)SiN;=6(_?L=(0uo
z#6f__w*idk5Pm7IwhTsDMHZ$}qKqwI>#?Vqyjzc!(V74Hj)B{h+gL#<qi8V!u@G&|
zrAJjr5&1Lwuo3W$b8D%vI`ie_R^g61QL^4UuMv3){erJ0N7J0_o}%FEt($v+^ZR?D
zD(xA!Ajri+PAnl{dVBRi1I&diKRN{W;j@6JytKT<5`Rzotp5IkHQvWP^4)WhMC=QU
zz`zkhj*zxZL(n|?Q^_NqTmRy=E5fM_$4BwBj)oIHr>GY7c!Ul2580pxM5avndkp@j
zk!7`OM@TQD`U|9EWmjd0(5BkkKgA51om{ye?|);Mwp&n91Gaek;v>%sMhE2$*2_dy
zFBTj0K4~11T5C$=UCSvh)ffkvWio-k;}OJANzv1<#6ErRyRYE2SZ#W5=UJw$5{Yq+
zI)5S===o1tFUv9AzEwz(mMW7~plm$*JcD~$PWxYOFs>k}`^Juw4deaaE<OsC3rV;^
z5I~L8Z~pEBii01>D)UZ;0%HS!KlngwP>PkrT)q5>_c5860L)eJ`fpP9e|R5lA0J?)
z?+cZsz}osaHVnWP*M&{WAA<ai3g~%eg~P^3<vXI@J$O`1VXPQ-u^Fn5m{VpS<t$3U
zK^s0Z*FSQ{Od<nmnCJ&<PfA}`J$#sMKwOswbvvVR-FSST)1wG(QjHyP(;M6*?Q*QJ
z7%VTDThUQ!iStB{O1_)$5KQUO@Jv%1V(XGOZBCbWjifUEw)aXOcJiSna8`T6LaL*2
z9aQN|uCSup4Rz!uX{s_@9$T5o%|P-L`x}6Kua*n@oQKKitT6VtHh6%^581hS%y(fe
zF(hgMB&)Di<+9k#2bB-;G(>6)X#H9vcFy4Ro}_d#el7h^a`CE_%W8GH(u%6!eTF2{
zKl&#Q5BGOo;&Td$69#w-%=jhYh0Fk`C95{$j&Ktk`Xg2bC&mY8<Ca3D!pIZy6c3=2
z<nSVgWw4aR$lP(t1nE>6m&?zgrk%V0@YELkScG@o0Onl_dYMJE^8O9n2zBqtdU2)9
z5~1uOPkc%-RTC$?JktT>(awT|pyh-ki7$<7Ub>+{l`eTeIDg5Xwf2Bck0r}{UB*ml
zdS?DnpQ*ZrGMJ&Uu8+P}G0cx<VmiP#^?ZTD-orzAc_a9JBiF~btZeh<AC}>d=^S7n
zJO9Rp!9Sm=OMT?SL64@Tc8kje38@)LPvp;M>7hQm8n1sYk#&eNjm4|<IQJ#YMA9wz
z=IR8E$Y0=+`$n>nfT!TdQ-zos-;)<CriKM)$NoOHR^d%89R)zHmIioRS9+YfOHIvg
zcH)qrIF=WKkFfpXSAHQ99m0&3370yu)F!<`?Zpe#T?p9-D0KRD&UxUVgBn6-!`<sC
zp@&llkV7H}6z!Dct;YmlYbn0W@r4<Xz%%BByGy>6WX4pL26W6VsT42I`||J(xTjmh
zrRt1G_`9B&!Io`Kk8~2xu4ET{|HFF<`H1qp5foP^%tb;UFw{9a**0?(h|X}TQZ{Lg
zi&JT=Xfo<_PHdglooK&FWGD__d!5QY7OzJ&#;_XUA>v)n<<7v#;x#9AXAv?sI|xKO
z_g`gt2~t^uk$r#H<yD`#$+e(OlFiyxxv}1bT{w&l{>~4!<)nx+npElxw_=9rbuRn4
zWObr4pV69-(y$zJTB2nwPtS@NQ{CCl@?3avZFdOEaYi<3flnsazF1#P>)oJ&rs{C1
zj*v;^qNZzBwhD6I{{SU{_#MjojS7PEDRA&+;Ikbwp&pY|K1MPq5kTolk;ct4$G!}b
z+MwUne;gkI`>1ip8T(&O0S*E+IR-g7ZXBf@`>RJ@78=S%JMwaLu#Um!1UI0^etXq_
zXJ*fwWPug+!|h&KDNqDSaek8=N@@byF*<`PPb93@xv~<Txmc*(PrNx7@g}Kb&RhDD
zm=5EW;gOSGO>@7x{?vKZ)Y;upqvslKPtRM<P2&jSW?KGOeBjo~hl#=|?|WyMaLG*h
z;UJka_5wayg-*+A1;MMPM+R>V+PVEd3N+A*H|XC}K>Hc)@VCjJ{UL;IK7;bQ?JvF~
zlA=3;{~ns8taT4pv$9x5pZuYI2q||q+tr9(VHPNRJP8$FnLZ)FEq9iuopFojRWrQ^
z6`yk8RjO2Za_fyM4s@&;j|-h8VQH;TCZM@zf%bDM%R|I4fUTq_YmirH${G7#iYjQH
zA^E)C<&K2I)dQjd>BDO-v(>dGf@F=iUNJ2GbYAdCn+?{|q^fL#NZTi>Z}mD|w(Vt%
zOL>F8a=&QqnYIjQ7|xj{&?b=24zIsJO=S00kF!on(dMtKA?ldcTbu7G4v<<HGL-+^
za86<3H%!3x8+2q7%dvb*FKdcR>r&y0CzG3INwWGE?ql*_>*JMN1>z=Z?}wI(4hxAw
zXu+L>Hy)9S`dc1kpb*v>_}@|>qjG8K%9<Il!(QbPnY}aVhzT(xlMAPq+QW=kQ8gpV
zZLI7)3`+?Sv!=TZFk83;B~k5nI7fF$*>9bZg9^mD(5zY2t~X9Gr8-5gzM0#wXldWx
zgLExj+?IDT8G3$2+o^fpLRZzdx<r{QJE1ZDJ;K&DtLjPH5qkr+(X_oZA|mc?y5E6U
z6j9fVB;Yvxxzmrxpf8on7J4PaRATKtpFhJc${q78ZJssw*0&F9RCw#x(IW)A(~NTC
zTdY#kV0<+kt8u_iKtxqGDwDPJt(29nzOGf?<-xeG(Cq?A%C5!wq<VoEl*(%Sw%}w7
zu-v<4J9y%>Iut^LQ}a-e9W6F!lhrnq0YwLc-N*(4eM-CjNDMWWQRy>S9}*savH1^=
z8IRZ0e{3H|3rY;hTN>^tJSjyL4u;UqLUd%JdZb-*g0J9;GLQ~vKa@?U0s|VRW9*U_
zYK^!vh3OTWSz(~K@V45T8p(C#8{R*?GPKjqSJAMDKQ~AH7MHDY7i0oMqQH>nzmN+x
z1_!=LH2bX^OlY#?;LZJ&mYDLAfDX6WWbId;aqRT6{C!KT&f(L~NzA%dGDR}IGf4cr
zbamPdTO~Pm>N@>`GppJcGVR6X<}1R+`R%NV>6a>0NK&<=1i#C;l;7U0&ei01Ja|Cb
z7W&P>p_M!2N^=w)Ky>@9;CGEgiEHW0L2-^_15ckwXHGdmGb)V-uk%NmC*ffB<UVin
zul792B@Zd^S0DNDRDAbw>t?S0zL0PBo~)s=vTUB=wwG^22_-Os?X5c~fTvm<xQX;;
zz;)bkJ2TG>t|dCHUw-R`$J73j3DW=J8Aw<7**h&!{<hTg;t<-c@Ue$k5NiBpI6FP5
zVShKfrpK%`1)vP!4_RLc>GBKotqWI{=!jG6NL)mJRJ21i86^VusKmKzuqjB(dts!j
znss=<YHTAM#A~1Qdpe%c`OXp$0}`ye;)9SPe$?4)Xl&;&nO`tn6uilKJ@fjARAWpq
z>H}qW<S)=aPBb>7WEs>W5c|`rCC(m5T>o`LYf<gR931&^-}fKY$`z(Xvs2lH)&8>$
zABXY3Qw~J7=LU^&q<Prrlrj6i2E$?15qaFv^6BD31|rSJz~6nbQQjMpSQZeUK#={R
z{%LHwTV!cud8x8X(A>>1V**g<nU!JlF|GnXVcV{Ia;J&jtwDg2J{L0YE_6BbE=Vy^
zkbtLOEmez<wdC8Eb}cbNL%X!=)SYam1QbAZa8>sJM+fV}L#3eYfaAJbMJotCI%`Ca
z5+aO=*~UfV@{e-{1P~3$-szREt?8bD0*PnfY?Og5bn*^Mv>twr)l6~@v1nrYSXEmt
z6wUC$R5!@Ok^9(GK&rEP_v(=Inb`X3&kg5{+tGxKCu+YV<2#3j>5DS3F^VE6*nskb
z`!HNw=*wOd#2f5mt3x_0kBi+wxAgjf>h@D?$B4~7Wc2+yf&2cg-PoQS@_E^)!mPFd
zD40;x9`VAjVOG=6n$7cUG;*B-cQnC{f#dID{i=+T_!ERpD)|He{!>3M|Ar8JPnj>O
z*ljzk2bXvJ!s#WAtpn%`42*!U%JyWW#^-kRa((t~mkqB-&`Q_GRj7x!NnFp1$UXH1
zEFD<EG}O&+w_)Cau^<H$?8mjJwsKj`6}Y~WI4PX_1GvFJ|LjG#jUI+)bEH`DbY&!V
zjFTW*rRpsWr|N5F*zawE5`N=iB9agfv6$N8E65TQRE2Yu6Gm-Q5RtKMW3wG<wtlY;
zT$wD1W1IpV<wf$nD)oXuLO-t}gx60Pwlqo&djgX6c$#c6omW#~<I!LnpfsU)7cDDe
zcIk)j#SU-gPT#&2RqSt0cKjUgO}7g(hzQ`nbons9yRLcudd48FQ-5w-_g09`y(gV_
zD(9VH*}Orlw?}TKVvF0Re`d|$`szLeRt@b}3K3ty_zdfnV_>gC7ks<b4%|<gA1@xR
zkXiz3X-zq`eB^K<X171ik-L(#!>^mfFmwYr?TgmtawM*hl^3q6g-D@YU2|$uZP%o~
z<7}6fR#tJ1FK|Bf**nz$XPRb=V`nJu4uM_DqXrdrm$b{xp&rir7C!+#j@<r%zi+ym
zGpEg(+!Sz51NSuDY)B`DJ>uIOSKw|_Ai_kncFdYVeO+n>qo6Z$X-f$9xaBdcUlQ`I
z5nmcyqPqzZ7BbZT^>R)MB$c6&s3|Do=G>U6G4aMZBKt`Uymj6)Bjl~0t1r+voLf_K
zf|5ywn|E0~XHiFb<5t9QX!?LB^1IxaoLX}_aAPrbDL12YdB1jcp^yPP$yOiL&lYCG
zhiXlL2o!;Hrj1Z<ZYGx^grr26z=dWr@Ib$HCgWdHd?&ua>IQ9dLraWK%@r@XTr`tT
zycL5SNRVeWGJOTazb+MepYCHRP#f8GhYzsJRc0<Y%T30ZPc|c{%}#UbzCA!B>rmUd
zFa_WyWQrgf=nd}xjIc#yu57d-*dlBsXD>T9i4LgNDlvmE(Ym?ScXIRai3whcjB=F{
z9i)H=oeDEr`wCP@Hth3MJzf-}vOSe{Yo?B>L!M+Mc9|kpH=}zSp;2&=M_@KnMr<=d
z-EbkzegQ8uUK}JbGD{ioq6XI<QiM5}>%s(9H7hL@Q%3{2q;9d+$;hVaqD*JQXcq(6
ziCvZofhqM^bX<muekq0hG;y^;zDBE|*@)1%Cf71%*Rk-uHv|#rD;q#*<C=Aq@Yaq0
z@r)Nt&DeEp!7I(LVt|Y*fA2*Rt{<(QznC!JZJ!r9`PRBn2EXOG8eK+M*0GCa(la{i
z{IwWWUXEyLh**Bb@00V7e{VbMgx8NIAE!!tJoPmT8w5<g<H7`GHdrQ!{uY{<W%T;$
z^U?iH=z9s_tv<%Pa}0F}cBzmSqJw}Ef;TO3Q5mJyV9w!9xN=n0SO7xqrAI=`HEjU}
z2IS`BTzT*$tLG8CwW+f)GazSVHqasK_VGkUwaDiUuKQY?_ad#&4J|G56xW_pgmAlF
zL!bJ6rMX;eLoMc`#HaT9!*GUlcQ@oMAmQwZGIx7(lpfp1mHK}^Kc376iEaJVwZ5++
zc5Wx+2MY@F>zKkKMs6*<Vf<~Mz<f)_j1}^p)p_r~kIB1ILFQl~L?d4z{f>qODus66
zlZNGe?;|WQdX9!GhLId)^0I-iQQ<qPe|0o9jl2_6GJ0(;$@tf%ua@AgxrVeKhR?#E
z##IPW{;c`P^LUrLA-kl&k7$DYnC6w#c862@)<1|P5)jovmPh+(FZ5!X2*k?W5~ZCu
zp{EU?vpAv+VRFo5uka?wiV!}ToqO-H)e28~Ax;ATKta=tV896WMHE6h0cq`yGd6Z&
z?4I?IU;>ds)K{M|AyU=`(*{fWXV@p0sy;gDFl|g0&Lv^t)ri*ne5dZivfdL1j_}ov
zLC72n_fSFb?~AdVcjlNhT${>>`|7aDU^sD+(IGUw^YB7?aPJU~p;iM+I0<?2ySq2?
zqZEsTJ~}e5rGUB6wjpwaL2^|Sx!~qj4PWYN*Ap%zk;<H)He^UB5TX3+=lPr8%$ee<
z!z`Zvin*zdF@tZW)S~)OE1%WEs;1T<|GqNM95QM5{YyV?&WDEYBgC49_@Ipo-)*l?
zJ&XB$4~?p{^6W`60?SI$+bz}i9i%;ftJ0J<=lQoRqDP;-8<zBM82bEx8RYS-VVIco
za|1^ajQH96#r1TnupO4t&JAHbxjr_RQ7cvjf2n^T6SjaMf|!L6KEOyD&O=3wPDDT>
zyfD_v+$u760zl#8QVe8+K|9D0b*V_Q!tR8L&-szSu`n7_j3ycNVM&ECIkmd6#LMH~
zncA)@V5xhb6~<7lkD^6x`R<<i3HjRg6iY3Xqg3u>l%HWISSfXsUl06Q70wAWzty1D
z3+wLsR_P=GlaGzd*ZQhGYfxJ(6YXam)J34sW<0!t&d+Lu*IK)aXAo-+ioj$CjE#VX
z!xJk~YLLo!V5Rb@d`)_Vo%{T^yzbJBq%|Ezj)!(n?7ivixeVy=@`|!qt{UhGvXW&V
zId$IBISPt(`eZ)He{7Z3Y=l4K^I5FWXC5nrOX0Ra-DUPRy1F(%bPAB8(i_~+1j9A(
z9)e>HGtLxDyNRRZC$Y&~rGH%EVvH+n1RB=Vd_A{s(YR|o;F+}{!|{=ODDSw@P~3Tg
zuUZaEZ2k`~2|yk43_HEz)U%S0nt^Ac$-gbyJU5w-U&^u}#{_P}JC+vyWCj7*>*p@O
z4(sKse28IG83~nd<J~sWi?XuVfJSs4b+I5)tth2cU*2GBRjf0-uqb9w8fdLGBVWH}
zn6Q)ZaggVxfYoTV)PO#Fv4X$QG?61;&JgUXDYqe6TPk2YJLwwSuzi~p-b>fq%c4#f
z?hB>bz%UJqYz0GY79dJxYZlhvFs(WGDlT(j_EMoF(@hnk#C`lpx>USU#lHIY=7HUY
z<>MCXS;3wsINJt971cuV0Atr>ye&eEQ5msl1Vs26H_3}6_yK75Zv-=!IB3P!n5GFp
z08scaeJG%zEs$(b5Sj^vXAJ;|@A$e=(qG6+D_zAfhFh~{`vvsqvq5NlffPzF31SV1
zhUis-EY8BZyih?FO$&Ey=)X1#rvxLofYlE2)?h!kN{o;G?DIAkKi(__WYl2r|KaPr
zf|~ljXs@Dz(xi8y(z`T43`9Y?^iC)OA_k<l00C5bm#!d0r1zH4ix7%{fYN(OKsqGU
z2!Y={|JQqG?n53jlgUhybF%k$@3lUQOozY{htMn`DFAxd<rolqC$KR6kfk1uo{>Q^
zyIjdN5~k9Fu$6My$cRcf?)muZ$kBe&D~1UYk5l!w|8U_zX;<-r4YcG?K=u5c_;Y3B
zk_ilf*^^3K;EwI~r$XKQ2zHdCruTC_wkUY4Rqhz-GC`JtKW|t_web)>@}SSK+A>!l
z%B$4AW~NP{*SJ*J%eMp@@XvvdO3YFDdnO;>p7WE&0KpPe$fz8~HYz`P1w?U!MyiAB
z&xihJUaktk3Lu18ILVCwd9OtAHWi+&e~I*kumP*raS60*kOkf;N{O9Af@Wq$DB$&E
zb}zR89+0k;$w7OI=a<`t8+f^c`WX<5B_aK`ly<~^9Fq3=N+-Pz{y>Mwnza<SdPX3R
z-*4mbCkQ{?nP(yxpB`>|S?q8tF-y5ARIWBp#x=ExyCIs#LvUDu_fbEPHxNMZdfP36
zyWwx(w_aAwz?nsLLFmD%u2?ZW?Uu&`q8s*X^&~M5t0Ud(S2Q*Fm&5fHEXDa|zo)CW
z=Y2%LM2%Li9GNg%hkNcH?>z7uI^iaS`lL&*W*Zpx#zeq~PEA<Xr}<kxAIq@(5wsy7
zL2E|zwI`dB*{5lr^8Q=#ms9*nQ?Q^|`6#G(xR61qxC#5$dapQ_3@P-*d}jjaF3U?i
zV;0Nq5l(`Ui0sd$3d2%yU;Cp3fO`?vtIHG%8hA_@{JWTg^_Y*V>_)E8-Y$yhn?0;`
z_4bXnw&sf$(+wmgKt8KNkn0NJA^_V$u*7N{k`|uT&2gy!O`_b&Ff*uVHbZrwvVLpB
zLS5ujrVhuf25wClD)-c75$_)1`V*CyNy0>He3)4r77~UCz~!(Q%XKn=Rqz-69kSC(
zOeB6C!)?X8Tx!AO&!!K2ZDS2#^kP*BMcZCrcGb;P^XYYepaM_05^Ybth#-P@e@iQr
z$kSsZL{weXoAqAZhzwyVjyXnhY-Tx~p2J&lvbl|=MRC;@n@6L#>^G>f{qIu}?^vwI
zb-%YHBEdXn(3p$b<`;J1rBH_WUxy0{)t2T6S57qnHYyW}DW4}+BKCrR;?gx$W>n2i
z%hK6ToYg$i`Tsq7((4R}rXS6SHcD3uGdjfln8MiMrMj^K%1qU4MwqE`K2~Kn)VlU;
zkXD+|xJOD!<~CH2s`W>A{Cm%E`7Ve)&Gln}vGRolN?#|wYZ_~*PM^zmYfJrKzx+6F
zmeH>(rRHrLYpV2=7`HMyJCBoyKm@P2C${`|t=ByfQeXW8;24n4z3rq1;;7@=p*?1u
z^>SedN*wcqY`chh%NXKm1u?Wwfu_0?-Up<v`m`Gk^K17sv^6zr%#T-rrB~3zI2<%I
zF_avb!_VXVig6%nYZ5oXDGV%vbLmIpc|$nxYYK|RVIdE;4(tGh&}lB`R372xlKi-D
z^*y+s_Lq&^GyO2*hIUj8A{If%I$_x3upum!ppdr29-)91=`+Tog-7nfvkXpU_@Z-!
zPmJfnOLgX~(2R;s{f4E=+!%4=or~Y)0Ae0hYUk{2pRVA`$0=(eobI5^kguKWT{ba!
zxjAT?542@h4>v&!V6FoAw93T`cGG6x3X2)_G72$?*V(F5XfFCSR>OdaFXE`#rR$t^
zEbsGcOzq=lG(`=5Cb#yb3@0<{J*-Gc8-k>Te_Xvj<VyYC%R|z3G&EX?0-@UJssxGI
zA;_u!w(SnNKi)wHvxMx<V<8DFfle{J#3bC)VdJ-{<~xD*BuN6Al*w+IR|HS84AZP@
z83&j5PJctkzHmnnqA(XFJjA$sgeuV*i1S0DLP}{Pr-4iKGnff0X774~!Y4sNf>Os7
zH%gOW+YO@HM~IcH%K}M$fb512X5egN`u%XYq8FYU>L>9*s;LteIXY=R;rqH~!Xvd*
z-pC~FA<nW=i_!C59&>SAj*y%t|390I^)A9+7x@cL(`TE5S%r7(U9gv5g^hi1PrUyW
zs-dmG<*ogccav>qQO)_4oer;!M!eMBg6LA`1tzW(AGwg3j~(y58L@_#)}SVQ{{7OC
zEnIT}(}NlMJt-9)IVxHG?icn<Pm!_v_`Q0IZkzf1aXNGD!_hL8qFL3FU&Rlh#JzlI
zKUc`fkL3D{pHJ9Whc!}-)H+=LRTLyt&7ue}cd!Ik%!@-@oAiQiz4dL{4)Yh1kLHHx
zot&?nOp$fvrgUH5l<Inz++P-*c#Rt+pOQk4?;b-miy<z$>9$V7ZiVtX-L_0}f_=L5
z9b*Z5d{yPYiE>wWZ{hT!Lv9kyR+8=^9%bR-Rns^LjDxG4i%d;|^B=@>cfQkPPfpbr
zr;Ss|!;B4wZn3YFr9Np?kAS$Y#+9BB&j?YL(@NZk=aWj@B$4U+MCdotV}eX(b@7Zk
zxMfHki@dk=96Uu(z15LdI=_{fVii51^u;gwhiX#@ftcTI!%27-h*0AHvwKp43bw@9
zjPrDczs#^4$rQ}(zPkC7(%bdXGDm|kH|rx_vqa4cFo`a9Uau}`)jiB~NE0~t0=|-3
z*M!Onv9g7oguBr6M<|`LC95UYHFXu4>U2RrvrU9t?-yo+bPR3$KuG-;!{XRNZO(kP
z@8O=ZTa$>1?Q)$iqxe_zriP`=S<cI3JyrraZ)Vd7^5DPbRvm>e`7CGngg^bwWsff{
zX8(lxR`z6QPE{<xem`saFuR9k?(9bn(=oNv6+`t6_(fmf?F2_ik1H*9q?o|5I-Sra
z8-zWee7ht`jCdpaW!w<o8ST?9XCap{Ej3FCWksvVuvbp_#jRh`eG`a;ICUl{G)DP^
zvhGmg>uf&+B760?RI#=U&Ne*t`1Z3X-)OOSB-6&0oZ-ch++2|{zR9&FbgThQzCe`D
zaC>uRK;~8@<*6O<`bv!KK${pov&-^jF3(sMO3XS{{iAR5@9H~pSq}@B=jf+3T6q7R
zTbE%R1g?L3@T}_I)sXEC)B%-?66J5w^#Y<lrh{h+p;!se=zng3B4D3@B}(VE=WM=I
zEyUPt82)DdJF>|Cdn0WtbuQ-Ja8qNh`SMFArnRP-k+dzG!`(T1S2ZNRz?`t;hG%I^
zxq`&q(m`V$_H-U0nd!PD8E$hL<`Iw72#txZLE{Si@MP(5<l082u+OGpf=SFqyvT@t
zc$!0bId4Jd(>6u?`G41N%X`<c%Nz*!M4QF;t&T^;Tg3<iV(6*{Sf`9=PU6R7;72_z
z<Pk5ci<W1j5t@)FnQRaPJkh02HKQ4@5u|JEshyE{fI3^=*8#cA_C1JJk|W5)9WO@%
zsZbpP79CMlR?x;MH`g|XN}}^JMoBJ8H*suvWD0Cj9H&ROY`fe(uX}cHfJ}vqLVeS$
zXZgMDZ6%={1-Etr!|HS-*tTM`MSsj^e%NhHq%lmxWx)M*#_#&wRJ{wRwj{bGW-q7k
z({AwLhrFPb&N~asTMA*sP&Jk-jz8`Q#cvChU+FrM@|?F^+)H4AZ(kU=IQZYrfl)Q!
zh5H;DV<p3%iGbZ%R%+$n8YbM0g_yuKRu|cY6K~(^p28TJTX<_3`EqVfl|RlC5EkCg
zPfgkD!sp6S1GJPt#Il8XGgcAp?iybzObk5X<`)v|dt|&lR>-)`$KE0+I71pE2CwXK
z+a@YKm{ej0tc$sVe@G1Z2$g!`B0<E0z;tqziaTK4k+jh+hD&SL1{IIF3*f^RRQXQ!
zGo7fb5*r%My?(jbXk_AfuI_?d{2*^7!VEczTeX*|mnpR$ndIJ~-`=w3;St5c9?k3B
zUlY9lx3d%qnbkXm6MY}o<0QyP!uX^pu(oUAPAaAxmf?j7;ObpZ|JnRSFZU1m7mG8b
zg#44A^8JTFfOyfMHc5vVhA%r(i>Nr!PP)78)i(9e+-*HY(NH7bi-2`X*56aN(V}Ne
z9w6F0{#EnkW1c7{fuT_SP9&z(zGS@EVvyl4Ql@mGq#$i=f_)vu`09H~>xC};kmQ$O
zu-?>a6fj0;nTf2KEYppRc#+R-KJt|vQEN4DWaB#eWs&b61P5?>Q*r#wxEyzrdOViH
zT3tW)Z~?vccFF9sF0V4B8sKfVn~VZ;1{(m})k~raf!2a}=?ZkQA2-wpZC7l>%;Mf+
zTRrjg(-;T565888e>8}j7lkHpXWtr$oF*J3%F9AfCGZade>?Z|xC){}QEi5rPd~6&
zRu5{dZTP8QJj<0*FxxyJ(FYzGB2V{;w*0k<yJzm-NzW1rI#c|b1Us%17#`N^QhuHw
zLu>ZYl1;DH%^hNJ9_jf*0$M0xHL;+|-lehnN&b|MoqRo`9Z8fa4`np4u9zy=Y6SUd
z>i%hQJ1=x^h320fU_m{KJblY|Pe9>;klkg1a=&Hkm|9FBT*VA;#V!%iCRWnV3Wavz
zcstyws&ewJ1e?Q*ejijF@R|1j>5@SKup_y>>H_Pn(7N8Km@4Z8ZG$nCJ2|YS;oHdY
z>7_E}LTT#i7=?TyXZC2ogIk&N;MPxjmy_&XnqkIbHb=5V<uH_!!y}F~q3zpuI5emz
zK<S-$ebYCWNU%?#ig(e60k&S!(;&LAD=;qh0{&NqAf;a%X)JURfOWc<olM&{jwp6|
zykJKv8$NUQ1!P0BUR`6AhE)$uwu5b0-`ac?>SKfrip#~bv@5!;EjHAt9|^fu5i>yd
zmSHJ#af>vR^J|IczRXAJY$>KtpC(p0VdY(U8hx7A&uIL1r?v_M?xPcB0+joZ?{xM#
z*Z|2Mq1l8lTC~;dlipcCrR6D{eH)fJ618Xeh@!q&^iWXU$#m}LBek_d;!{qtu;a!b
z0A3*lVS(?Dm#u{KadZ7f>)qUJi9~g<PFJ?6a-*@7Tykpd)4ptA2!Ce&cA&||tgFmF
z=50l_|E_5^C2D`>=5UGA*srSWygwq@^o~#KbL`lu%(_YUwsb~aPO7s|yLHu`W3ct;
zZ?6Se#7o%Nw{*=igKW)Sh~FJlwx21KG&TzzU2V#^&M6J$>;4{@Y`RwEVDcuNTfJE$
z-|;~Q(NUGnE}o8Rn)22{=;lY(f#-r3R(irJGOaqlJTCLks=`ET%N>8c7GZjt=y<s`
zj@7&mM5pw9=e2wISQ$`nNZJV9EHg3Aqwm}8ozzzwhl>j--G?VqbBlbidvJu9Wyct_
z2SK$p?6bCyc3T`HPIhZmY3Ibj<s2>-^;`vO&&FB9+a@I$VMeEuML0FdjkNX)uYy9q
zjE08oCCjJzaQ$*q=XCia<5W*gi^ay*=yBi9+~VU6;P(4L47yN)hhjr_H?Y+aHas;1
zvv}D~dN{Vf*Z*)?RUles2Y$u1Gp(ZA_9uIw`A@~%77u&?edy+t<ZNprqXfIEM<}Lw
zsW7C3-w0XhVzqg69h|(3d=3apNep2t>&rhtL_z=Eqwhml@@e(N5H1}Y6!xut(#MD?
zva?{P;rGnKmL*DmsXS`jF}bigRwhGe#e>N_^|A#XY@NYb)!i#cHbnLTb5CoZJS_3f
zz|9Sw6ROU~-EU^qpkQ(K9Cmo1G-l8k_jcOZEx&9${&m5`n6u6xVM<3tBBnCaUh3Dl
zq<Ps`xu}koudzVTn9Z=!Y0!Xt^_z8gNp+Cw@)qR%{M9@`8WHUek5d(5XZZY^X#28n
zxAsBy!Pjd~R_>njcfg7COzu}aWqm3MLCQzG8}Gt_m)tK^M4%r^$9ok7PX9hRM6^{o
zpIxr2SASiKsuyWMo;?T({Ro-PUH!i)ulj-9#|F=+2D-$4ACos4jNA?uIRahXCC6{&
zN>Gws)`dad2w+;q`@*qHZ(zsG>vrA!O#R4fqx{-UU3<30uWvjGxZQSyMScMEAJI!U
z2`phJH>tU+i}h}`h2NN(c5dAhcUYjHhc1YE_4P+M-oyh@Rt4@6$8EOw(0I7SY#*GY
zYi-1ls%2p4a}?hp!SFFn;(NMgpE1MM9(2>k&iR5JkJLUK`m=cn`FZ8#LH>+<)q10Q
zQ9yUPg9k34IoTchW*MHO6S>ECUtQEDusKo(1JkrN<u}5J)E#{_ldj&h%#4)XgJR~|
zs9j6nPERWYuf3$`X*jH7*7?D}_+GT8i50%c>Cv6~Z2Sa30*s5c$+`pwR1X9&Y?+?F
z_R<cS{zR+9kJgCFa*W6Pt?K$@^n`Ud^cQe6`_tob#<_MZE&9C!!jS6u_;&8ohsKVg
zYEo6?k_F}KwcoJo3ZG+)(kaH*Q?s))W&RvjFNf7P%D5E<1G#Ufm$XyvbHH({7a1P2
zGN8oKeXbX7SMN}|&75V-l2Ph^Gf!++!a6VG=~E*&9?8gi73=FJ{%`TfCnW#NqP9B(
zN*$srmi8_zFaijmAtNHyr>Bk#$M)=NB<EE5hS$GkaQs_u`hbQ8KX#14J+qJa`F2RE
zv5@F=+DQogVD=L4zDJA48AlI0(kEC~SdQyAjmNmyqL<&YhkL5P!~5?yHPtso1!#g>
z1w7I9oi2JGkTm3&xX=V7jcBFM+c}+wIQ@oko{Pt+<y)4d-*a;|m{&|ZsJ6tv`@?5Y
zUdd5+v96|A&2TS?^LlLKJx}%jxwjFHtK^{mM}sv_#5F$?lEO)L>GpN|_wn0LxLC~+
z<svt+X+n0w2IZ0PFS-eW%EgoOkq^<T6cDL+2i-zJlVVu2rg8<;+0C-b#d3e~qSZMl
zYB!0n47m8&ru#$jpQ$CTgnk~Y6a)T;*~%)N!|l+w(ufh;Z21Ns$|DbNTNaYZWuekT
z_(o4wF(%mMg6E2E2NLZ$_rkS;S)`UZ4r|1eyM>{LzN6rK>b0RLodwtt1l%P_7Lem1
zU`ksu9Zia2!Z$|ulWfEg#~^&YtWppG`=yKLWCH-ow5bprdS2@N$=p2nY%kv^S04XA
zP=?Zwd@+Nlim&&tTbzeg>=_(fA~uzRfGSsTNR=`5k4vGj{(0X6uX0uO%r<B|v{7#h
z*}5d?BIcyt3glAsxq;PJhBctK`$v`?T>Sp&-R%FX&L5Zv0gXt^q^ibYEYEs7*_}P@
zm%9R0M{@ZP@v^8)fB)JWYQ`v2znN=m8C>w{>JWb7SE3X4;D?(3tb1iu{WragyV>rj
zO$)XG+(9>!y7h?UR2vd27uC6{P2whwgPq0riD3k0I4Un8{vBH60-mq?9_6*wkSVsQ
zk|GZdeGQMwbPPC%0SjTpC8(o(NHo>C2EP_ym@`ICgzWoYbqbSXP}5(pxB3kK$U3$s
zD(D&%D){?Xm$d?oiioeD9)8w&#N`yIzEeA@L~X?`_@210wT*VnL;W#6RL1#Jt<8e>
zBel|ufNA;qCt45}$&iREa}E)VU0%&amlGX+*l^a39Ut7;dQ3H^m&#O_-qh6G(%6um
z0UeMC`Au~M9s^U}t$%&p)*@sX0CIOfzz3U9)~1>md`Quok$J^<Jw==Q(d`g4UJr8s
zLPnW2`s=M!-z3&)I-)`)`m%UiDq6fP!M|ue@A$f&3cZo0RZvc4e)L1RIy3T$?A(|T
z@{}64LI3*TsTE(E=VOMCwX>u2uWDFhiM!I6^-tA$)OYOo?$%*0EEC&mCKfjgB~$%k
z6-B`;wOS*H%0iC9Al_<!A}Ps@IL(|~?u;ZOJ;z2ij-iv7-~i^9u-1J$QBw@p9xI|_
zb2zso{UB4nM*8KU=o`(bU(G-IB?#&`-F8o0TnXSF&HeA11~BlonZtCOw(vG8xTeg^
zV%Q7&XB&Qug7-Ox#d>UB=UCC{5edcf@F+dJf1jcP&iF#2M<l4p{W!t&N=HkF+-%J8
zEnm%eHUACMvDc~r6_vA)KRm(_GaWzk@F0vW&0BV+VgQB{cckgK8o)7v?+@GiX&uxr
zr~mc4Is@IQ7?u2u?Q?x*N19qv{uwgI^Nm3K5%*JU71!$LS6-rxQax*6lWanpr1X#K
zlThkRy9@@oU*4=O2KnKAOYpNW<B(=3n~8q7h^c2-$>E`zVOnm6e*5K4`C03v``Xg4
zKbPNeQTo6D))ptUcfSr8Pm{<T%HfIfcIHasCA>#a%KiwG8`@y~yyS*3o(wNd{tjmW
zRvZLba$0qSHR}O3&$h7w09%!cS)cdb%oe-J=Xu8h*yC89`kDsQA0kxG*m#AxEhsfe
zSu5{vo{iqz;39k&PYmOUC6V>U|94FY8=^RR^fi63$TqrKHwSE0QbzyF*{;M0GyQ8r
z(_%bV3H`+0kvT23^gv{hV_a8K^I*R5r1i)>xOcRAYqYcYTVAX0&Lyo4Emw;{{MY2Y
zL<;#4TD?%)tLFF<97ttbk=A`<&o;*vdeXjpQe3T<US%FHzruZ~6g6|QMf?*_YL^#C
z8XE6}RNl<(q0v~oR4;A_m3)59`(!IgWmFM9N;FuXE;=)-*E^r?e0D=OL|;*leEDeP
zsnb7$E~T%zVbwf}?Vh7My@J<56oao&uL5a+bf)u@!sYYb&T5Ian^wm>#f_lI+mF0=
z)!R7}Ixw7GPknK~N7qG>jpr%#IMgWRwm<o{hKmn8R7}d-`gxWI^Fwu<pEizupC|pW
z@;(UbU(a3EE$V#nKcF*^wm1xQ1SE9=_aW!}=5J~;4gY5*2UWlP<qnHES;eO2_>u!J
zzx&8PVfwdYSG)+U)D_+!$rf$5Sxiq&{Rr`G(=7C&kG`>j>+4Dc5;xwvoYNB7@Jq|9
zPQcYjG`$yjxHRnMYmx5ZCae9+%2rDoF>|yy$rLm5LI0H?)7AT{Q3!>L=W;wFaUK+r
zMhwMlL*}^0JpL9!!98lmUUPTQgG*crO^t&Kr6cLL#|&Q{9kDNsBs~l{QFqS_>90Bd
z@7j)mDih#XaS6#Fg;tIt|K~`%#c1&C|N9_UtVIS2@+jqRO{JRY_?wauvbzS6Z-}{{
z|ALY_QFmQKw9<%OIC4(9!<-5Z)|+nUsf4q=)x2$`hnML<3Y89nW<7928%`=Q5XVOP
z2LG^YmzRG*X(uy2`c6G6(qLlD`RR6`=cz<QexgWHytIeq#%UPwAGqK9-2##ktog3(
zNe}$v9G}Mrg92K9N{x|aCBQs%nw(GKBo<d~XHK13s->?aF)S|I{_>=5V?I}$Ncpwf
zT37P)n<9<${QN*3JE{g%rejnrY`is5a@E6~7&yP$;!>17ZxjW3GG1y~@Nj!jy3~+P
z8=K`?A|i4zEGE~fLe#}4?P(Sf$yN%HU2&sfF%`sWjR}%da3TE4o!MnhXE7owVNcYx
z+Gps1X6v-!R3V{F$iBX3+TR=VDEWGf0dO{oaT9Z}nAtj|{|0lQ7D381zq;l+#2D1P
z-as0B&YLK?z0BSrI77trOYSJ}{VjDbvVc20A5$8?X_{e{YBd96&X9W|smh_rK1>zI
zpq=^l27PaYr-E_Dc}^@d(yFyd>YqJNNk8R7yxgtB<w!ugSEA^hMFe9+f2;>I*l|+j
z$Ap&;2is{LPU{2s)UTC;Lb7F=v&$;m9?g-`po|q8F$Jjvc2|8^slG3xqk{jsp61h_
z0hy`t(#{n<Rx1*in6L`u+ga+Jwq@~lAX*S-=OfuJWxN??%yLt5mXR_3b`=)TCFsKN
zt)3R&6ZFETVPREY${OE#!UcBke<5EW8~74Xs{X)@N9|xm7ModWXe_mn+PG>KSYIrB
zNuXu&<gD?Xrmw`jZ`{9x#onG6u>KHJ1$bgqwzA3J)tU8!d+LRaoM$Fo*?UIE7)Jr`
z8;=x9s?>Y3!YmICHzwLPC`zVTM11QYV&UOxgFitxQKHxHV&r)VKWds_4lw)66nF%!
zBYTx0kr%s`=3{2sFudsIC#nixEsit+)ug4XYf8ix1Q@2FS{vp%RTewn{Gm?j1txOu
zB;DPa;8J|P$+-c>aHNI@6d}ZGr>5;#XY29fX&R8Dy2OZXOyr;Wz`bW|RkPUqQ%x1T
z=16w$+K+>HY-jB9teH->7O{PGs66}M37ZqaEX-2KP2~#~ginDPHs)jqg3(mb`gPYR
z^lz(%I&(9p{kzw(i@!5K_T-uqerLQR$n!ko4qx&r4|Ab&Q*I-%sG{Puk;I*;#9r<$
z*Sk4cYPYy}t_nNcKRvAHB`&h*eGFxMrSp-I2*a^{utzMXVp={HT{Gmk?-=(8=ta3h
z69B6OGq)1afi@gz*f3tu)Re2~X7fV&n|4o{8c%=;D;<qK1t!u@f`9m1s3VfiLaz%M
z`%=RfMAK&f!*%f!7*gV)p2u~57=k7_ZC%lHPVTz;Ci@o7L2H{1r{JFzzW*|Pw#RlY
z<>w80^LtJ5Y@=auZH`)|{-}&4&%Nr9jNm^ze^NaBf=x>c#$lFcogwG`&1)=>dg`JN
zh08nKTm;{$@?fVMR*$oT#B%BvpnX3Z@4Pi#L1jk&di;#xtoC2_9gn<D`_5MYm8#=0
zF?kj0u)2JA8J;q3l7t0C8ICQHf&J^{qQZ1usT^8-%TRmUl4c)x-S)G>RGfPuAe6Fk
zu@r^5CSRmy`_xf<?&8!ah{{l|6Rx89>&W{ae)R$Pn@`G0icN~};aN=x?V2;r2t4a4
zZ&f4Qb*2&XmBs5Ho^a_tePzBSJed0O-oIZpzshtcM}K?Rz+wjLTjbj$>P#k#87kKD
zn757U+pPBszT@2DhPi1O9f|Lzg{vcb2g|?zE51l;Mv8KH!nR=i2gP$!+dnTEh*1~!
z5%!J5p&}v#!+dqWmB>_}xtc-r#Db`7IcVvLWG^N<M2QYPOAqiBmiaLWC~gL8rEMU)
z&+OrB*1UR7#edg=nLau!V~OM?L>fKrS@_v%X5VsRRv92S)td%O6UMtk9(TIOH7K#B
z>cWq&=Piks7u!4!SXGA|R~l*k$!8BHG4uum6fKFgNcgWT#~|5AcHVr*$PlHgp{(9t
zEPl-1&+S~W0Y%!wx<>BB^9s`WqSND7+mp1z(h0R6J#CV!iS?)9c;SKnuHA|18=Y;$
zykTAWGH&pjWLU3Cy^wH|L6d&)wZ`9cZu!?f6u&C24~JYBDPa|AyB&#N)}4)Ehh;v_
zW*Dr<pfAicUDLQIZBeTs35{Mgnea;ENO8g%AKGw)6X55J^#XUty?ve45_xFV9u+D`
z7PI?uMDd9X7>#EkAI3W}aj*sIMJOr4=TG6TEPV=Q@h3XUqqt>^t4r5C_&*u>5ME@Y
z5+^Zl)!NP-?8zP7aQ=1@btyb}j(ubPpe<!^(XlOh@!ywAh5ETX#{65-ccSiJ;W50g
zn{PH*SIoYQ{`G-Is@(Q2od4jofUp$fh;^qxyt>S7Q(xVC@l*69SfqPNpsl{eoLBPY
z{jb(#PhwxZewWC3PwjcN9?=X3iq8OXqTR!7nZ&_#)t1O`OaGoq5gU9+b}7u&Rk1(r
zB$R5n(59<om`A%=X00{$#atO%{{39DHSY=~Y1z|c6R)46Hwp0K58b*3<=mn6<q}T3
znNl7)1>YCe1zgY!+g|T%D20rRw%()`CnT~^)y|YC1JBA*3N8zv&f?OUBK}&Ev3e>y
zw-O##@27p#081F&8KRrMPdAF-E-(qZ=F#*1xjF9Ir)%az4tK9T`Io3kW$y6xn#lU-
z$K?jvu7mi7mK$^06>yL_K`q;<0`C8UaGL44I*Yy(F~GnY=Wgfu+|I024Q5d1Ynio{
z+2s_9^0<E~f(5SQpl)`bz{VJ~h&6{!(B;#Y+B;h>Oqbm!-M-h2uQ;(82bGsPL@Lhc
zjI>6R%O1ij8bKd>M8!q!SSCIw?@L?xw^kX{D{=&zJ1E+ivh%j;<ci9Wpp4D842Q;-
zskvlGXdfNP;QUTHa$Z6>HX-viR0O{;C#Gs7mX_M3MG8Gp2mN6Spr0!kM?I<0Yc&rq
z^ZDQIiRV5zszmj^a3%FFA>=Q=yPb^ES#3ec5kkPE{my2t&@@6sB5oJZ<ZNe!RF;##
z;{t8kFfb?&0QI#6KQ(e?CB7LoZo*I8*grp%Vfnpa{XDSq&vb9-oZL!d*IuYHKC}nK
zI{UUmkf4MND&17#N?bZKnnH6>-nn68-DOt{wOU}k?{za#|JFz#RnkXvEApcf`}FO`
z)y}!No)C7tdlE0fy~mb{sDioTxSAP9Df(MktEf+qv_pg3VdCFptU(sJrzE()dE>{a
zWs|T=eh03WZ|5CcKWozQ#26<ah4fb`PN;W9_zj%XF_1o<NzZu;EMmB!E9r3>YiyaI
z%Db2phqYSm>tJ(4s6_uT>7GdQJU(3TW1x+WU)xgP9^Vl*SkwNZ^ZY_DkXpowRQdag
zm*k0`PEh|4wOe~3yR}Tu)11;L_K4Wn6G-JpSb)o2G3-oCv^l^+i#PoOi_(iNEiDID
zv-h-~CVTpGrod7IV4mcA2fKNz2}Zcg-K&=Vo*{|b79<Jc;tGfip4#1Uix^x<taBB?
zoCZ!7pYE4ZW!MPUSojQ`1<1Hqq>SoMyc-yslh1E__PXWpfGV^Lg6h170HN?!ot(CP
zOWf1GM1-duwzV^AiGGrQ>OeN(sd19gv~N)BPP-<0Sj9ZaIC6X0jOB5v`2g&uU_ES1
z@%_cq)#}(Q3dBQv;c{0eCA?Vuf@OCe-{1X-n5mt(YwK*oh)>MSUo_u5Q#kun*>DP_
zrLi9MWi#+_j44QAlq#EAP=CJ?uwH$qoAfkem2g~E;vkUeIMX7`8Z0zY(NWL8734f#
ztR;h^>}oEZK%zb-i9d(N<$YG?=xN?}Fe9^!z<c)pHMiU^dVn@f7c9GnHUZ%8>0CB0
zI$rYK;1o9yb;uxywvDA|xB$SpAvxQG3N=ORRf^#5I7lKYSXwvWcV+*nU#eqSf8l&Z
zqRr~Wtd`QaXnob#4{_DyU3dJ|fnlm?Cbn}=G_yxpwL9cD=pKK{lYD_+EovPT?ri*R
z%JwbKLVnuwx$afgL?|NrLfJ!DN#L<#YWF@R@jo)I(!I=?{^z%L>tlE(D|U}#d}piP
zg;VnA-5Gx%M<*r3a1bkhrYY(?)xk!x#6x<A#0<~6*vp)$^On>B9o?d(H7qMP)7z6l
z&$)5VEswf=v1RcG)zrwJ@GQk&@$<S61%w2vosF=C@f1C^fQ`@J(%zQDyN579B-!L=
z*s`pCmW;hgc+}PZIK0+`Ax%*Dx3449Edx~gY0<<bNX~dV6&eDRAS$taLn5&n$DHR;
zJ9>AZf@Do-jCMHOzo+iSjOnq=s4P@ID!HMVSCi<~teS4`uXb8}iztm*ra?%MN3=<E
z{@!BtXHVbN_LtI=M;f;`O}H%<BvSf3-FI{JxT(c>Pikf%s9&A(s*GV=em*z9GbA|R
z9N@+WO;n*e!y$}ru9ZN7q24uk8<cN&axtQDjzgs*c4lE|>&#ScD&q=~%(m|;;VS+u
z9{gz$`t!T--@LFNuZo3%I&2zyioV}mR9gPTt9NdX?^nj~iP}jy)}=qim(OA`NZvSm
z-TROFmsxax+gPBFpK3K7d<mob`8nT$a3Ga7t3$lcP$K*qRpM>QFpCxtKnPYo`l&s0
zv!Ik>ysu*RCo9JXf%nhY79^)SGe9wO3m!z@HtowV<+2#!e9scQkt2Zz`vslyl)i4(
zR%HWz7{Gk5#;X6+Nf<X0Lz*^M(L7kL14a7SMw@ZdPr9RmVtgN9@0i*)5|6M6U7svp
zmb%=7;B&rzvlZ6PT&fciW51>^_4Tc1=B=q;5Fi{@dOCXiT_^SKM4{8|gM>~IzgEqr
zgK85aA#9nsZKbxvK)P(XJ1E+<7n*(bYVo)|b=j@>ctH5^5A6*<iXlldvefrqHohXQ
zXe~Dmc%HJw9ayDCCP%NNetdl6*~)tlDG#sf)t^a<1Uc+M49OY`q3^{mM{=_eq2Cb(
z(;-YrcU(@3mV0Vd@-2Qu^|)Xufw1G^$)&4M^z+r}dX0UV2~GABOQWP@`^!8CEILGC
z2UH)@iA%b*1@Lr1F^+)7<bMa6RT5=BGV-ydWT(#Cxfx;xwqJk3w_UTN-_b?v5|wdk
zn!31~>h<AVm-ge)OCQ3$yco>IOC`{bNuH4D-vo-~xk24WY0x|lt?zLus7#(rDJ6wY
zE=O}MbLY?T;tz~^upOmp-;JA{Z2p|W1Y`yKDymtZ2+npLmCRg<wWxDUxElgHEdhCs
z4;UpHHatZFB&um!oyY$*A>47P!q&@6lbq`1;fMD}uX5hMFa31wCUx8N?tj+^w5G&*
zynk1S!nCWaE4tmX&vwtKc;8w9r(fHW+x_?a$4jd?kpZ!}ApKu6kuR<%{?;oQxF;I>
zemC3|#*wo204IN~;ZaXKP4mBKro)***7(~Zbm5f(do^fh{jB);*fhQ&anqbEzs{B5
zjN2V7kGl1Hf5)Dhml^Mjdw<mF)1sDR&L~yPZLc^1FKaf}PTp@x)oD%K9vi$m(rta5
zd0QtdJ*|&p9-5i(9vY`v&$yK{@G$(J$+IeQ9H_UN2630@TZzyiSQiy~ukPJ;ReCxx
zz6KM|*HONryza$}-KQ{Jnk_mi_DiFqf0AI`VR;ttKuS`lq?TTH^7@N{6Nh+LRa_7r
z`d(4JFSPL>YF8Fm#YXjouulweNZfPIr5oGFJ&)n7>mZ1Kaq(htr|4tLv3sT_#TsT!
zf<)zib_%c|XEChs`25wHoi&O*Q7Yk%ruShdUs+wF_HqdK{Yr2r|F7C64WnEU%7{{%
zcq@kZvR(m>6Ii>Pj*sFH7HG(Ckywc;6^OS4#zvM9`f-_IX`@E=AXH{cw~N#qe<sc6
zM!9<!(X)?-LOiBlScYiU-lPATflyH~zQE`y>nZ_%aB58m?S*zmX0&j!C`q8FmAGKk
z1*5nms<$1&nL1+tA0@_T(Ny|zwtta${;7<H`0IuUu66V8BLCtDiPrvD+U`(>kO8Ip
z*2eu8g0Nf>f?lHgnuQ^klg4j%!||0tP55wJdTU)<iiL7LU<P5e@2Dd>tSmFaGjX6j
zvd2*u+Q4YH@|$~Dt!5!?N{On8JqJT#!@on$jmgDWzcEa%g9<BCu{Ki8*w0)lL{T`h
z+1&2nVKU4?I6Zz?p@ilPwxs)ES{)U6!@Drk+y3j$?^1<2O<9oVAi=eB$P?_C{nwl%
z4x-jIew3IaY{CuNHYU)5)V}6E{wngus_E@`p|$c?NB*xVDUs!RK>YYcAVLhU-jzg;
zFegBw!0!1wHuO^@gH<u7Rq&jaHsQv2?-f;ToH5~coGiL<u`ivI-7U`7soL7bwUnBj
zn&xoXAmzmVi_1<D1F^NI#r-{ScLQ(u!50$E{_8Z*<n+rbhZt1t_d)gQMDAn(XwLE~
z&#vIv)Z=MdZ$Pfbc2kV2DMd{clEF<;6AU?J1Xk%EHvN|#+D5k|Md|IC6)lr&ebFw+
z*lBN)T(&`WZwk6<Pf=Xd@KoZ~LT^FFxLxR-xFCo19;Q$&$m$!S$ZCI>5@Tq$ca`e5
zIrx+WHPK9c!u@^NOKbZBjFdBT!+BzXg&3;0ElD?*GAOR}VI*`*Y<IG!zK?d;DZteB
zV``#BSY>q2>QQ5ahwqL_ek^8GqA)%|!T4e6R3XJuph9B3so`3hm0tcpJ))n31~Ja2
z7IF8Va8Frmgo3X}(`Vea9hVk*q3lno5Fe#1lcr`P_gho|s2e$l{qI^|t`M<)^#BA&
z(pkFOAuA(MuyW#buVqpUf)5)?J7a78!4niUchqe;QdVrK^VBcjvp51)xpLUHrrz}7
z^+Ctos|jv$;xwQT4rMqVhFIep!%5`TM5M;VKEmwvobN&gHw#L8r_y6aCdF!Q)@oL6
zZqKeIk)t8XMdq%>EyNan6w^ULgkD(B!XYcRvF^Z~ahIfn-{_HuhH#K%z#1LmzkO`!
zbi83oVc0xr#pzR}@(O3EhSXCYKhymmk>)pMc@pPW8a{j{A~Br}P7x%HJ_xN#C|ifX
zRv_j_{z#bC1X!~0d9cj=8;BXPHJJT%^8?lH+^Bcs5<jg(u#boeGlIHL_$<Y9ERQ$T
zA_4{zpJ<cYn3M%M*N1N#xibm&Wq;H*oxW}Md1IuI>M;+C3X7oe2+Y_7P;uX#d@Jnh
zVHhb6NC0Pz;?tZ3e}^~!%XUc@@PB?;>(thckF3Ooe(0n}(BY9-@zx@^cNc_7whw>Y
zVv|?ml5&}i8FR6`71`*Eh0vH2V^?}<5&}xMYWl&A%v+F8M{1Q?)2CmEqu60@EGLKx
zzzI^j_j5B50|>Oe%d}N(YDju8**7ca^UROFFjVCmR}nyR>*6wHnsG-p*6Q;u%&ywo
zFn8M+B_TaRP%nr^iHs!pI|Pj2CWfuJ9K=J&-+=`{;jRb#L?m!A(8Be4Tl`QPHsfLK
zMG>@-C|7!y%Qxo_T41~PliuAnHCiBv;JHql{V#N0A{zu^L+*4hqpJJkyjK$h^oc<(
zup%jV)z#xkW(b|dP-*?rZI-$>J_(<Zg2gn7qq|foj3Kp#xmI6O!ylbw_{Zk68}t|!
z>oF*pt8*&%n#TVvW&t_e8B1{%E2+K>R?h{9{Co;c`^GtzpJQ!j<t@jmHlK`A-)+i$
zCsT7=$clE_D`u+>^z#ZWM3Q$1ZGzZCxZZ}+A)dlYVN-!^StB_?-*^0WU{&y-9&Yxj
z6A%?VACom%Hz4ZioC_k*B$vThzOxlI2J9~G{mmdxG(C<YOJ0b-o=7?yIQ}_`Mg&}3
z-_x5lTiuJj*&L-g*}=Ox)xnqWh78NqkV<&kr{Du&<l6tT&yU2u_QUndnTh{uWU)Lx
zde%3)T3v%={lOD|^hpVS@N<M5H_vq|#1Uz?^~$?qoID~&HL@E=Fn+W(Vi?lL<jBgu
zi0n?^Pu)C6R(M=Ge<o#$^kLI%1Q<SaPgmh|g%l<QyNwWKJDPHht@-sX&cpAY$*+A#
z$iJWB9Z$D2y=9wga5cv*t0S#Lh&b!gHpR0<w;7cZ<uLyXI;T~hAQ|~r&3Dw&q-8~g
zC!pIe3yVs93l!^h++~j&ZexYq?C*)DNNlEFZ`SO)KKeXYa%4X!^rcyU=#9|V2T`Gv
zqB469miVN|6Wi$1z>R2hJr;S~y7jPm3jK7au(>WyKUW+26pd=RkY2E~od3yG@Zu9s
zjZ&ma%+H!*NnhzQhTdV_c#jGDZSN)}CyPFVp4CZEU5*)*ve^}7U=_`M%*IR>QP_ej
z(A*M%E{v@-P)XJlybyn@O=~eZiMaEpWB)rki5GBieGEe=G&M~fSAw2(O!^Mdeq5#v
z5!qsY;oneewG)W!31!&2qW?o;VzW10HjXnTfWoj@{!7^iRZ5De6#v4^Jp%r~=<+K`
zh;ZT)^qG&K-mCL;Wg+BlrU6Q!Jt<MV?cEYf+t@~PbbI}PLqV@6cKH(sqLwJ9m*rT^
z_q%iDD+r%N-1re9s>fj20yrFy1i9YqP11a->@tQqOr;GE`EW;AwYTE~mNu%B)_rxn
zXaxCoDpPvi-rQla+X7&n%7FD=iQZR|{WJe!d=IRMlP3w*>bA&0xI_`|g{tKwl@B*L
z^#bsj>QNX$t$&r}i%Yihw@uSK_Ex|W>Eb4d<#&`BcaDxGz02j*w2GKSQ0*0EhUrfl
zngjTl4+scG&n3a`PT7~Y?xqzQ`WVv}<WuN+7}px6?*nPCM!9r>Wi@pz%_o_A0T;GJ
z=&8{kuxzOdJ53(8U8RS;H_d2^-KvyoPA>A+9=fU#JFKRbXh8F&0KJHM_Oql>?#!>@
zqxr9SV6$s>`iB^VKkD~eB2S!iryuplmtF~C9;f<}BRyS${T&@wt@)?sR1L&NV~RV%
zXSK$8J$tw<q)J>k`fcmUW0ju3{jpcogoj+xdcYW@lYTQ7G$s?Q?Atj`62pi7=n&Oz
zhp0tr@Fc6{<F32=W3BD-sVZgvCOe6Q_EhR17J<aVt|uqfHxBeC(Ff52W>fBBV3k#O
z8W-%+DX_1{oHI2PJ9^_o)nCu$9V5x-XX311w%$tTeWMKcslm6&Fh5_}arU#xeztQm
zW%?&Pk<R(9d@!w~Ngl>-uDbW&F;Z5e34rB}9rWQy&vV5qYFJrAov?XY#sN5r$!@jq
z*X6>ofrC~2y7b}JIC3`rfA4^xSe45<V1N>*N&u0>0IODGAZ_d_ei9i6X3K{=^_*Ub
zjw7BIE^MD>$?jTK0jr_8fp3dMzwN6j+k269ZH?&qFK(_*Eh<@Hwu_hWGjoDFCiD&*
zx9S#_uTGFK1;Riin1~Q8O*RffX>AExqMINYJZNlctf`$~F>Y{Ge21o1I@7B+H~mW)
zEnbx#OAYV>!vGLmW-L1H07TrdCTfEceL%MX2?5!rUzSaE6<oxyVNzmupJY-3Z{SiB
z2}+XgVLmmmP=UGL`epg<m1e`*y54X`Xq|iC@@?W&XhH|;_!ToesMpe@udoE}ze@hW
zak8TAI&*9AN_%KG9iWHFbBDPAPW_;2%WX>%v!7{=Ug4%k7fW{FYUy|v-q(_~%*4hh
zvNuS$V-PKB5}0;XuRv#R>GOoZ63)11SZE<UaaoKC|H>kG)!aK#%j!H~3bUo!P|1yW
zsl?61L@{O9Yg{pTD`1eiJ6%vK?Gh>WqG%yW9q>Bs8R4?4=a}_ofr)=HMvS&UD=~G|
zmd+*jKEW&&4E0{sqgAgW8oE<-0$D)$i%@uwwY8r09~7|Af-CPBo4UY7-%PF6=Zw7-
ze-W_6d0AdWFiQxbCMrur1fHfS@z?@L_R-jr9JRm0J_ommxYfz(I4BhV&g+Nc)xsn_
zun}XAkK?7hRXQe6KVfQp<_Uee57g?U7+Y#|XBZInE?q&iH6zf5kvIr?n58F3tm<hw
zqYV#%rB@NUx)FVHz}|f>8!@q0w$1$jA8~n_&osp3(}8OE_@c4?qaY6NzdKt3w>2eN
zSLom(3Eb_gw6RFK4q=3P?)Kv(y;g!#PZAk1Q+4Vcg70-ktx{$_ri7R=bvQS57*tB#
zVx=`6v++m(8J|Rfk;vOESp{sB3aE6AsVahr=O^=)Q1c#@IYGl>A$3aAcpi!!CDXOE
z?30=l>|oRO(p=F)#*MgQljq}kC(h=Y!CD1x4N{|Iw$-!gv?{(9?9sTWHszajg|ee1
zVgix<%aqPGw<bvpKo{5X76pA?fub&j$Bvth$wH%j3+fxGPdT8-8Vw&}7Hqw_F-2(6
z?hW1a;Ta&rW^DB%p5eK^i;+QzPDaLjS{hM%jjC3qT^83NkFMQQU$vc7%f|n`=)Mvo
z?%}>1?Cn=vJv4_0V!H=rd~<&g9h4_`i&*&j`sJvDIJzAKobzw@sfDJF5{0gsK~W)+
zB<AU*;i~*P{8A<ObPy|-qgxL45=@R{#Ol(zJ+J=NRJgLRP$PrW4J!^ia}d&+REz+*
zJMphqIx4wblovZ3CvqoB$p<+&2~C}TMh1GurWWqK*(~~&W>V@^uoooK?hE0$x*sxO
z%Xloou@h*Ly~SV&V=p*0(BaRP3>D&)ENzlp_^x@Mi?ihB`zKqrp`l&(+te%Jji+10
zfNEltex|{M#5*NkO;7M}#ydEf%{-^e``YL9UsW0H3}sYbm>AefEFz4Ewn3tMp7`89
zbB8Nd+rnd(HEqed27i;kOQB+hK5|m8Ne(cbl9T8omoXcs1Y%IYYVhMD?J;o~;Kb?g
zcPi(91Gg*H`5vrR-^Dr9`0G8ly&1=pVp&%rD=CD9cznQ^sgz@6YNP3VAy<1W8xZ`p
zeaY6>`lQ9vrTowQ)$RV1WUR&~-o$1R;Turzd)IDK3CZg}XA{0|A0XfyODYHIbhz^H
z1%x>H5SJq=0Vcc5qaaJ@=lt(lqR5F#&tYA!q`bh;lXEXAg~V`A;`DkFiIGORv;H7)
zFf5rXK00uv@c5?FGEWIf($*}4zr4S|_+)W&tRuTs40SX^@I1FGLwDBubqtxK_J}g4
zB-+2ZTt;fHUKcN4C6%bkt~tJW_b=Y^S)b$s^PkV8I3K(w=cRJ1n#Y7F5Nx9=-Fzwq
zdgu0&^B4G*=TJF3&{ouVvC9mHUNcLEUuMQsCd8#ac~3y9Z&a+FmCxbM;b_`|<?Q^9
ze@olr-wR8lo_?wAU0ze=yonsU+g$WdtlW$qEIqE3x7?F~3bex<QGeE(KJp1q-<Yy^
zakGCY!|=y@e<AxHLbsCcn{8NBc#P5+<;twzvUCk{WMQ1hE&o#Pd<ndJ5Xk6#x~=0a
znh=;_#DaLX+ug0h!lKItv$4~u#zyV+w1^M%WT%CiZhNGGPm;7$8h>>XHD2~9l#7Uy
zrE^?S6Xc>hIN|kr1pkk|7fE;FNZppiU<n)i-VrRYJ>mC@gaq_t_WbA<Lj%fP`*9)3
z(6TpL>xC_mLiJ)O{qla4>(Wi=7w-s(^wevDBiOr_d*QJ&HRBw;a=*7i7{&`GPFP*t
zBzVH~680skn15H)zs!D3!~2mjfbOB~qkFAP12>ws%cP_DOf>&w_6`rO3I-R7I}MKO
z4nqd4ea3tpAd5$3v3p+4Lf+0(b4!;1;qLMlP{W@pv4sG8hs)ZI+gE=e+$XNuror~s
zF5NbuW&&@w9$kA?`pPg=e>`8C-+W$Y%ymz!(A@Mnhh)ynM+%vrLSJ8jKK<nJGV`Q}
zFk`(&`|R3HfX>b)keZ7o8HaX>hrX3aR7l#>#`CO1_5PH7vU?n?XFZJ)Nuq-_nsN(<
zFA~*_$5KbL_U>l@Q3)B8F>8$(<^aT&<MN?Sfy8O{D!T7+t`zN{LP`MG;p-Y`!?t9_
zREHBOo~YkGsZ~66z#&m_beSELaf&Dd=WY>LllIiV{H2wuM{Ql2Z2j5{k|jW5G)J?s
z)4`&_5Fq$4=pb6dnw1~@E$x}^<{8{U=MC-qN56WSZYF<Jpt^fb-{C=|H@kphHE1kG
z(5u};@xXT!3w?R_`h6#ljrrndBAbNV4W&zwHQQdJP^>Zf!n<=P^iZ*UQFU%<T@gfl
z$Y`K??f-e)qv%>=7yL#$_}{hp>Xqzyo96^?%xO3VlIegg$xGVT_@?euCU3GP5719@
z1_W;K9G1Q5Aj7l7xq+#1z_g-!45HvlX8e(a`5J&PT5Aet_yH4JOTX7R$o2vJ8noHj
zlM5P07<_lOq^W(EndMgMB$l(-7R~lL)=_wYb2ZXmsDE&fV#^j-#&dU2I|E_eVE2IU
z3%#N(OvfqK@E`+6cj4`>ugMIM#S5LP7ly?)WH>4j(#vx=kvxm&-Vc`m$x~7aKe2(x
zcE4fkpL~0y&X0X3=Ip!au&yQPnaIImnC7fG;3Z7>>gXs~y#Gq_ZY9LdU`bP^>Le|6
zMWW{-sXtfZG8OXH{1{kR4)so7aZLG?KX4JN8<A<nT=#1Zq6}}TZHdJK(ARkHIVOSO
zcUu3fJM=DeL;i%^0{rX8NkAh-dGm~$vo=`Lms(fj&ByUw1@@%fOYs45<xwSZo`$B3
z&5~%b3eTRgFR$N*+*(=T1{72c(utq95_7hC1X))+-|I?W1yuj7k~n|mS<DCoA26<)
zyD_bda1J*eNMP0xuwFKCXmnnV(~K}<I-6m&VG)0&utATJcO*|rcG|?c6Z5!2UU)bk
z`REg2H+)>6>Q%$myu-fU%s38&0aS-~2>0MP3kA(-hUe^Wp-)>oA-me;l&M#7RC(Y|
zRM%Bal|QK&<FHQcZeG($Os#OizqHkAAxr{mlD=t<UH<96?V6<TH{YXMMRtWbo!sQ8
z%ov~dH?5tHx&@E|Pm2fxytpQEdBr61nd>BC^}vxkTT`n13Wyc~?pc*8S-ax+YrZ?m
z*E61PBfp@E@Ox~&o!oDn4jU`gG0E09E;Vo#64FHbSHRSyOJ$a2wFUgY*J<mt`Z{gW
z?nx33esoAphA=oU-JS*+BD>~L?2+GZ<t*ka*R<C&8F^C$k$Pir4=6dg)$SAn9WzQU
zOi6&~@}mXN@;h~EyXsvy^w4EPTYVd{DB*^)-kyy1hSg##gUr{id5}?&BmvY3C4e6E
zPcetPs7=TY{RGBH4LM|1TFFkgmCJM)>2C)*<xVVmV*<}2(Gt4}p&A`yvS8KwwH*<8
zP4n{HM*rNrx(@H&qk#`>BuyWM7Hq^f|266Vmv+d>M3vODphvsv{q+rt=&z7GDqR&I
zrtmR`M2|Lug3q?S9mROh*w-DcVmVP`sM`M_?7YI+{{OJAt(H=>YR{@wyY}YSDvFZY
zo0cj`8hZpmYj3q%E3K_o?G@B6YVVi{szyl6l+fq<KX}fb>v|4y<jTSK;_LHyzwi5g
z-Fh^dN*=B4d}wp?x;c{z%K-0M=S5_L{D3_<d{v(al7BB-jpMZLYK=#ycem#*cP@zY
z#Ob7r3^vE|Jh;$I-878(tN7q9bVS9+311FuY@**1BT7h`lZe}aSn`H8f_WrD$GP+`
z+P9n&<!-N2Xk%qP%v9p$`TF81*?8{ZU0-HNjic3Q1S9s~wzi{u3_|&vOU;g*+q@G1
z-zIN+TmchIvA{Hn5?lwKJlv}E{P8CFLt^2HU<rbNbi9OaG_Mb+iD1QfMt6uYUH$^%
ztRteKRe}!&UVFW0WwFuH2~E5&F@PxovFdSZ6(I!o2~?&fTJ1t$12KUrnfw&*O_*J|
zE!VDJV`tfMNCFDFrfLQ3XQO&>^oN8i4mhn-lF{6O7?;pVdHL>4>r8{B!;KNf@Agt6
zF0p?r@25Wq*ACvoMs#+o$EXRn&MmH|SLGIK-fTpE{WH+5wDJ89TE9?;u|1yWna9UA
z%g+-GExaBM()OIMwQal-+X;K%$4^*X1MV7xaNM68HxDIw4Pfzquc%cqw9I4fil-8y
zy`bB%R}0-nU9W5333qM!zh&I~Tt!v><JF(#siK%N+Y24t!Xlx;+V&KiDk*TEufah_
zdqA+Cay17$q??PoxhARGP9ds4+2+}SzlxRSev0TaH$=<m?6Y3=FIGBE$`cIerPopb
zmsIn??&yC9R%~XOWzc|xs?<V@r5&r>y#&A}Uij8JE`~|&V})c`#%ng^kCKOxf?r2Q
zLVAK9;EN8y9efkj^?GL!;`CF75npmEHymPw3%oY#wASQ3<CT7QN{*Cby+W!z1Z;am
z1b${b%wsYf7JAF*8PCKs8J@xFKxiQNFzO~Z*y%QZ9ytQLG(gSt1x1F&^ciO}eOH5&
zeI>R0$1s19AtgnEd}|*SRcM>HIM4mC@p&y|&ZPqefhk&WF67uXVJWY%nytgJmg=lU
zTXnTK+ka&0sxmcC@$lWGkWv6HbZs=K12BqWbaGzZ^%taQG6HK?c_9gETclXEp!<K@
z?9Zp%K3)UP9p3YC1Iq2Oe`MAryyufsUgK*?ULO(zkM@K@>>rQ?IDXjI3UuT+=e}xE
ziAtSgIop9N?2d7GAN==&bu`dD$m3x5DkuoFcGlhQ2D}mp-oV?wE!k@IH^!p^!hSmn
zG&S)d56p2rU+bk2gGzlk8Rf0^D`rg2Zah3p2$RSCWA>L9VvAklMrikVSk8`Fr9zin
z3gmI9tB;_F*4?<YES*}XN8RE^zOhzq^XGM^97G|(Xp)X#AE)m`VghEHZS}uIpi-~3
z#i(}qi@S!l6YCqZYiYms6eP>4=Zanyki9Y&Swm8~tlY$precDqW|eJ~pV!CEGH8;u
zJY)a;F{xd2<TIbAj_5#+Lu*amI@dDv>a$wH3YAmdO}Jw!K*N;z=FIq&V<4J<k2UJw
zV)^t0%PpIhE2?DJGY-NO8HfZn9VuiT+%q%25Lu4h%lvx)<kSHC^X2gt;0S*I|Nj)K
z(h=8Ba5{Uq_T2X*Fn;s~$<mV5;2#;9`t-fwbomW}V_$WBJV)-gzUCj-V%GT(P8R_`
z22OP^3m)9dFC%KM7gDoOkzMt)kpX*2k)OwdoOSkZiKaYy$oNSaJ7c{IO;Uir2FHGS
zFh4PJQvM~}Q1ou^^(v{`Kl$g8<d;P<oXUOblxjjQN;AzZld^8ti9l3;T1OP-<tCTv
zTPKtvV4k3h=;XO0{jn$O)HB+kk(*i*;RDvnaXNJq>9dFO;rw9f7t(Q@3KQjK71^65
ziUvAjMoH~H%L}Tlbwo#^AKrTHwB$l+9`MhZW%t0=IW>$4SJ@Rd%kWiD{j7|10gVt!
zZBC7*rP(?=SJ^NUi`VplF@Ki9JVEeY!v{vyefnr5*^oGV+ZdkEB>MW95%=Q_PkAT!
zJM&tEFVPLt85Jx&C8H{EU^!E90#tOek;dDs&`W5WT_vYV(rKlnbL{iiS^nhw7|Rzx
ziRpTvzf)s`O3i1S_p+vY8=Lm@@t2`5rMHKR`%KwC<)P@wMuTrKrp*pX+jK{Y+*g`m
zdgzg^eAJy**2K)_da&$zpgHv>2*xp*;gtCbg259?^v8kp`{rh@#mvjBbj?mF19V5D
z>W#IrD3l_$GhU5(ob<XDL<Pxc#Wif5CYJaWY){xHQ9-8u%qb;)g)#n`J(W8j=|Fmg
z@VP5rrYKI6Sv2pdLqlkZblu3iUnV;kw_8oP?l<5Y-#a7q2r|KvQ?4k3a|E;1!Mx9K
zWa24CbgPZBaq7v9Ui{CmR?_U9$u`?(_oQm)S6QWa-$t2Fer{s%eSYt&V>81_e5qfB
zQ<FPe^Ma^)-F`UE(W6l=H*>V5wv)Z6DTR5Fs#${<pRCiu7YP#T;fZ;^1{YEpO_X%_
zcK9?k|NEe<u2HIa>E4;%MXPI;wv9(lGh4HLc~6!P!)2RZu9i?>auBoGl~rEPg@WF7
zgel(qGc}M5!KV<dEXk9}Z&F0dtc45Rd@oux&r8N&^I`71hS-4B_v=C4Zs0WUX-zCD
zdeIsg2L_N$`W2b284+KWR=a2$zRfQdN<Vk5sdY~0OJsdYX2JWeFN9aU&aBO+oMeMv
z%j()w8^D67ue-8o`0;S@Oqq!OdRojUY(f6=OLD3pjs1LQbipJ){#KQ2C+jjobrQGN
zi_VO#Xwb72*wU#F|IB6>=)>``m*3<K57z4;QVehoUk&t3nBYI#?DU|YtQRjSIvH(`
z%Go3vrB!wc$F=ELmLs#bn9J>D!UeYVb{^MHPb;#;q1p>uOkk^@Ep3-ANCyN^uPU=0
z(Sz_8<pylZuo9=4kusN15RtE`vJ?(RIb!_1=boSNlyJ)3B!uk%c>5B&CB3_cl^^T0
zS&VrAeLI!*+v;^g?^KoZ!Y-%q?F0#QI=7L%BxStFKGh_J$<G^nTn!g>*b#vP>`E9G
z<_x5d>p`*g$jA<MJTi_?jfeOF7$iojh`W2OvII8mFq9CV?;P4L!T({l^Nj4X#NUUC
ztncb4THdNhu}LKQa7s}JJ*2E(sC+0jz|bVOx3gH}OyTj4S@a*-BkHJw*>=#~GRz+b
zceRm6CS?X*<&lY8CTian!yWa@42%2<O7{z~i!Tlp=zU5e`@D`!N(?G^?mQ!Kt?n|-
zno8ixEwy%T|H+C~dxYOiO4wua_qkAYT?Ms3y(4!`5)byag{2wq)wew1ec;W9SfnQB
z<p?oX$3J)Dh6i@5agEEWI%>={m`nmzgBYd8a<?yVU;WqnGP@FFi|ldm2{NUK=@tD6
zeO38Eo>yh8U^4XxwFiXU{*n^?0=w-1(^;fHH7`2b=da#PNqzSHhjLN;*ksB_U2n{m
zB0KXz#D^~vC8*&X3gm+Xy@8j>T}IYjvwWcj@;4R9*J;|4r??qYW=ixPml#zlnuKlI
zq;2gLo`kig7=gF*8>*{~_oS(OL|zLU7d)CO8&)<jG-b?zRanOcoOR@mP14c80kgne
z6!_waHeTB}v(Jhy4k2BLFa<FtQR-u6@NRu>w;&nxK>tD3tpf4Pq7gq=G=h0@te8*y
zUCHI%!EaF5?g|xQE)u1^M#n(1BK{-GCzfNDko7imD|f$73*r-g*LdMCH1Lh_GHv9o
zhZVB7>y;C<O*1W;r>g9J^vP^fXKL{vk42u>)z#e;6T|JTC;!S8!$y*)HQrDbb@`I<
z<L{?8d4GSXHZ(+3)KKz;-i8ehTMu)9ZVUcia`1j5s4l;ZNz^jX51z12xGaws3@ziQ
zh=>3v3r79jz&SZ(H)Fi%S-Smtx^Uf@N|=^(=yv!GL9@3x24ZJv33By$d_Xr6mit2g
z#M@R=+)B5|kMgL^pgaYdL5ZiEkDR@DLA>|%56I2EgA2dkj!mHWflfb-T;Z5TXsp>v
zTegJtsPRmDM@FLcpqGvyi~W7R49cPwXL<UE^%2na+8bBwN=7A{*{83j7+-GO-z1q3
zSYOe~U%MEW{3tabyDukP^R42QR@tHO^{-FkKQx%XM=rCFxl>YnIAUtY9?-#+Pe&$C
zB<Od>|I8{?@10<hZqF|*RrY9mVAUBB9+^EW>{BnhIKpsjK)`T*zN<r$!_!7Ib(lf;
zP*BZ0E)Sf$r7)w@4bN%gwC%D3eGX(+9PAU=SaLEd&=F~|<bPuZ4NWvn-ejRr2j7u%
z{E%Nf{VK=2KAwkVXq$h8&E2SD=&Vic2@zTmJfQ?|P{Zaz?#kGQpK>wc4eIa`KUVG$
zt-lhz3<$EnS`+K4#fm!}vCF!Is)H+bcu7})@;nP)>>+v>r-V2f9Xc~a51t}>-B|2{
zCw%kNi1PTku5n^h*GmmQ%osE2W$SFgqzsI^ccKQ4Lp)@g#gO#A5ra=zil>X~GpMaa
zBCKUv0+S#1{LQ^kCkb}oS9?Je#6|NNwOgcT_{d}+DX@JWu@Z;nj+r~Rk5Mtltlou}
zn|BgNO2HZDDy>YN>p=!%z4<IY)IB~lah8RRnRluzf*0Y+{UMY*_>&yF+jArlr!O>i
zXMh-2zwl}bCN5h)HPxGykcfl|Test|;JNY&+wA9CuVJE1o*ljEsdLyn>jFJ<Jr0NG
zpYE)5&{NezFwWd%uOMdSx5}`u4Jt~6kC)iuznPqE%8vw_-v6!OB{Cv1*^lw)v>yUH
zinK}<#Kgf-FgAvkpkg+!;<Enq=Oc=bG|t>(4RvwI%siGRVpKl-0wai1C(Ql0k^(XI
zVaM(hDU9pJQSzm5q|t<m7{=`u9nJhs@t8p<v{V$~jAiJUZK9lE8GQHV0U6|=M^)<r
zV~@MHZXb6gM0`z9TK%!gq9TvYKDZ4x*TL(rRQf|Q?PO=fvEOHocR_MfPdf=5(&ELZ
z=Cv9O4oA$Qk^<_+Z-_~2l$BKnZwO71j<vO!gY6wxi{Gu4ElHom)yBO1w=VNUk{<p>
zJCdhVteD^j>)u3LfTBBY1x}Te#LL_W*%)@8<uz)MuUXXa<BV^jM@JoD8xv1mU|d)e
zi-=z}-S)qHjQiB@3eA=nrQ5V7@!P22y&^;r+ueCISbn>74i#I)R`GO8tr-a+g}y$|
zBb|<O1lhJhx|L#XFhn7GU1+q5D%UDqGQ>QQtH|bAd!cFtWGc=zH@`qc&sxNPV6Sbh
zJrEfCf4D_;uo7%jT+Ww^Gd=u$zQkOO=W!;Pbhb{vBdOK7I{A#_T)#}+>UOlRgC%WT
zZ@y&46rt=JGW*4xR0Q3?YX@9F7b=ZRf}=^()R!;=0$mI+(Yzu#XWGP`yQ~|QLJFSG
zc(+K{c>t%AQ*$l7B1r7niVD&ELK0y;cf86#oLqcD;A*HAKo+^oty@gr-Ti!DyLi!M
zVqsaE_S<Bf|190!MvFA%n=V+qb~(Uf4WUxGk6DzU`IE;t?p;kwR2uEkvi2(FuKnXX
zvHg1&RNL9o>~*S>tsha9qP*>x_xxUQmwgtBs^yf8QS#F-wTB?qtTIts=0Sr9W~K4U
z0HXvQ-4Zbi{+o{~WtWu$rw?_HN<zCFN{!F+j34PySc!Y}n!0~gqA`ufKoG|}9nQCw
zj~9@+T(|Hgz4no2_V-EpgeZ(_8$qNeq;@q*fT#%IFRTrw7Hy~19&88XwdV0msp!*`
z|IL0oNs_1gfZ~+}o?c<9q3oK&q*x$8vcO8jv_^%g@sf1#V_~vlUhAugC++v`38U!*
z!RIp_oN&nO5PC8&NU*zusU=1EvnviI`|5C^Xgb>J^wfXfm8u}WdX?=~XFf6XzFgEd
zYlw#^6LTPLVS#PVq=`8IHpygqBqmGkb{wbt=}g0m$&UHeZB8q3-;cK_Hyn@10zIE#
z+f_g;J=~F%2E~?7O+}`^$}3<YDtx7r-aDpW@I!JNy$%H`wywJMo46A8z>o1DX^O6Y
zWQM&H<=WD{{R}+OvGIS5&woM9j3R`0?{502$gxiK7#f!-T(Ce|3OC^Y>jjNRYxlL^
zH@X38!w)2o#5`L;i71M4tSYn{J#U{SWD>y~;50tcpIL5wP~Xwulp?>}q9u>x6py0&
zL6=C4jp4JWZR+NZ30bUt#t$t$MiMm|QcG3KLZ827He84qDc6uOrv7j*@|in_X9sQQ
zwF^hY+Y6;<Z1&+HG<+@hZmvuv7~4FPzvhnUq5op`(bc7UEuD;Z>NIuy_~0($9^mn!
z9=@Q~JK!M60Jp%fV?FD#O3js$3SwAS)@g1r7_FZ>GxKeSEf)}8v!M*0XMtRg?|USx
z1u7Lp^<a&Aj9*3y(mib#m9-SolI}GQzYI;?{9Q68qMbF;KiIYt@K*~c6s1;h*ijt2
z9a|ZmCy-TFP9-j~h!#4WHuTFB2J5Sto|+RP2yuGEmUo9cD`c}@zvE5(CW#?BVb--X
z5&$Y3m&Fs}?@_p7%Mb+ltqg4um&m}(tD_^yyvHWhYX+j!L?Cv8O>-wW*XQ-w!|jg%
zTR0_l=X;-18CbuBe`Y21HRJT-Kf|R15W)&B#iv!PMN4zV>)_1(I?2=z^B2W~9gFC!
z=j_N9jNT*|+kiu85z_vpl~aQu48D?M>WMOe;D^@wW_X<-nw;A*_(i4~i|L!E>I=Kw
zYL9>v9w)_%3E=SYo<Z?2p$_$dD2aWzOq||gn=(<<;iJ8+1wu1r${=#|&yE+YrZ#yq
z^qEv$+vDo@JsWusjK&~l2%glb;q-5!FWl#4qwA7Te=~Td-9v%O*~@c@@7161sxMN~
zczPEqUyO_`3`I5dwTcTHZh|jv(t=e5125;)wXYsNxlk7zfZ3T5sj>E4JEyIQNhJtv
z!fcc?U^xg!Nn*K~!2R8mL3;l&uh~IrxAoZ|0Y#BnXG%`-8HalE!o!Deo3LXG%w6Xt
z{m2L|(aUU<e(?%I&h0ia+aht%w3)!w;t#HXr2Yx!=$P_RR@G^+W!9~)_qThlwn$Ty
z5a01)BFabO{5E#=1DAS8^pyahW{<_oBk53peb92e;eUF1z*NtyIT|-wR$wI-g~U|f
zvjHX0su~TkTL&4jib|YS*0P&7z5Upk2vM&!k4Kr8!G}$VnS@YoMo7S1ST*7%2B&9$
z*UH4~?&>pL*o0X@kqk?gOVaRc<8Z4kXP6|D-1xJ~ht{IC%G`fAs^y0sy(}iQ6!UAo
z`d+`R#6t2>(Nr3$WHw()P&BS*ZVW4+_*vHKrQd9MB^x&+oi&--wP_(Jo7Ags&`3>T
zOk)&QpzZ|LxzH9GnM5|EIf^?ys!w&Exw<zlLvy2hg?k)mh_`mJW1FgvV-Moit4kVc
znmRtH(>iUe;o%G8Ft{P<&{x~{IT4ySi}L!iZGTsV8$avQcC}2%j6}e&?HmJlq4!JR
z)GzUN*_Cl^2|KUT#@3fvE14bR()GqZ-{B1jak{=>F~42ftyxpoSS#fS&fFX4<3HV^
zWYKOuS|wX&Jait&HCP8uvwkGtW@VM-ywTe_@SdcI2}$6lBiV;w)af8sqSGj855je~
zh}NwrpT$)=;P+rS=jJV`-jkrA*WNtkz1Tms?<1y$#mY8F>oNB@5h4CnV7qjy)Y4s}
zU&0ePJN!ls@Ym(0J(|<V0f6(VFDsC<2suZ7S+7YQIz%%HX)(;OwFC)IBq&c6J@vsK
z*BB)z1#0CAnRslPMM+4RB_xIckaxHDD4tSyokmtqZ|hd9itIW!Es=Jv8+|J+6FnEJ
zVu%g7(}TrHfbb`EOI<WWnqLQjG2qP0YH_~H*-vJl=}zNWDCzYYD5-;e&U;y}`#gsp
zC|-%u28b{Sx8gon#UHE9+9zcT10hhxzLEOwXD$-&++eP6o6;HT-*Iv>V@3i&*}X;x
zoy+{W7sU28C`@C$GZdwd&+KE9=&97OB_zhZ#vDXuaMStNv%$kK2`AxK4_fecZKunD
zI;g3)<3)4qS|K=-DcJ0DCy@7LJW77uLi|dBq)RAn!iL-h%pT)}yg2_akQJaugY*Dh
zTvP~md%^}3=fM^C>UXQ@T+W!~y)=r^5T=hi_cdM4{50e#4^9+FQ9?i7%*VqxG_4dP
zX)|t?DV^oi-5#JgsgPBeGT^8Ws`PL9mNStq&rr$U`RNDY7A$epeO~EU$aJ{It6%Za
zxGuM0Sns9zJ=2k+GSgENhk{27{fOmv9Sum#)`te_>if2KMC)g5t%Th4;?LOfn0K$G
zpr=ff6P61Q1C#cdhE^tvFuc@r^0hfZEcZg(8eM`<8A%7*8KK57dorADO|4vMu!DZn
z(o#Q(1Lmm}NAd~LGAQ_t+4#Pe$erh(fAj^&6|V5D7IM?+ea)w_8$7{OTG`v6vM4g$
zC3q*<`p^4d4UR$$7ouklha(T~S2TJ`YY|S}>AQ74r#u>GO5O|+fAsOjkq+-oG90U*
z0+};!8S$HCqf?}-w-<*K#Zdkhh|wy0Q-`1V(TK7LUpnqh@@cx~QaR&I(Eaya=Ao%6
z5jLu9$y=?ix>9jAqjo2_!1iDI^1##AcisX4Y-oH&nB!VprO3+(afFETYd2W_SmDk`
zeYY}8J*PW*_kq6RU%UP&=4NT#NonOe&gGD<JbHrb`zuDkYAyo{=}FbRBay$;D0h|>
zk_oG~j%dnaem>ICcgUq$eeb2C(*w4quaH)=_L8n|E>`J@H6;e4$@btg5uY3Nphitg
z2VZUp!_=QVktQ1l-_!!`Dk=^iDtk>S_WS=-Nz`=Y@D(sN#l%$#=gl}UTFm8?;40nT
zmHb+*Z_GLS-54`p{cUZAUt{N(k=to6D6Z%xokN3ndv-!QQm$hxGqYN3dGy8)ZmM7o
zgm`0X1AtiUq$3)z|7FtqN4BR&S+UvX^fM0U$HVq}O(0k^!~B`ze0kQcH;!6sBC+_~
zF4OTXdiJZwH^{1U1g}zLk!NzB>dAu1<w<W%e=;iZ_N&-tY<<`o?&tAZGf7b$WN+oJ
zxO9y-o~G!+muoqZqJgmnj?&bb>2-k4m6@l{l$lj*DJ3#(Y^4=0wFD2t7K_&lBDydb
zgLF2QfXAU(B~&I~4elE0p*^*3KU%gN<gZL$R2ln^D27k%&f{+(Bt-_Z!_}V=G`Di5
zcC%b#9HFJZ5r1(E6N_a{;IpQ@S*$>&mw!Zz>@XBr=lnzcE)<;<ebO18M=>KiVt1|&
zGMhfAhx+gPaB6|?)Y;j&*=90J4<5ZZESD+VJoBV$zY!K{vOzmGpg!Cp_>XMPaHyOk
zqsNic9d+%!HZPxZmDe9hTf<Q=7gL|FpV!wdrxKWr6k2x*int@QQ_4p6)?vKCrZA>R
z?giFoYh`+(KSonZclxutU#2lyf`v0Spn&j_DLrS+I;#|vnEo1E0`@h_@<lqjF;*r-
zB(z#tE?9N3B(g*GTzC`N;XDaU3i&Zc3ez`DS;%zV2Z|}Ta!z*#IRj5{d0xiPhx07*
z6sWjW2Mm*u7h8PBI=m0!?{K_%JVwDHSZxpxXpR)p^-S9mGVpRWO3U_4%d2cWfwf!1
z+VXN0p5{2RXg!WM0{VmtSO%Wu=QkRfP4J}%D?7(~j2eJI#foFwNdcAO;|gR_$3Ik6
zZ!K|oP0byZ>*svvI{2YV8*u03WUC2M{$PO0U5UGWKygfAT_x$)nyFD#eYrs{ZcO3n
zIe3JxdQtD}geuj0d#1F&kIE~{)@hKLuhAN}aja51hn?$QHh$SLSw9w|Mm8;Lt0uA-
zhf^BpSGqZK63^!CsaFc}0pBX%!)rKl80+|p*5q4jv!i~?Xz>DQC^h!l*efW|(BhlC
zo#oWnP^vmw=|pAWGFR!DVb#8?qZDT=MW}EyL!ZMkrrL`p`$V$+eS^(OWS3b8H-a^0
zpqo00#Tp@qKltFSes@<*Ap0eLEBqw7Llj<akg?jwb`O8mjuol2+5Wfy8Hc`D;du=9
zRQn2Jo?kzFHu4A{26HiAej#bEt5a-WNz~1_*3-pyJf7@y2w_D(pY)eoxqJDs8g&~B
zGwufqeq_Ufxce}mB&DEfX@*$J2053aw=p9FI|^#o2PKbsHRyWN3RE~4YGeQuBq&QS
zOR`AG%ROz2#VmMKUswEYcy{jdUJ{aZ;P1+<T&m_Omg+|iJGu(s$pmlQt+Y)m04~P^
z%1SjhkDtzt{OEfXzOSP9g;RXhT512IH*}CEa>{}&z2wyP*PQwF*_B5Uz*^hs^S=1=
zrVqU7Svq5B?*|WO1*2tg_j~Z#axE3$R({kJHC$ju0$2ZsKR3DXt|tF<4POdF!p7l5
z9J!W5GX?jUd3Zy0q8Pq>4fscLP>O~|^<3R1W@6|PGwnnI6(bVM@WZ_!cX?~@2ca`@
z8A^@0>x;Q&R~U=e-fhp{KD+n*$!R7|vjoyvuR-kW|84~dsP5)|-@!NOZLKe&n-~~H
z$Sa4I1NP_c3Bt{W_F5D=q9pS8)wx)$btL$$Qgz0ijQtWMJLZb}T0-|^Wv*daXm21S
ziBV%=I?bgux#WYcaEU}y|B;={#`;i!GD+!V4fS8Iqq{=c)L^+$|G3F(4%rYe<xp!>
zegBG0(<zHgrBbpPY@l52APNhZL7`7)Ncx4Or+Bjh%m}@ClEqvFO25zsFgwR}>1(`<
zB~-pc{<bam5Oq4Fa$PE}B`L3iDB-)HR13Uwtcp6eT}%+_JguTyZV5S^u+d^@ub;9Q
zQ_@h1G;?_)A~0(%((pl@3ZdJ4nRLZNbn8F6x-laN2z>=;l4{!=U{j#(_EW0vxnwt<
z^nsQmspsKQ`k_O+&u5CKsFShEfg=xH>M!N6Xd0_S^z#WGY%muo*!D(`I%6g3elbFh
z(3#W_!T{I%VNav>fFzCYJBT0&672f{6_{flDE%8bjnk0t*;R0D2w__WGaGM@|H(px
zO2XWC$*`G}uXivWjP9nAs}==zX{w2Gd0e3pY>BZx5FOJ@8OPC$%iJZQDllKm=S7V;
z=wvUZY#qFo$JM}=dOELz6;YfG%{KYUYMfB@rNDo|0M;*l+PP@{kBsGtK@(eo*F)&w
zb>ZD2grY%ACP6$SYiP&qz0B0Bxu+PP>$;_NLR*=atLdGa<;-lS5gtJm;2J2KO;$$4
z&7#pZhpdR2mI>T}5!RaZM1i~mmSU?3_25S}J(ZMssk;sEOAd7}{v$rYr)pf*sgdu_
z-Nuf^2LL;F6-EEGM~g2|(;W|q>saR4;OhwS=BU0_@^NduKsVL1KEYYplIaI6jkOb1
zR|_)LFgMr#j*;{T#aWVi$i*A58q4HwuEzwoy#qXe85ftCuj0$>%~NUyEHpKAF$ZD-
zm=aV6+>9lIUZr%TLWllQg2DXCy`eHKse;c~`Z5rWuyM6+JWsSw#&zQ|ec?n%nqzF1
z%`C(lTj>h5qmGl-9l5Y+qiulzN4!y)m2uBE5HpMMw`EyoD-aDuL0y8@+(IYXkn{wv
zo~WXXZ9y;tk~J;yo0x>b^xE{BaoIRA%Xhyo`1_|@nWSG#9H0@kL*yT<9UpUq@O9#i
z69jsC)tS^NTr%r)A9Ub5N={>Nq5czEK8l-vZ{Qc++@PCwR+&5I#kci_&>@@&4o7xG
z?!r%qd-=hmXI6BH_8>g&D(W>CYVI7-N)c7nw;73KSa~=p#xu>duOic!>|Z90{g3Ww
z9q{8aNsbWC)?Vs3Bmm)$*NtE^N(@+*`g;uTPczvr%vDf9&4V!eJda>&J+YJmgCet{
z|6$>6jZMoGXI^^meDh3WsAQCVd%4he;B^3Zl&<`2m}@n?-R)5>j5xMg7LJv{$SN7+
z$LF}o-$HlFSS`8@w>!+822T2vc?VW=K^o68rl|Fr?WXIrmA-2yZHDg$t#4B4?yq^+
z11_>I!D?@jvBd$*I^3yxQ7dv7D_dE<Blzy<9iA?lVF{%Zo-|6~Su7P-FS*oQ9gDEN
z;NG!&K;WvW<Yp&AajhLimj!PopiECkM+LJbU_SR<v-}(Xk(FmqM?0GRgwMw}0bX+a
zb707aa^1c}snB7@?iStv>T&?j%}57&M<m-i-0eEFOB^Q-Tfj6&Iw_}z-J%+4F<p1E
zkL*zxs#GYRGM+q}9rRzQ&dkk=nlaJQ0%d0}x3`KME-PD&?x21DB4?4&6XBi|$}whZ
zTVDq4Kz53Je&om1!|KFG*F-K<N&mf$ygoUT?LJ6muhI5hT|yAQE?BZ-A7jI^K{GnT
z=lO&zk`ul~!SMz;+9}@YW|p8v2EW`iU0^J#^Snk?9(Zd_$|Irh1JSW4$j+Ko<(c>-
zD$TF)av28|Z~dF6rl#{6`sW{6BzmVF{MUDGm~i!`%G;^ArN#G?R*Jsbn${l8es9K5
zZKUdZ!Q_E}^PW>z;wmO7)XJ{?=2ch)yclq7)DpPjJl@EPh=kDDg0CLn6Du)`mItCG
zwaqPoBTN^@N;5f)Q{B}*Zr6Xw#U~}X3eLeuwjn%O_ww~aJXhbgnkDmFTD|6|$**!S
z`K$A4{Q;Td>#m*SW~a1@>^;ruocFkd<-$Ab0o{3)Jf|7+Rb;%WId3~<NAWBOn_Ucn
zX1YkYvf;MpF6*+8DxzK=5@co`R~`v?j@X|D4+$TvG|ABWw(63q7L}pJkwvFjO)Kw4
zFRrEMynR{4SZHo)JpB>HI4}|x|0Zku>i*6o0$@rO5(f-WS$gf_eoVF7``L|>kC%oS
zQndzKD&tq3GoDBC!GEJGKCz4sh@lEuaV3$87PsZ<ol+j?G8wUwy);QD|H$m})=1yF
zvv!&%mi=!ek|x|GK9ot%Up(Jg;^8-z-aWa4CU7^U*_-~oifsSg*Y3nD32Gy;$uef0
z@&i_JGo-E2;+AXVaSfx(tVOi$3@^V7y7jlg_99`fDd-=WAHb>t+|=6_8o+Cy+v&7=
zfBw(;?>u1daAbg&y_~J_ftA_s%vsS?$4CgwR##QzC-PaR&7_c}<kw677t>q~!cl9W
z61yj=-F}9$JJE?eOX5LKzB8)nujH+xFMyQsXTR4B;SIsRsE+NdbB;xYT&TeHFa}B7
zVWgnf>+ROY1i6?Hirfl&OCa`9W!0FU$8&AYv>~u9+KZu1LrF(CdXH2@Pq*9D^M~)5
zC4*8*cKY`xJ-6&LYslaD{ruTgJ#~o6rcT+gbP^R8V2L&>F)Mfp(T)54(&QkpvC<a}
zvSmz)>3`cCKPCUm?qU3&p|tI%(kV?%2DAoX>vX=w*iD$FU|>;5aR&th6j(Xw#)M~@
z;4ca=$+@7&V=Q&~`ycQB<9W~fwd+<#RCR6#MFz|q%Od4!SPl<4bIROM$0vZ7uBEsS
zM|QD}l~(6#1?F5FS7&CUe&gJN0|Imk<`*=@KZgDz8|2-d27ELh|6dN8yUrZ(+(-M+
zpTRPS2l%sob&6%8pJf71tET^Pg5gW{1i4F-zs5ZM>+IYq@I&(C6r~S#olnT{&~B_9
z`yjmY;V+_Fv^#^e3R1q?v}^r4{F89n&O|vga{<wr8T{1ae+m5j=@cg|qwutRbc&xo
z_sBu7eN-?X(Gk#csNs1dxGEf<7ffwZtQzNck7hIH6E&aI``ZJLFv&mMP29H<OY)v?
zB)<2UQ~O7j8}dY*J@^*fd|f+oW3r(%qN*HHtCJ7?{xEx4YNLAih=Ud9^iFJ~JhxUt
zc<^CC36`RdE<)`wQ5&m>P{xj^V(v`JWta6<oV!*+;{OA%yTXi#RQ`?o&rUbfbl*!!
z|05f7o~-+m+IvO5)tqy{-{WwEq&d3tV#leaLD;k0SkQ-WqjqmDS=~w4Z?hmKB|!<V
zi!(uizIHoc?1Uwjzh$CY)n#|vw6iu|ZLRXg6ObXBCk4ED@By!!OH7v_XXn6z=dD{o
z0b5OWA^jiM1zQHH?K;*~uRd2}FRtuDX3ytww%i)~A@eLDeG9X+QtBACPj_<ukq!Hd
zaV;yJom87$wy3a!%WU9+Si8hBDfBLHch<)D57C>EyQB5@VWWJBrfp501Dp5yb2z9D
ztLK@obUSMPkvYut`~M>=9`fI~@T>lcQsq-;<hv~FpkC?xTn4t2n*oAnUwNxG-gaDg
z3*B?opwXRuUgU(~X`^zl@VY|5X)-odERSDcK(rpme=0)Q31j!PqiSUR=?jo}+#RmK
z522~%UcD+}x{qW1(l!dJ29j-uSX!p_(YZ23<wU!r@(H(H=i&j$3)erB#8B?{Y&TKK
zi(^%gxmFeFpG5_cuopy!A)!Lk9;s(Xw|pr0pWMiCTz5-A)?KyXwT<u{+2y-gzBPie
z8GmtwwT)TJu#O(N+&g(LS=uW$JNLc|!{>XNtJ?sAB>YVi!F;dBb?r6}p|8SK={;d5
zkJgNp^TQZs#GM=ek_%yuhdT-m5$IUCk1jDu|Hv%P&2x{V@W^mt9P>JeWed)BgcWBR
zK?n^>p+8m%%ixJNW8yu=zl5g0G7c*aE(^)!uuVDYnier@Ne1stZvcNT6{miyTjPI2
z)+P29u%NI2zepcWZR_uINihcz5xG@Ju!=O_2u03ksh^m$k9TiUc|O_K4CsvNd<`_Y
zFN4|i58_k+Etzts6|02~jtV-mRjGXd$DOJ6as~ac@&EWE@sB6%^XjS)mkW^~?cUBh
z+jKP0<feYt`_JzLLe12k=={44M_~nC*6JK}*LG*KsSXj6Don`|g%i||ym--+H1cY0
zu&j^oi9__}^2YOZbU|Qw8reP>QRVd-MQ9$gUay_}DBM~SYru*5cE!2j??<C8)BAFx
z&qGc>{Fm2@{vwFXrd|8<Z&T-$lttW-0_NZ#O04j-_jXy4K#`DMW}#i2UP#w&V}}=h
z5u+Y+MRzs5N<)&sdPkZC8DV#NUN#QaPm8YV%rH7f`TeTkWK-mQm*&GOShm;sZj2hL
zCViQ&A`2uR(d;-!OJL}5c5<cd6Q4tu56V=BZFafQs~io6ZT7Ht&@M5-HL&u164Cbc
z++8Bbm|zxU&lLDP@9V8hvHq}9mytm7EUhn->46&>?xpjuH#1Ddb$H!rPSgsV-Fz<G
zTv7~TN1X6kzxU_AlNWW(aLonW7{$2xC=p1aKk(4mwN6?hZ#?25*7XJ;KL2V9CB|)Y
zcf()Ec>UtHq4obTEcsW!)|@diSJZ^Z7;O~31Be8<3g608DqG&X*wJNlRJ1a(@Lf#E
zg6R&~R?b`w43%9_Lq0?%{v*4Odek8W<!(x%2^ZLUrQhps4`vp-+arM{=b^om?HiVq
zCBq%cr8;*dU`rBe`kqKfzkTNQq)aAp)v>lIT(q)ON2zSt1+U`S{U43+AY193dG4=V
z5;MVMM8VV4nP47b9M(Kel;l@ryBK#sGf=GWRq&%0?uqVJezegv`Q|gOaB4GlGhIBJ
znZAYZt_grAxJd$1l+o(-+`R|vM76aQ^w?VatvQ?#+Qw4XHDV+5;7s1VN6qv>ov~nM
zeLUI7sLaS!+zOQk^ZgAK<#Y`ROhu14K|&H!F(5h!FLR!+I18^uG4b9P^;Ha1cCy3;
zG%FfaM}RJK^)C|U-TTa5{tiA&m*rc64a>vi{SwQqtqy|!k%=z{_pnur@0eLJ_jXe6
z+6hjIk#<+<y4zfNeP0wx3)>8em3<_AJL*gN<T0jBv(xHy6;%ddQ!8_w&5Hc&Bb&Zl
zA4bR6*H)`r$l?5(m1T!gl~VR>b#Lq&MEYuWMc%T?DcS8eA;pfuR}Esh^1QLz!2Q`1
z1}(bfA2(PSj|Ol$FgGY+6?=X0rfI5)<pvemb#T5}=7Vda`<>HA_M;t2L@4GPKJ^+l
ziVVLQOkWvF5Q#>p{E{mBZF)q-8gVC|)&eo12XvE_#C%H&YEY0TUjlBS`3bstGgCQf
zoqnvvsaEaBhfsoA5Jgp>&-Q@eY88b{c<6tCQ`kOvUy(dSy-0*3xYK|F)ZZ2o)k%x6
zBxv;duCU-EKZ{)+Z^-_-(4F6&Ejk?xEVaR;pwVguI#RmCSjvshDRNgTKMzG$W4vsb
zv_Ednqvqs(L3?NbWK-#A$HR836vOz}l!79*EBZw&+Lp=!qfPt_n*u4e){V%m7UbIM
zEqK_#74H;63=?;|fyUS{_a6P@z6VL}^vgCnXRn(+(0%5Me;TnpNOrYHA}4ZxB{AXC
zJ2KxU+wL|EbM|+Zr*XlS7wjAoqL&&oHqs&=dwf78j3jHUaRZ(oWT+LTo~b^lPafY7
zl)35A$CRX!WkWTUJ4PH?`5mJ<#}baDTSkKJ6x^WrM>d1AKX4mg{qrFVZ!K2RkAi8?
zB@(!$dj?Wc4a+qm-5VTPQ3720GK3?2ZN})t<fgjfzpkqv68ZsUehsG|bQrXsx9a!z
z{aui4^Sa<RuqnkE<i}oJHetSQMg0Fz!vFW@<Ztc)U(AmsBl%2p*lMo}`^R3{<8Bbz
zpZuW82f!(N!`wW<E~EpoB>qqLQr|;2#ui0vXH*m~6cFCC$7OwaMMVf{Ld1TyZ#J;>
zq>b?;{4%om6&M~7*-tOfXXcn8+-c#WcOSCK?%2O+j}~0_j_3PZBSg3=Q)=DfBlqNz
zl5E-(`Ejem_OePvF$j=2&(`H5>nFHRBWv)xeOa*Tyj^lGZ?xFYcvKZtVQ`h!M7(dc
zz3^!gU6je9mv^PU$dS-Osb|N&p26q<lXNP2WV%Th*|FtnXWtMAbSQ;L6DcP`oRM+=
z$QViNJ_K|9+WKjkXQ=7=qp~Gpl790nmjqoOL>7u9YVoundy@*mk~Zik;`#5g`el6L
z6{&QI)${5Y?pglYtH~)9O*bfAx|dvh=C%v<dj{cE@ag)s=)b>c#$n#0bm%MY%YtCJ
z|G|-b@N8p0^5`yZ&U7?YTP_nbd(JCIt3JX<hq`r6#H2jR2a0sLW+}zJ2VG^#u15Fv
zsU=@_(k@%>(ErTSj75L97q(wv0Drc=e3N*HiXen8p60(NGvzSfYT(TV+MFHBej~oe
zizrOSwN-8YBa^V>&0aAwwq2YvAHR5ns@a@Z`i#iQDU)zncYE#R=Ct>&^5@!qO2ctu
zhPL)s3mbS-FPmTJaiBdNxHY3XAkMKA8qgnu84+L6vdqmkn)Pw31Gk!3J3Lr|Fwf57
zKa<x=iTnj_)qS9d4xm38tAPn&v?souvS_HQnGxV(o_mKf&u_>p2ZPI84#6uT_>=wu
zOr<XRAK8m(Q6FlUwr0n4h1Jjr-x1nkv&rg;eY#<l5{`UEh)jN6WVaKb*=z25ioVJ%
z-bLGtafqg91{OjLZNX=FJ$5OSd9unI1q=&C*_9YToEqq>W>_ND_08t7*P&qQIuj1{
z__?U#P8zV8m04WD!k<>t^t`xy{=Cmn#=LAtXV@pPNlV`M`pUAssRm1viL#D=nuju{
zTe#)Q(SauGZ|d9Ptbt){a$S_SYkJEV-r-WZNQ7kTUIvTDZ3P!qzlWrf%<#F5+kQIL
za9>N#ng4XAY-=32Jn79`sdEmFXxaXwy?s@AB@Q**=BAL%%+$dDZack55YdXHW3kZu
zMudz8S-)(mi8Gr${`(>Eut(4TY8tQHn<C?qAOq2<-n_qtXbt)w{+_xI?B}LR3RsQ0
zGv3AH`vGZHqb2ov<J!zH6X>z}GWp#vNqbRRlioO}Hd1SL4+daEj2coV&%3WyM6&gU
z!BfK-E7;rV>lum+YvmH^FGWs%#kTc0E%*vRJWKT0jq+oCGlkRGH`9-U98&c(eOs@B
zJ{z9*%Rla!g2;-z`g&8SydP)jB_cC5dk*V#{4J4WUw80<By=H1OtqfyP6`Xqjzvjg
z#GYPQ5Y&qB1zk+7&M}Tk2)v!Orkk^~>lJ4+N;*cydW31iX3?HMKiRWdAS4S1>NDda
zCz|C6!4x3lRt+m+k~H;SH{0Qc4_idkhwo-7e$HEX4x13(_$+dsN!Z%!#OpmH2CXL;
zEOwh`Ru>W_`uxyZ=@rDfeqf0h=?!hJ=X|Ocm>|-PUX6AmDVGet`ypFk4K9Uoh*(AI
zmT?cmPLUXi`$T>ccO^v5_qV_6o0cZ&LceR8>q9CnpIN$tL203WxrO_G&03n{IPch$
zhBP>MBuZDSgJX>1^S=#=85$VpAjQuDRFnO=sETQ2ZSd2NzvqB87G7^;r5307I1RHD
zZcVr~ET8?&3qflg^;rdtCKtn90fN;Vlb{!N75g9Gh(Czea3$E}+;zUMbC^j@-zHLW
z4BUOmGl;82Bzb&Co@~1^?jt}JAV#eZy3(Jrd#UEdt^IVZ5;bI7?!9C5Go#Iu@NJOi
zjWVVB2djY}pr`=3BtI_<U;+-n7<!PKH<gRE|9ZLaTeG_HjMtwrw4yi7`Pv)d_+Q8l
zBwojj3O;O&-w$)f2;ya=ZQ(rwO18OUarLaSL~iqG600-$-5oQ3&CLHSHJdx@Epzwt
z!Nxyd&8y@npD4cl6jIqQ9tPPl4N94Oxq_(GJ+G{vIX2%NwG&XFs=mHa{%EjI3t69P
z6Dzj~vn{^(Gv|2DPjtF)UVyj#Ft?`%cs<11B=zFmVCwI)=9shoWp=D@8KzRA&-~@0
z%`VrY@85xrw?z$oau7q4nUQMGvV(Uh<_;atg?W!X{X3N>1nIt2+T#&9OAOv1;>(WG
zTnzmVbB(@ruiCp)HgdD!dw#8KHuh-gCH9Et6O;FEt)ock7~}^vWx`er3a}}}+i??N
z7?uY6@N;Cho;?joe#S@Nlg4b!sJ*Tu$j@f_M1lrxn<6F!rBugoO<-$U<wR6_2H`9f
zu>Fu)WLMH%1Ow5>qky>DYX~102v}+GuYi~INmhhiJn#L!oyB(}sJ;AM&G_Cs2i~9h
zO%k3zI@Wow8ggG^TrdRF@3K56%}O3$BY-4JE`cMVc{(;;kV6JMmKC6AQb|6wnfy0T
zGaCCD>s~K8p53iu;6pI|%3`7$8KdNxR>T~e`@FROH2l%vWnmBv7Rf=B00JueDz@tf
z_y2Iw;`_pSI9Hmm`etKVQ#@II_ZEMgWlm{O<f?@8J^mZ1V;ychSUrM7cdz$!;&T!7
z#3(0%TQ`^BR4@;`?$i@d+Qis<tz^fdNiVi9%!u3r(sppW9-W5BF>`!>5@vyg(`dzV
zMf6!}3cux>bM4a#dwSV{z26A#Vj|Rrz!Ab#zg?d|(RZFvPyi1!ZAro$^fE65eFL{L
z#|YFyEzF>8fLv4q5Hu!V$1rGjj(|pkG%#C<YIGI|CVcKzcSsmp`rLr}A~PoAb07hP
zX-YzX*0~ui1*6nt7fA*!<0(C6_*<E<5;&*}?G|yu`EXqis7_Khs7V=GH&xPIYWU-p
zzlO-BIk9;AxL;Rc&-TvPo$s#Rylm5Im3FdXIQkq#6J8;Gogu`I%zEKcuz6zLlKJee
zQ_7E{SC7-Bmh}1$XIvAUqr=OF48v1$tj~-#A!0}RiyD|Qz@fw3389hh3%MIi`^TO>
znDb8vbq5<lgTUMa#fhI`I-?QBK7L@#GF=y2Ubz<(%Ptl?1e27o?lX@ApYBr5J!_~n
z%?r|<R35BQ*Qsuxi=oEYlWik!V*rS4uRS$zH-9`+36qU>+gDNKZ%o3=Yv{W^7yBww
zs#?hO@Dw{iPFVV@!|I7^r`tMv-$9FzoKT_0u5tj;XZw1ys0)qVtkm6LVSIlarbPzE
z+-s*aEefj?-;d~PNS+px88Mpc$&#&(@%|Z63uR7@5qHQQ3{_Bb0Jshj2v0(FxBZ6@
zn&VYLK({4^m0pc2ttMjfbPkTG$7;0kfj_dCN)J~Shuwl04tK1klRtg*H~LilF#U*K
zBt#8=#m;tEr5@*NlxHcb!hicoKLf$kCfg|ZvMM{x?aiFV>7CgsF3Z)MI(+K}it&&k
z?h#|^Cz`s${+?}u9m8YC1HD|T#O!ZG?$eUlwejO#qCUa6zp;Y_kIG~Uh}}gad#&Lr
z(#7o+RYjtFlg6O7*cEG+hw}Z0phq{8-s$h^V3W{VbL&+fN_QH$C_(H94&sAz^MNq8
ze0b=b?j(Y-f*487`i{g(p3zq@!-v$JG(#U)YRBp+2bpO+9NA<6Y@T|nKqFSTmDp%#
z>nzH<ZTL5;8CVmA7nnW<dCr=hd;R+ExQ8E_HEYDn_Ms$~r8Mr!Q#fSN;j#&_);MFU
zOnbt8JBV3i_bHB~SAnX83KTh&RTw?rxBUo_W14$X#rBdv3CMG9{odp-@^po+{I(jj
z8!hB#K&8al{>^fpDV^NZOBWnrT4{TvE8#rTaORSH`3fFlb@@$@D1GsmsN6*$22AyL
z(g!O8w|T&=^mbdk0`>fR!mTsAS(2rHIdP)1ZUuO^46cA4x9Nil?|c3XcGO`8iG1nB
zt@Pf0>WsnsauF9!BuzIKZ7+OAPw%-z4_z#wGooQvc@Y_#$5oSDA6QL`YMK068%>O|
zh_Y(*_olJijEWLf8<zdn6{vp5N`Z?Ys11Rrb(l)3pRUlfPo1dK0yjU6icfnI$2ixs
z-YlPA{8fx!B_VTXP40!a9(nl)M=$WX;}?RbJLw-b&Uh!6?wXxu^`c?><qTQBn|D3W
zH6zQNN>qFG-5<Esp?8%cP@W@qQW=quAu_VRC-_f0quG)C#vaC2F6eX}nPUj4COsWD
zGrt{<9~@CqS(??GO1T%fYW}FjzUAtpdJSh&Z;(V6uQu_Ej2rQ}%)uQvRsST6T6@|X
zK!Gbli&k_n_6>`WWUFOP=*6v_>0Jm+<<rTHhgK_gR{m<{C`2GJ6AOw8rXPo?+%Mif
zk4jQ|K&;aw`mZ(4I=R$y%G(g`>vOQJG&_#;w)&>uxxb?0^sZ8NqoxnS#h3m&37>RD
zgCq7-k)9GQ32r(BfyxR<W|nW=8vCN@w3}dieeDz|O1z$(T1?5hJf`X%Y>%W0zR^4X
zERougwQC+(&s{&|aB=GT!&d}ISE{i$ueCyme-m%%@K#-8{oQG?w#2txQI)7Ds_`-x
ztOahK)-kEP$(LgtUQv~5Zk}+WE{!E=B(f`1hozMciKN_5>Z90yYNY=s%L-E8e!+34
z8pFL{-W4n`r=o|=Zg=htXz$+TzN_N*?UQwHuo}UHz&Y_W?~Q|qMQB5D*q6oOTiN+w
zccdf^CswsT^&0@O4i6w1)LoF#0AMl(OTz-@BEJx5z#wnh=?gVa05F<cwhN1c*f%J>
z1+6%kcms!=pA>NtjFYW?IJ+~a+c32jZCxF)n@3L^xUjjJ;-&{0zBPKRN<vA@_=xxR
zR1oHSvax^A6{*!EKDNr4Tx>!2DU_*%=GQ$)qg79j+q(mDCLBa{z+l2vP2Flc_$K}x
zbKb4X3=*AZOcf*x5TawsNX`VgltmxqKpj}s@&o)+$UQyLL(Ap%LeFp3E@jYfeWys;
zVDryrV|6(f?1=;B)wW~w+poWy<P=aE$ImF}0xgP9a~`CGi!n07R-)!MKfP#rH1z!#
zV4CVY&2bj4)iwT|X0mx8x3psdYZ+`@blp4O#SFxFuikUX^qplxbx7m4q6FCFQVASC
z0Md$3dwtt<r7Tp8YagqugEEF<#%e6Oyw(H7<OX_H9!yK@SJbEad3=TVf&P{ecu)6;
zXMkse{%Xp~??VTbH8EujL(!WQVMj*v^Kg}wZzjfstjBfU5oiOyW{_ik(m+RT1v!)6
zd5M<$$~PR6U%R-CNkRv8uKVGF@a349OcHOFd>o0hB;?h9GS>P`116Jun5p~v38I)O
z%+y+zLIt+&c?u=Yi0?VM1OI<_uMvT>uD(Uz%W!rI%M@2ITopX)4hT>3RwM@)J^J83
z{E-V9u&<>siSe50iz~Qo`JycMy>o>^pVef#)sG2&+OV{v$jIPbv|~W$2;Mf3ip@BT
z_0=gxnpQiG44F|&^*dyF3mS|fYI2-d)ZXOc#Q1%{f-oy9m*7U|YEu$Uv0%rZp#s-I
zv)%Eq0Y5NcAH_|ratlEG*aI?cc&7$|3+e2&4q{laTN(^vDxnLja!$p4w?Ox8ETW#C
zVh4Zv{^-1H1twu3p9{dNLUjJJ)D?JP(uI#RXt%v#*AZq(v~;_f(|VS;H#v!whRB5R
z|B`1$LTBoaGbBY1ATfNh#7(CQvz_E+IG6HR^a^+Ap?boV+O&_teH%mCs8as_L)lq}
zHT8#oA3>!-I%OhV(jcuOEg;<>UD6<<m2Q-jmX;VJHb7FknJ~IXN^j((zR&qR|3BAr
z{r)(A?Yg#|^V!b%-1q%{zuqPN*5%5T9#S!{W)^X1MHoJn{W4+uAUp(SyKJ2$-R&s>
z2F%bHemi&<79PgYZkk?9e=(Q5^Sa0d7ceRZxO&FhH8|KZQYS4c^TBS5H{R`LC{!D+
z8B9PgeV3|{J9pYaH(U=hir3Tp;bjgm3zqAO1GgZ+<-~Wnc~=fZS>G}=w_*LQ-Rw6J
ziyDJnWboWJD`J;wqF`2ZX&?zezM&`*T~+<M*9c#^%gf1GMpSh4&HAtpO%7KK<M)D=
zd@hSI8Ec0NWcBFQ#UA8FVM3S_+vZX>%tDzjj3`(HYg7RaxE0<EYEGU>WK>D?lNn7C
zRqo99y<xZj;<B}7pvR9fKktRG#Fu5WkRy45@A9l*2WR{qt0c+GS-Qo%H1^i%X3h`|
zfL1yGWYDLABXTZKrZRbweM&&}<J)0DO_cVchi*$f)>%w}s-4e|Bj(ToL#{u?|3W-_
z?gl9M0b$V@Hm1k4PtBdt!m+myon*fDms5>3eAem_HuOYN`L|dpIOV0T$Noj?mFd;g
z+?CtnD9qyUe&(Vx<1Xzp{1*?rHm_knr>)D~?xgFN8x3M+?ZN$W7u+#U?Bp|D>s(K@
z9Iiqvuu}4(!5WxT^S?Po^2EsY2QGGK@$J89+D*}my&D=T73Sd34HFcsr3qshMU$~w
z!iQf_82KO0$CD)uV;GvV5gM#8c`IjM6*|r$jcwi(VDZ4)?+l9xwsH#z!0!zqI@8TO
zvaXBir~PVdvDoiNsZp)+b0AZOzHcg28^9W>VZ%L0P0OHtU5~8zLI)W&2V*ELbdSvv
z62J<L00EIc<7n=%fCG(23VvwFBseNH6JY7VnS0E=atZHBkuF<Jz;FT7aGLg~&%=7<
zZ}~0wRjT&Ya|Y6{7=5M7tC@el(KDa2l!;~5_?Y?~6=zLFE236-J)Yk$??O}Nkn3Wk
zt;%=Rw!PMVOw9e;$1F8Hkn<PB@l(dhWdO`9DCVf^_u8Tdkf2gAAQ*j5hfP}76z!EK
zoCzhz`U6%kcgVTMkV?$`bJtNXIcUT{H8^w4u~kA?<>!lB{>K;AA!ER3%t>J#5Eak>
z=q94zm*~|fbm3d1HCi$e`fO6xY_qx}(CwvjYsU6rr3Y%<MSlva_j=0jMn8UF&@y`q
z-ZcYdn>=P5u&VE_4Ys{e2zEi=Ct%Vx0H;P$r%<p=n&u=-J4$y?vhg5=S=R}HI^mQv
zeLQWrNKCxo;L)(}y*%XMX#c7x?URD)IeAJUj=YHJN-*CqYzBI6;0bnPb@#RWQwyKB
zvq-CGr?Q}YnH%w1PP3VUDW0)EkNhe4hKd;Q1ZV9j#?EdF={uouem{1O2qru-^FGXp
zhF^WSZaQ*yIY<5;EBi8XMk2c{{iJkSFG+2H!aKLQwS3B3bI;9##(f(Uq44yc9XudN
zV6iVPz8llYZuR&2RSQx8uy+WM|CSe>g53$eN9Mk2!02b)bD-U`Fjh((=+0`|EW6;>
zZh%XG5*zA4zJ#c5Y7FtXg#H1=6h3*5DQj@4bID2@B`q&;$T6>1bm>~Gmr)W=hT6+j
zxzL(Iq7F&zecWX0G#%x!oJm@D|KWTOBo7xqSr7$I-Ekv+DfsnW<~^&+wM5jqLY$>w
zeT)%??sv#1fTqy;s}9}VM@~0tTj@&o9}elUU-b}v4B+MzUB-SgJ4o~U2}Fu5{fFZo
zv^EH(TD}$Nz%Wei&eVhoTVcJeC~lSO&<Un4(qsuJ;t)Cwv$eQ2r%tDp7h+CRm|&TZ
zkf%{=3G&^J6)qCG`&T(W3d7sJXTkDeS)(Keg9r2@^zRID8`A;G5O7aB-`l^wnc$r=
zYE-GnktKas!emk9{HNCts!gFbAkrc29^8;-D#!n;ldfZOTb>v@g9gm1z_tx~V+h{V
z#tgK9`ei&43W*VM7XiL&54uZS8OxHO8D-#5g(LECG+3G5x4QydJOj&?RbuW5@DMDW
zdER1`=N2kd`(<4&sM~by$Z-SW)31RsvYG^b_a(icrx$p@Gn!tbw)^RERFx~BL{q68
z^r4HCr#AlF$%7R1gV?IhUP#_NU`(1>HvAJ%o^qp)-RuL>P`^pEZRGRLZmQIyXX0HL
zW1@puoom2Z?>f*;SwW<iP0G1q&GuVf9H@@gX;vz80-LO1r2qx(FzXJNxs8)(*}!{&
zI`mZ>?1bdN64ZpADLaX5mvVJ0UR?Xj=NI%S2~wWn_E31mlFx#&-a&H&6*~}CdTJ><
z>;<m5A}0|D%n*s6cT6ZpWl2rt<LgFRtEoqLl~)ZT^QBCtOWd6YYHT^MpPai*`k6V^
zcs7a@Z*=LSqHDLm|1?PQ)1c6qacR)at1O+a+*605k&!v_r)XHJCNQg1^QtighhxqK
z_*Y#o$*D7?$Nw}$xr_5ju{uO+xc-Y+?!n|ovFrZ8#aU#v@;n{tzUkYnuv8!;cqtd+
zGNt74@X3<d(jbX&d0#a5?8}X0aTe3!0UGKDr&Zh!-h6)i$jGB3>4zQ4$lrP<c74l}
zTyN-_JhB=vx2VUNX!)cXs*mV;tCcxbTRD|xDV_)N>i^X(U)k1rQogd}*261MDQD`=
zv$Cq&v1F%BNK}L4PB_SLaWlw#J~Z^qw!p`P!g=)3aY<ma<Z0&*w}d70HFI+lQzipn
z(86qLTet15$BL)G<ikUX?d74;k4@_%xnGv)qe#zia30mqhs<zI|K$4iecpZX@#_ay
zqMjv>KILsz<Es4N4N=lu?8<38Zw<>)j@Q~hS{<+GfOyDv6x_wrzb~!hh#+B3&KEtJ
zdwDtFlJ?x4f0=oc0iWw^Af(Obz^IhNd-(%dL=gffVlU6JSuf|uDPB0Wcb~ngb+^=(
zr`jO%#YScalXmM0BL`<bthH^fWKCto;xBS`g~(C~#@E1Yn?!9*DP}z5Gv~rJ@}uw-
zJ{KEjgS!CatEh@2bqaIp^7E=UrP?pO_+!m%N*n&A)-;4a?MrFTKP2nun^a<MP?som
zIhBocBZwuI;+iy2W5<|$voKpTQ}TD__c1f?OEW`I;m13bKG@873I=cK*3^g)eN{1q
z>pC}8h^^F4=eRFfRQS8+$K^fSbXFE=s#F(t=ButY(-yz_E@|o)XQb%rKBQyIx24o<
zlWG6Xty{^)81E|~JINf#@dpsVG^MBV$2WnLP5twV8f|Wc>1$_O=H@I>ON&;sSCy2x
zxovUBoU9L01MI$CiKbaxOuVvr#STSsp$9)20kz7J8fL986c0Oyg2rHiozRHxFme|w
zQt=d8l}cAD^1?xX>Ekv>sEKo(v*+)e<K)Xp6<4t|kynk{GM~SpViAz^ZS3tX1wRX8
zTS639Y!<vy2l>8uBmI}{*w!Y`U<UV!1q}SJN#;=+swfGnm<=FQmGq({0YjcafcH&<
z&J}#76jFZyA1L&owD{dLOJOqdI(cz*>@BlMD0+2AjkU!;jUU4N#O)nlO`>dX&l=dZ
zw_(-UG_qA9gX8{-z}6zi=H6`drfRNEvzgfy(q7mDmU=p))G_*7XFK7_-2@EED3H19
zxR(OD#<Q87;^@^BP@=4f8=&l7rJnkLzAUR)-j{!TkDP&Ya=8wdSgekQIDK=LCb=Fn
zyz-V^6l08hzCIFL)~XO~)hrL$AYUXr2QdLb-2UC<EMU69RdFENj=P2<JVbh}J5&VI
zRA}cHqFGz83Iw)*Rl0LJyPVz%QLy9+Mao~|9de<r=#V|L{gnf7d_n`=lB9fXh-tdL
zf?e9(`3#Syc(qHuD(AAfc2?P79ydm;t|7A0(12&kt2#1K9?F|RnNaO_({iK4z_nV+
zVVC3hcl$0sSN%o7BAzz^pXV$_Y`r)N)X8o4kc1>$hHRdBX5^Uz+e!0?7PaVuJX~!9
zi$R<`(!r;y(692;_cH*2CColw@A5OIJRP&&h+W!{k3fat8!vQ}Ln~L!g4O2Q+0ZB5
zLZ(Bf!;-OnY-CBrBUl!{vtfUJ&;FfsG>9PB<gQW-6#c1->7EUY=;`FvAdd%%irzKm
zTP~z52(TelC|Y9x10Zo%M7xRWPsq{5PQJez=`zKBQ<_TUZ|LK{<-X|wR{NP=T=5mL
zeL5w2_({<QTKR!zTD3eDywo&Xzn-C-wN;gM<IVPt!yp0gXerBClGLX$V6N;5eQxFR
zx=Q7l>Iz4MIOjC~&PM6AE5Or@7vMhvv|EzV+()BM*ENj+PkNHLX?;W=_k3RJiI^Z$
z_LiQ*Kmav^NnOXRJo_zU!&J>N^aU4MZm+319<-*x=8~!brxe1IAFIbn#Z8r-JEudR
zUFKm@;@SgHP{1;}p%N*p7lM)O?V@6`#9EYr4K?Zd6dprw1+Bw;Tq`X1x%66Fr^%Ll
z>!-CUon1Nl4(D<L%ZiA?Z~#p6k4~=pnY)rsN@s9}-Je@wKPvUtNp_N=7Fvn%OL09(
zkW8*m!e9D>Q|Roz-<AtkB&JsC`c@iUe#<M*dupV9tf!M+vj@v*w`Vco8bMT{@^&BO
z>Q&0}+iQvKkHkk77jY=qGv*8kl!3J*H97N<YSo~O2vk=e{VpKtMbTo&=se9$EGW(V
z-<rGgt96f@56Z^h5d&RL?Z2%9DL0>jWt(Sep!`s`TZPT5U+`Atcqd(L+=EJr93JwV
zvWW06ldnlinJL;%mj)H6<t0pjpfqo1>D^e{KQKt38G8Yfs$COojdkHki$vncj%XzR
zc6{1+=-04rX1K=a$&$x!y;X~GfB&C*VH7!+I~c&wAxR15GWq3Pn)$|jct<65Vd8;q
zz<BTrhJL^*pjo-F;F6<$EuiOoRG}3!W1#y!W6G2r0yXf5%vpWA^9E-mejATy#`9Rw
zLE=v*`fU{`sNZ(nbv`UaBNQmoKdbM3lf>h4S$#uZCl~TK1fS+Q2BN&@*07^m{$06y
zJD&3khtxi+GpF!pAp(&WIYpl@|GwP>4({F~)+h|j9>M0*nb$vieAw&8W42`jMTHoe
zuzXY!gVG`BS5}TUvfQ9SELzf|q^2iITAB;)sevEiXJ-e<f59_)x*ECJhu=7pDq8wP
z`%Z;89i$#HkWKIMeo-CTtqq;H%L&DCE~JyC+a%R9Y{X`j?FW)&Z3G?B=}rbKpbk!A
zB%9^w(aB{SO9z6K;KDu@_DT11rab}3v%1E*I;7u0?!pBD3ujY$uZO}=A&|w|w945w
z`6_kw;3&(P;oG}mPt+Dk+s6CJ>;Ne{0}%J>@}{EpuNFFf!+m9N_M0kLIERtj3FRgc
z9z_<2Ex-4KIp=mzzQ^W33&JeVvA!SVFZi)`DbZzBjZY!Y#1$C?GE3j!*3qvr`cY54
zLUZ#=hI3ofyXm%|N$Z+%u{{ma5+pQHPxxHvlZ}3-wDi%iO$`R8uLvaMbH>tzT8#+9
zPz|t9q9-cLzy){WAz}|BUcq36?~UEye6c(6Bde~x%nh0XwZ*+hq|~S5?ArAPLp4<X
zPx|y;<9|QlWJn*V!11A!DX#4Ml0Jn0Am(MyuY%c;9YNkJgeMKFy~(pTv<~#ChTQ5c
zw%d)B#`o`9OYP|x&w2HWE2p5m26=9bl@^sRm$LV67xxxt{~qTXD_7<1y?MW*n<2ly
zciLQ=V|+Jymwb=^7lhNbUZ&8H5)I=%DPrM9%V%st)JF|w#qQkQ<PR+6Ibq4O#2tcK
zQyZ%G$n!R)QCHXREXRLVsDEXu$?smSp!$cEl|FpN1rP1wodo$$ykwcVbqnj3_z%a<
z!UMHCsJ(EonU&bC<5=lp3RGwuQ(|FcdsHfwrp}j0u$lg}ZF}2naXu;s+=-y(b9QK0
z;{C<xIlOIjsf}9yJrMcz6Pw5`mWdtoPJ;X$$ldk4rjTcF+k}Pq;MAvpQ=GTQ-6(I9
zj$V?zlXkIH?Z~kRGk-fsm@+Q>t>=YOw0@Day1*N%bi02xOKoa^P2}lJ=HO%(UZkxF
zHu}|vqbe-8?MacAtoVoOa5C_F{PBqHqxfs-PH!v=gav|m@Xo2esia6Xxl7o_mq}>n
zT{6+P&mv&C=tm(;R#Ke5_DxKYIgKY{OLF2c_mg8qs~f*hfQb0(|0|fAaG3oGaAB^y
z5bCJTXTj3w!afA~3fQOrTB)hBVwrR@%c9xPC+b7iCnKIFSF@i9pchV0tw@G6*jk(Y
zR7}r&f(v;Or^^o7`S#d%NWQ_z0uaNOfj<?oy*Av_hUvVzl?=*i5Is0jtvu(QS9<Yu
z@uKsJ*dbD7gKJQ50dD}%4V1Od-ing0CCXAWnuH=<34m$+QMUtewejx~L^S*QzJ%~U
zcD`Xh54$%1;4fbZ9}2Pke742BiC>ABn<l!?Ulj9Ocpjrm^tJa{ME67AXUSx)TPc8C
zrhcv0DlW;t+8L-6(b3p~kkh9c%2Bi<#}31SKle<MR~<h|1sp9dqJ{<7Q}2-X@9v(3
zIox`QW0tkoLtkV*o%R!^Y2g!v48K-e^^Vp~P7R$9G|(oFZ8d#ELpgnc{+Icuw!NeH
zpMb6vZ~>{#3NO{LfIurM?1`V8|G;%#j$yV}F<}11IA13hBfO`oc>|=~%C>rWhCd}f
zJN~_H@E;ETt>>Rxj+^%fK<Rwsu@m+X8_~zO>_6x12xd=HoX#62{Zr@k2m`KVYfkTT
z3;k0c5YNW{slai=>aYyskAh`MQaUAVSkOM5Xhp=#n$1Tla)r$Ncpczm5H`zDblN?n
z1_A`89LdJ^!U&SD?;@k)?VMIrhn_{h|DC*^7-oe!L?p|4psje<L-7zVji`D~(Q8Td
z%=W1pUjN*m=d1sN2MYI2SIF9g8T4Cos0(;cRq~xltmG&EhvTT+UZyLeyBovSh|JuB
zNFLsAp5t9s-W36{b~i>??V4MKnbJ8fw05lfMcZG_sSAL}p5;?yu~2@et=(wy5K*DY
zL@&FOh-2}}9#H`hz1nWLgUyibTpIwO_+asFwHjrgdZ3M-$abzY**BuHWRj}&P10nq
z3law9+v5&<k=}apy*+XZ#mL*;Lg-~u{vFH7$;Dli;U!+NRbKqQU^uc|?#x~eOPF|h
zAU^TZBT{rkHiSQyBFEk&6BqKXjr_Zv(ECvz5^?UC#C%g8&b{fh3LXy5f}ZO#vC7h|
zj+_SPg~efcXi#8)Q)txv)EX@2b34#IJW@gJKm;zKC~^wLS__lma+mACMSh7$g3MhV
zWDTm2lIk&*cq<hBV(}!{03&*7f?Wz&4`Tr%2N(yVWnZI|nhG}G(n^jvfF0tGYTR=K
zK<|?;AGXKJ>h4{s@eSa1Wp$K*GJk&{+46lBY5|^5ljC`{kB>L)8A$H2<8ue--Q$Kf
z$1Fqo7Mh=U&JlRgTJ`Iou3PS(j(Hkn>S+j}s;GYgr$|ffGEl~^#64NQ%i>6Q`V&4{
zVx=Fhqmy2|IqobNKh@~mWrdhp3k8o}W}~eV6r7;Zt9;RB;|i#?&kn5#H|iTbN4u?(
zv__K}p*e0a(bXDF{<`jmp|4w<X6!QQW9<!rwoKVAtH+H7R&S##qSn3rH7Z}Gx6a9Q
zgCprO*G~@8xA?gudUegPxh_>B!CD-C)Z&?WMcGrA8#_~=dXGQ&?&7He1)}0~Pwn>*
zUO~%VK|TVM0j4i3tB5zw325{asWNUyrkp}4<l9v6hxPDt?WTq1&ASL=$}0{xvvhh<
zPE(hZnj?e*y3P%mw5d&(m+tw{R`;VW$(8-kN^K1OrE=j$WFe>=Q(mbM$6jY~&k(|;
z7Ze~)J*B6nkyg<ecbU=ziC6ikfQ-)Lc>C+-rrd)NO@5?V_7|9O#mhh6&#|A$ijXxU
zn6w;O6-zx)M+yXgsaS>AyfakGIO@Bq>zQgGPKbr9djGWA;6HuvbeLgR0UYSHFP*4Y
zV#03Cta{o;NnvZ~Z{zcsMn98%-79a)wj*$%Yicg#%zX3N7&a)nMK7w6q%naPQ!aXg
z$D3CLNOf)YLagW#$2oKjcxR#|lGI@bAO4PrIqWwTja#db5)A01S8$IAN98u?7{b%s
z_yP_(b3v6kbbVF}3aFGsSu>1(Z>Q)C96<q&C$1E@l_4wqDYCR|Q7FA5L$EzrvpNao
zV93<eI`4ntIQT(9@-}3XxQhjh=qnKFcuh0WRb_4!lE)ltn=uqlfskP%s9<>1Z2J>x
zfc3Z$zBR{Yvs3P^vg9gHmhldn&jBDWVTP@CilHu-w%<pt4_h|9-m5{UQX&=V9ecZC
z5U$nOY@>lyw#d?i7Ztdqj8oPVH=6vgZzF%_m&6aWUcblmQyHDmE0BhM18K-Mvkw*h
zHW7@nWd3kg<3V8~OpF&lDrCHTAm+9sH8@kR2VQpPZOB`;CeSPXbvJCnUgzgIZ@4|N
z4}d^SS5B)<EKjt>)<%8K&emfN%QjCE8cp|`(c>tEN3?1jbK(R9?bFr|MLA=vS&dp=
zv<uw*)}X&)U~_GbU1~m5=mkaIlVG)fDE<JesKt+P5X@yE;^0pWx1N#v|6CP1d%+Pp
zdfH30!3Qpm(iJ}k7sXQ>ZzKWji|55SRaK91qv&xS{Kmn-$BWPGLXwx9Oe*$z;M58A
zZG)8xFd;7L^!L1DdwK<;*+721m1YIW<ELGX8ds@?KDqO!82Z+h7{}w@QYz%`UC6rV
zgtFA_AcR`SYTEIcjuJJ_|KfOnJt&T`2--~jWe8{nqOlXUb`~Y0Vf1UNRlRLLW#~6|
zmI`({gYQb(m26Q!b~qK#7A!rg_`8aa5x-miLbEM_-ZN6_^Gd~gsrR)lTG?kVr9^DK
z3!NJ5X>1mWy~B7JKM9-FfU2LSWUH*?=>Gl!i(JoNPymH45;)%FcFOeC5I6UN=pzy-
zi(sy04DVm>Iuiv_67D|kNGva{)ajimhwuvd#ORmdOXM2v9~OS{vgH{lQ`0S|t9)T1
zcDQVp>T+PVuzJU&fN0*-?stX8$#XZ%b~R=alhXCJs>DDJSNAs@g`H`IOxRCjb67i3
zKUUcuw8QO{Y$FQg{?s0wFu#70Um`Hd;~xZXolp3c7t`NU$4>KpUM7&m_1tz{B}Ksz
zL=ZX#!B6mAi<&D0($lp!dHhUnm8>f*z#9T0GBOWPYGMrQvGZo^Ms9x3vlo@TYa0e(
z5mx!D&(CV%JQp%a$_U*QT@D}!28bky&V$tt6R|6=Y(CqNNF+H;9C-jmcrkSHNsc!%
zY<SLC8yKZm#O2YvG|D&J=Fv^zHLvV&EAC2@A4xV*<R2BH=$)(Jbx*g|O1B@E7Te<>
z7$`eFo^1|-d~$r3YP<wHk<Ul%n1L<B8kacM^CvJ7l%t;@ThDovC;V|=<H^KiyId#1
z$B-P!+0+D>_Bb&e3${8T*^iaa(kP-em!dt5h4v*udRVU-uw%~}bui&Z%9Eu<b7w}*
zGUt%$r2`2g#?IWI0$qz7v{$WfDSHK0N>M+WG8d)j0xN^V`&dRVzhP7&ZrwH?cVS%}
zOPyFiH;<!@fRRQ3j8xk7<WNHup3wG`Qq8>#>2@J!O8Vw<aY~~t`t!a}9HE0>N`_%I
zb5HV9YZvJkM5XnTcPmnyS!^1g&fU%r%Au;0k#&B;L>=Pd;^ZHucD>x>!`KUw1P2wz
z!W@9D;gT`n^gfzNDR{d$@r8X<5W&pq*QT6p`yDm<w5Ul{lDCfa`)L>qN;tsT)EH1a
zKhph`fy^L1Kl1Pc)3fNs*Lbq0IMB_6b^WPsj7)F68aL02vhtxXpl6bokfuMQpGOQ{
z>3k*RVtY1sseoe51&gL7wX?MQ9ux#jcrAA6j+XIk0lVno*s831^$YlAmtVzOM09QH
z_<=Vxg;cE>sU|1e-n4kx6usLw&j}d0O)v~!pVy(e5}5cUw~by;6TWlbefFT`ZtSWX
zy4i#5$uzozLibzG8NEbTs|EVoi66B@@2DogzAJHiw^My9$kz<BEu@$OmMQjiF5CSR
z1=@P$W3n$lJ-sGY<x(oN6cVjsb0mr&!A!G<zOEVx`O3$qho-%RGQTbKM7Zzy8y@j0
zl4pV09=8YENmVd4S2=ezEN(TZ-&}iC?!Qk<cMCEpJB1k{CM^^!FVigA(9tOl;(T4S
z#`_c|nZET6(S)48yz!JCIwg*08@nxg{*W+^(zE&_c}roW7k%2>D|PxI?Vk3sQPwji
zl7eKFaSGS-2Q5VjY6<7DA^Xuoqf?b)KrFEvlW<VL@dr*U$2CHs62x=1skR)tIcB^v
zQlgMW;f(WE6nD^nBrGiK19z~)DoI=@!(dfKvcq(+ACY|CS-6{3_b1F!S<8DiO_QCW
zhWX$%n6wb9_S0qY&&k%gD6}_(k*K7rxgdRGrm$md_Q*thrfiZ8f$&NlZ5Y80>4IYj
z;D<&2QqD9^KPxS&_gl;M!`xdHl5UwQ<u;AM&Amp0+O6>u*hSY?i;)G3QNc7C_+<Qc
zd)#*Jl@8!x3Q)=XT(@K~1Kd7k`B2{rJSecaZ~oY(3_IJ;iU*NOQ6bzi@2%Slo;^G+
zd%m|LQujtx9IJqd4W`8O$x~xP(2706&e!r4#kUH8=6r*z_vn*`riM~;THm!uE(qlG
zX;uf}v0*GYwW^_Z5mYH|KW&I9ef=aq#j57ux>Nz?5p^qdqwL&7VG=AgCr=0V=<DRd
zXu{hINHNhdG=p(KX(MaGo;7qG^i+9ziBz3%;Mt6>Zg+4WbmcGDKL&c?lEM&IzD=U(
z(n3^M!W>khxG+FjMn9r90#`H9^Su1Jli-=|zP2%Q`x+X3Jsn#1rkTHP+B&I>x8XPM
z%n8pMSZVR*VP$`_xFn&tV1SHLXyW}ma{j;y|5gA))oVp_%et<Drb|AD(*G@xnFiD%
z<xbC?e3QadTAG?>il=}F3&-|MCd8k#-Dd&DV4^Y1RGjvY3x%Lx16M7ruS{e}9#K?+
zgHTyVnrQ#NYhbT47wP8_-W<4=axeOqQ6Uam1SBT;9*G*ZGy%vA`wilkZnd&)W^r)A
zdNubCwoh)#Efjk*@5!)xbiGP|;3CRmQ!t5z7RWZ~A!VHVon!PrBz|ga_)T|R3f<oQ
z1N2GktN<mk2K33|fn>c4HsM`EG(xwnNq~vBYm|i-%Z3t+m|G(wPm<-plyrkALRmxq
zgf+su!p#gZ9p#m1sKs;*fZ>wvoDnk)=0g=WV*Pus$D6*8l~pb5P0jz)BrEjua`o9+
zJXG-S@vRH6)JYtzlAiJUS{Ywpyv!XG=mM6~YUffHDT+(~Inchz#V}i@b-`3d$HR6u
zAy~jAI$mc|!!s2{i0n}j@iJIpXa%<*d)4!u-*gZlD~HD)aZgrr!*BLXcYg!5?4l%)
zrV0Y5XacBIL`ne%Hl@_X-;!lI*h0QitZ+g81$^4i0)L41N_tvS*x1=Lv&bc9D0NDY
zXEN!xP1V#WI^~vz>HXaCJt$bpgK}+uZV{5w2cn-J=Y$6M1O<@P-^yc!1^R!bo~m)a
z%4)Ds#Wa$ysfpH|v48S_U06kQ!FC7M9tLY+V@f1@QywkczM6#}Sp&j6`u$zwWa1U0
z0eRLr0k>Njn#9>Fjmi}21ewP<D($W>i(5pfUHuYJ2rRGW#c>IGw>u~4`b|z0qF;gD
zVwD3{U?;S^b}Nk)4)9{uOevtwaY&Zn+DXzs%LDC@QB;U$c<n04SPqgPe{P-J&nZM?
z`!#3-wI_c~n9{CWm@C>vC(#Jr$Me%{!`Regt#Nj#`gk>8yI;F$oO#%b&`M%<gD=+N
zn}wn32<+qj(9jUGH#8&oLpT|EgDZ;|dbQqTgPZ>ZHN`(s<iU*;I4|VJ#;9vN6`?2_
z<bC~oQ9bLc<qF}B-@Kh514mEp8s4oEdTMsbU@|zw)x&)ezLI!SWvR$9litJ_mM^n+
z!2F>j0|*@p@K<Y5pimd`1{Hy`P<;ZMPS2YY-XX<F0~yX+Ds(t7Q`V`EVQ_fLa5jgI
z7end}8~<Y&fBqC!4!*NPO(W?Gs@~ZSGBf>{ZgDP}<JCPlG{>|}1{9<vTc4m8Rl00f
z*v}*&yXb1U=*J6g8vv+c5AVg=kdUK8)>$!aTu5}GPg#v<Z<UkIyucA8J+rMC26xIl
zdSNExp4W%^{>-7R61&-xMOVPvF6itn4k3OY*-ye4y&xWxYehM~=Q+<*ZG$#(zHBW>
z61!}qFTVfNK=)~i&2$jg?Vytn8{p%$5ngHkq9~|%?{d-NuHD8gL_tSGkfwBwDXE6f
zJACy_b81Lva7)9Fx_3NHD_Id|x}D&jA(OokJ(d$S_oW0m323>Dt(>n@=6#2!6&?5=
zx_MoWs>u$^?tC5g@l4=3D-}<Yq%OM2d!wl&xT7{eY&cuVy>PKJBjDGxwUWN~amhtS
zX2oeX#X<pvI8eMNZOoa+N^U-M=KPmR9^<X`nWCOikcvQ+Io#}HmxMN6!OR`rJ<=?3
ztq~cHlX97ib%yPxGQiD~f9E}DUSgZ-0-{5(5{vtE=&=53C8Qg~u?dcr(GHDP^!r&_
z(MRav;VHUZ6X>78(_}|9=D~Gl(p0YSBWy8lM*Hw~Ov-9e5fy8m)-1sJ^JO<kluQag
zG5)SGh7w#;u-F_O8G0?M83OFLLp1=;%&EXcT96i0^F&(PLI84qQS$K|8V@1>n3lNL
zOXkztvtpz!0@Ay^*O_os^*jus*e6fkDFfHWcSVZB4uVj3ZxhG9Jnw=%wk=zm@90Bt
zO%y(D4??X)cakw`#rqzCv?kB7=SPC7b;gjRnwp~@6ibUsW^Ztnn1!pVei{%7r%h<b
z0QMn`=hM5tuu6AX_(%MwN(!-z&S8%JPGzdu{4~gZ|HnM<O@!wK^eerCFH`)-_)hgM
z0oZjlfCe(<OsN2Oq8zg}w8F0x(78%gX4uY&+1ZJ)ecI0FZJDbhJZ`lWzgz=waT-R-
zUoAZ+T6>hUtA847UZzb*sGo0KIc*q`+c7oE)4XQ1x<WVeL8SHjp|~W!#-$5sPp;-q
zr!?2qwu4r~X2pNicNPEPIB5WX=qwfrkB3;x3BV<CwINX^0cFYZ@YoOtv~cY2e4g((
z=O^lXnOn#y_ZrpEoW5*U)?hXw*%E7ZTj_&gxyNh?RH%Wn#e7=x)g2UN37$vWD@Ajd
z*d#uTH^6<Xq_3?19=>`%W11egI|%ez81p1&r4#+-Sv$P^E0k^F-x(gOKOVMWdRF((
z9QAo?E?R{J;gQ8mRj`IK&n|F{A9o$4iO(zJ&1*=K($b3(E200{ul6@pjgJFflVXLJ
zWqrCR)cZb?j^9dblVCv4?M!VLV&-<?;l}Tq3a-6$5J|8S7%LCi*!S-7$wx*HJ$Kmk
z{d{8GD?BctK)Fxx+14;|U`i~=oy(%!!2bInEGhcK7&|dcl|E)d(^?mo{0;e^2us_v
z5CN#&&5Il7e=BB+ZP&^p*y{H&qtEGxNqqWoG=BY2B%S}}Zk^)PqvY8*#u=rO!JVls
zOt1PIE^7p?{$-u<$yD=0xy&%NlC{qcaRN=BBW+sTF6D1w>Vl77zQzP^t&>GiuXHHm
z;Q#rso7_=Z`El7uG7OkJeuW=5pPhDe0`2kYjUyG8+r|vq7;T-)1y6oL8#jd+pN|^9
zgi=;+kD|7A)ybLGc-!4vzi%}sPbp<y8<D$Fc|_ws!f`73z(CPyy!7bR?^^W|dtKq*
z%)4w-`#~3f!*n$Djj+0!eARrg)XB9V6G>ME`H0Su#m)q?qvrC%i-fRv#&nUfvw4%1
zkcOAKz<iyK^T?fYp2EGEN6ftzUG)X8l{S`Hd4v$L&vi>>bQ#_b!%m`&P#3c)MW$E}
z1MGGwIO0a}Mt<qWR$~^0p6IH0{W!n!bLzt1IUURBX@2CBanHJC8WT$3&Ep&Us3{|<
zzJ%jUc)tR@izpxvzXl*x4;L}-<SDT?=mVX?ewHWb_(B>b^2>_Eb~(Y=L%YnKRqokQ
z?S^Qnf~Piz&1n@Y1izz=*hRLCN+QOEP2OgTJ~Awm(rf?4Dy5|Pa#1HIIW<AEJkPXo
zdUIf1Xd#IQh4FQsiJUUZ(=VgV@k%!{0ururva|-Tg|Q+x-GxtN#U-PIRmDhy)MxpR
zea98wOy^8p59-0%!p+R8H4;pkd%dXtv`@m^38ZY~?H>kM^+O{qNwKasQo%m;Xq*3;
z4Wh65F#CbEjWy=r6pLRlq^y)&a!iTE0bPS;urGpikHXAZnx&Bai`&Od*SJt*rRBbK
z(#h`0;ROay594^tm5rT2bx}G?u2BYCl$khp;$nlOHQ0$!d@Vc8=pCp)cAEBQ@nuuH
z=ua|&_sFV+zHR-KnywGf7(=73$DzEyj(3$7W0~Z<fq3FV8@Q9U38Ed|2)YWtm(yjM
z7r1y%Q4(3!OKTB7IV$s(&c59`gp7VeIw09Gs^74Cpl}-FyUW8_rk9$bs^#pS=JI0B
zGsr2W5FujvJ-CrZnLdjvu1Gh}xov>V&$&gZL+{EwV==)D$WVQF;SmKS=8kV#`1A$J
zCCw(4gSC4K$$X`b;omEqpdMmtcur~WX1#l!Qm(#DkF|9$WNv)6l6Er;togplkI7KM
zQ7>14G(;_!&aM3r^1O!SN%Egx+@EN^LB@V6lV|Re8B54%Y^WS|pbNqtf`}~EG}ocH
zd&ndWy|(%})<31`oVgWyZ#4BRvkm&57&~Wv9dO8IP2^9yDz!DX#Koi>uAtQs?<a3r
zF>Kvceh$c7gI@rR>@Q>f%)uUQ*aujF$=39%Guq`t@2a+;Wo2*elHNQy{x<PV=BZ>R
z3Zpw)2!askD*hZj@Svifj@Q%+hExlzW|}hpJND=AebD{SfsHP@gzRa>=%_(YdY*hW
z5qU;azILEM`AVwkzmVbGO50|xdFHFlr)LP+PaC<UW0LQCecagnpQslVXEM;LZW(S#
ztCm)mkUSYtW&8Cs)EC`+M2udt!YCJ_j${T32)a_<M@4m(IBymbPnhY6^piGyBP(Pn
zoy(&0cX+o%pwrxZJfrcoV(+EE^Kg3WXl@89T3prbN8IydcAd}l{ft%0RYEid`Zz+5
zg2e0Q6J_F|%4Kvf&y@5de{8{Kd^mjJT^7kMFKb?~Wluu28Y0sj_S8jmJj^sQ+9co>
zCs#8(pgb<8;<H)FILF0u9V%*vlrc8%YBB4vfcdeiK3W_k2f@K}RfCysl0-b7ho=l$
z`Vq*7wu`0H_Dx8LI~3{|JvA^z=w5qVYp3dV<c3NrD+s9g7U?xe$=B8<r2pRd>jP*H
zXi?*yI0Nm9@{jk^eti23ZCHeHxKe7%8Mx^?T?NLFU_-NNN8z!Yk6&2Mbfefw0P!|2
z9q%W;7jqsJDEY@51uy%jyFDj#;>PwT<1+$)xHTe*Fk*;hNfNKSVQ_u=zcR;>{Oq%K
z%>h~Q9(pI6mI$$;&q>avNm9SGI{cZ!h?2y48+AVIxX9LbLiMhcHr^B|@<v%y6)Df)
zeBi<PKthJYGJm8WI>tor*6|AG0a9wS(DF_*OaxG@;y(ue$V*u`dj*Kq<T+=^f32&W
zgS10k+Pl!6j)|V8f(tjj!G8FCfnDxpo>JGL9j@n5=bjkn|8T~oX#T_T!3w^ZDfB_n
zrF1ev8b@jm%E>8L&XMa&`nBh$`(c_;k`TovHHL{-n=g;P6kwmq!wY$N|3!obJS_B-
zab%#m9UKL|!z1wD?X=5abY=I$7z}NbHXau}{a;V%U8H!LAMi5n?Hi8RyTV`=!iQ%Y
zK<0A%I!W>Z;vKW6aJ<5XxvYt{C8#{hY_l%sBOGqDcF(xDcB|4wnzMaB4}FpI;lMTM
zW1enfYv9#!nC9FAvuCM4?5;z6t}$~g8Jjs3y&as|aesn!UE88(exNlG;cRt046qy0
ziAL8N_*(Wo-2LHYHG#oDB4PI9fw26zu=RCNockEvWf<B}qCl%_<MF?^0RqH^@M8Uo
zuJz6?YI_;&-wL>ucv)^feZ~xXF!w=#!nqp=Qdy&|OU?Uf?~6XI*3x(6w*9Nr>h0y7
zB4!^Xk+}qGKT7goY8UP2R_>IBJ5A-e^oVxrJL|`rr|P&Kt{iuUboqt~-jA>1V4<5`
zWZ<iQAx*C;tW|e`6k4fx;G3AJv%Czlvpdx8Ouu#9o;pj@<-M)nbXomCs5OTCmg;7G
zqIn&lb<<wEef%5BfChb*2klk5@k=!Gm4m7JuCHP>mk^XObfK(pj70MfS2I;L7)1G4
zRyaE<RBvAaZMhb&9vRk?h<>njKG*)b087swaMI0%UvT~(&V#V-kN0AL-F+>x6NCk_
zP{ZBDPw25Js_4~R586g(RuIJUnu&Yq?)%2sJEVHA-TRVJ*7@kR!YE5oyA~ycuCe(G
z-1Mq`*@^fhB46`rHQ)x6kiLbSn)087`Ka`16E&JEX4PF!urcXAN$+Z`k}}9w(n{6U
zFkF0ZWV*s<vQSuSsL-gD_5+LTk&ZtQwZMY93xu%M7!`H2@8#cmHH^lFN4)q`7r`eh
z4Ud{rd%FPxRP8+2W=N%V^~%6aSNTRWqsU4QewTj8->&54Qx&X+DQH{Q!O)pwE3DB|
zzEdA>rQ9~gJ^G9acyE+eX5i4v@(Ra_gXRVo2}2`ELZW4M0q$>XgjViW?YY)xYz$5-
z#{@RAsrASIsH(&NDTYfFe#cm`>?y!wdY}{shKuUZc$l%crea^9@|O*A3atC?JM>&E
zT!Cn1-!KrK99Q!%&1`vvKS#M}%WSOabR}0UbHyT^^)@rvv2T7bwtx{5c$~TgmG(+3
zV^D{vw;yOZ1D#NlAk|ej%lm!g1!Hy?DT;-WK3<=jcee5k4RaA4J+e&uTj`X3I-BN8
zwJPT&jW&6eH+R{-VFcJ_b8JiqFpH%FBaND-WR2WVu2ukQ!wwe86w~KrE?@d>bzy#S
zZ67Hs(p2c`S7Tv5>TKP#DnTS^bP9~KA88f{;srZm6*pqV{&IC`6YY}<<oAA~>0R14
zqTT0m8h+XP<Wt_aL|ZB7K3|U&T%p%0KCAhj{*QpHm9;+vtZg+XD;TsvP6p6YjS_q<
zUaTs0Ov}myuul;$fxnn2O20axVtdxzA0}Lg)>A##rn&XU@|9S|xkCn{{2u%?t%gw!
z?yN2&sBK=6_2|(2e$>i*0nOa_=cwxyFxq$LK>f3a0*X-%&;OBXbVdE^IA<z&cwq&k
z(KE`K#Mm&Lf&a#!>Q}3b^f85xTbm>oi$&mI#(q9xg5pN$U9*OFC=-@h?WIh@{J+F4
zT>KpM?ct&AtB}L%-NP^}heJ`tfkN}(XFrIH67rmV+P5&)Ka0^lZwj8@(N};w_x99`
ze@zV6=+T(EdWlRVE71=up8=-paJ$I$D)8xUjO_b43A%B6HjdtOwa6&?=#{K@N8LD-
z9r(DNK*<>HjLp0cTLSf(cJ-3uo0+?K{SBjFLk~v7Ej}zLecJqe4WsBRt7_K`5au1`
zxI<)7II5bilE}vPZU~8mG>MX{=O%KQ);ud+jMOim)=O_PU9y~$FQhRP^PH)g5cMq6
zoc4;}Nz-X;i1&9}YV>d)yy)GqcS!z-``X+d{EUU{l@$F!UUK^<=$OLN0Mj=#)rQ!&
zW%f^)zb~NfAIRBLncBj5UrTw~p4NGnF?XJ{w?Kb|l7SIc*nG6n?|X5~+fRn~Y;)%c
zqe(UbQbfiA+vSj-&QoPSZH(VOO8wHZwbk@sJ=pOkptt!l0Gsp1K000%FZEShBuY(g
z7<6A^WfEPaN0@TmVZ@+cVxgClu#=E(PXq1{+`8Vs^0yRlImcwXLbbEs!0}&J@~LsL
zIONPCG~}0LK%>ef9O;Y&Wj-(CiBn(`XXa`Y<eZ#dOaUe7kAB%b<l#EDt!TKF#Rg$O
z1JZAE3ZvR3t6UAMu4<Zd+#*(bKpIHEADNQPY)^A2)>7Kl&M+qNYMg86cLDF_J7n#P
z7gI+?A{}D~?5|=(+%s}Vea&O@Rg^wTGT=CLl%NC$1u25r>Zf6aqzPqoj+VkL02#TY
zE~_t;z6~7;z!2I=1agmZ1hz7-R535}Z9g*ys99w?W_XSGS(0T)&&+bF4K#YGGasps
zyX2=er^?UqMbo}7V>VDjmL0M=>#A$#E)0HKGOJ#^gSwhH?@+lMc`)l*W_+7cd;bqp
zO}buK@OIt^Y$+0I`GBY_uDX-CekPRdfCq&jGA^&E7E%@PZ8L}ye1RH`k*II~FlN1c
zHqxKmr{aI?GLDEY&0%uQ*SQ~jT*7?TE&3w|wMk5Ccf)M&uERl2wKV?xZSxa#uGmrf
zhYQ%C>Or6n+dpf`fjoy#m%%jSJOad5V5HOs%>G_Avq#MP9L-c_qH&UyU!}jkMo6%3
z7!V>z8QohGyb|*__Bl$;w8kyG_o^DtBuXv<4B{a?16dNad<L`^4ReO@rcpP`ii5dZ
zDjU!ukT7}Faieg{h)n~<iIJ1L1oo%Iou51g$6HB^yZJ#x^%{}4uS<)ZX&?QHIO3y+
zePjK8A~G;R2U-z~Nh67*xMhtFW05-*0aS^u*oeC*U=j{W`46Xg@Nj%{p`GC_0_71i
zT7<<NIUe>?I|oC26(ReXP2*MjntUt!dQT1i{!_Mn7EjG;pg(tohgvC%u_4&4eXuV_
zUZMD<K-8*u%g;ys7Yn5cfZ~E0ypNpD=O7-;*6~@DMVMKRgIKetM)!8+p+85`bCc*S
z-)|dma54Opu1~HquYNoAY5JOL-Sc%V_!f6*d^hHbO!fDqfah`^`ElNZ-++R+WZ?gz
zBlAKDk1c`*9X}8u{|dA_axrSQ9=*K(JNR-KU+&=V%(JTr={%cuu9|&?>i~uE{5!UL
z`mjB2)Bj&KEBUh&Q|=#+=_j*Xae5y<35qzdRND0T+(jh+jF73XfNaXKHO)&psuZ{9
zRwj(e!sNT9<5PXa&gZZgW}`YCOZ+FE&7>GZGB6qYP(%9}zU~XE-W@O_{m{!%-;Np%
z?zMKtP<v&ch;|O{j&nCqegP076CQ*WIaPB&$Hc?)DRTKU7bAuC-@8loWKS=RGLn6#
z7<zRaAigera!81=)q3F@;@F$BVfTH;v0y~^u@KXdPSxX!-i-4L=mMqa!JKTEl?&fL
z+XVS=1r;*hYP}~d(g9@8-9~d`&PcSZl*ud%X{me#W+w!v2F-=B-%WgYIBrLdphjUs
zw``qv$({1^_4qySSG+@A1=L4&Uk=D`VtzjiOR@tk=xvUqDxe-r{|}n+>k$I47Bz^(
z40^0dzY+2FR2Ggn$hpm;xDjcmsn!`up}-W-k~UQ;QhfQD+POUAd77s70ve*3>1<T<
z{64h6YUWab;A5EWNlF%^KA4rJNp<H;x3S66Qz2O!$$)?d%E#Q`-C9hmhq<~~GX0qg
z-!Q8b%p((_HW_^0NReo_$@UYv5KR91ACc*0gU3SiI+>L&jVSN3LH>Y9Vn-&Q_;sm0
ze7b;$x~$r?^iDeUO!`PH-R83Mt_>>Ku~z@DA0>$8f<{3Kc-pN24Xgq0>r8}tbBuP3
z+$YFbbbxx=S07wv#_K^~=+HRWBN%h9pMxI(Yif^uA^udIqSA`a@@=szphHZ1DFfMz
zp<g#@(y^KfCO!X%R_XnvTitWdvi0(#1@$i<5=&aCXa&vOzD*jF=C)RNVdc22L15NS
zC7;~K{5H3lk1(x8660^Uk?*TIXq0gVwd6V~Z@13QS<-c^THfRXTN<7op-9R^Rv>7g
z-*iMcDOG)Bm>ni{^A7-p89q>=e*eEZUL$N%LSZ_uKq-IT>GgH7FbFIKTd{<4r*Mi$
zssqu(-|D{w3^?%D1`NFbPw0a|gRvZ~SRc&e#nm2!PEHun!JoVEyD^EZ_-l)9@b)*G
z7I`ziI;pt04@T}x;wOwBjfAj>%NWt&7PXr<x2gqy{*~*|G?u5pCB&TSLhl^XUnPl9
zJj*Yo)MgjDt++8q_<Nx7H#G*?YA^tG-8mYZJ6t%<sDxT&5t3~WZeyVS8X(1mw=i7A
z>+5;JLFR<iawk6;pi0m4*mbO}HiWA@md>k?PT!QIlN_mFsx^99TAG<ty{0v*DWJWs
zxH%EAPEHO+syCzUGgD`Mutti%X5X(aTbKayHRsIJeVymOo5@Kgm)#u`sZ~q)Q+b8?
zEcra#9!*Qp-7|ifmSJ}zt2%t8z-<&iXDf01m{{c7nQi=y%sS#wZi74-^a$AHe+@Q9
zr$j=|$Mwu%DZSF$De+vh7kpM^y^k)d{jEbPoUX2U%?XZmWtf<5mUy7M92C>IGZ^vO
zBHE~*Lt^Er$E&kuk+7DohG?EzTy>i>_h+v~*u*|Gr`u=P*yzJrNUiX{@4n<;lNu`v
z*C~3r!K+^xRYqGBeVOX5zp_bvMCaP?>To`PJ;rGgKXO`w+xKfGp-77wLt}rkA(xuS
zr8AhLb+rF4f97g=LE=-IibJXe)_&1A=0vFz!dCw25vrKHT>|wz{i_yJIH|4c<rSkF
zDtl+DcJ}2n)y#fBrl7b?ZVXW$@@=$aWPq#Chgcov5*Z=Exxa?3yUD??i?MEgAu_!=
zp$)5w;0T@i8Lp}Gy+uL~Rui+gNb!922YzBYOMRD_lnokQ)T#84zDACdL?A(|w)5#C
zI7q*+FEdm!#<V_sQ)^aM@^KqkMu4MyMUAt9Q_fPqB?#TrW`l8Ql`pEG7nhS*bghmx
z4Py0iWTz8Bhj=Fnr+a4bLTe1JP}&)tPRh#@m+*{3r1Pb8Q8YwW&itKovvRIZ-fFx^
zMomV>@x>D4;$_!o>6o||p*&9BuCz7-gnk{=ru^J*0Z7KuCzoQrX#UfNhK#<X9qxah
ze*Ok6fuf!ot}e-WO8wsYD&#4ge2ar`ZiLB2^KutsBTzpxB2$5`{Je(faFa@8NbO2-
zv=kvF?_j-gpUMboXvl!{E*<+uTV#>>d>-cm{!4nqvp}jZ0|9urfV#qkXUjKL&3nTI
zB7F;dypJh}A}-~Hhsg?@U!1dbaSFK&R8^t7CK%F8?PyB{68*GwD_UHluR^}W=m$6~
za)DccdGYrm5TGMKYmAU9&qS)((#-4(&5n)KjQjCeGkw4JIen?Hg6IBvJ<Q==Mu)4{
z>S>=r^a&moLO2MLi2BL-`f|c&{>BJ{*bt;z1(Tx+;2XsBZpZHDxkrYo0>|$lc=cUQ
z35{=UWL|r2J$~3k9j!aFVXK#3<esc`br#;N<QU{}I<;G&<XnDK=Gf@=q9e1@Kk%dV
zeh#1>;B3qs*e5K9cPYmQsfqoV{C-UJF@A4bf+3CV>kmH$cB&gdWAM<X`HL@txW#y3
zZc~v@>b-@n^ov;B<8D@?&m&%^^;}8t+t#pNW$frc@vdenQhRFb4|UGQNYKxn=PDHB
zeB;?8wS%f#sx7D8tdA`QPr7cY6gGh_PB-Y`-+S?C-vhwk&gjvnF*<xy(vm4)=%$N!
zJ#~C^_!YDafm|>46Mk1V6&bT1iNvp9?Y8k+$Y+*ku%eK3(%aqM@lu1qT~S6F+W9m8
zeBNo2kP$TjBgpp^G(6*6VnFJA&bB6(Z|6l5aLcsJLLtbF+jkI(lOOMAM9f!m-9$#n
zVcJaDv_TQf+?*L!yC(K4&+C`zDRPeV-b}*vzq%}H0g-gYa)3P-dE`O)nnK`-wGT;E
zk6hmmsrkN!^)#z2D~eFb`x&c;x7>c?T3728eQT8amzJPTZJfWKkXWm}0_qv@B*O_-
z)J+i68Uru{7n*W+t9=0*6{PqMld_qHY;+XNx~i2mCp69~xRSGAPX-Ff+gZ^;#%M%j
zO|Ty*{P6e!D79@oC=V>jF^?+&X0c<uubh#x^lS=AYjT25sYJnL!|2C7Zb`Eo1{>0w
zr(~oXBr0`%lLI=LEY*D+NzuHpB8~mY$o<wzJ#eg&0F{1DZc59dr}u3`GlLzyM~x07
z97=RP%VMQlz?hovQKONWTK2;4jcyvOW}k~-bWO)aErj*PaB&Y<<*>)jjARKv6_UjT
z<2sp<_hd>y%++X5>ff#>1-%w+jniGQW3h1~?YgPMbD5B^n>ReLkT=AmQug((Qkp}2
zgSU8CpD@fl5>R<5I9XA;%1dKZdbDHZIj3MLF|D(OC=Cx%F!6>*?+N89*8QgMPgsvY
z(O*w+n#KR&?L5QT`v17E)mGK2y=iOJZtbloirRaos1Ye@Q<1c_ckR}!5}On;YSyk@
zn*<SBimJqFO5}H+|MUCleLvuV>vFD>@5%XoKjZy*z2^>33gW-ZV=(X&RikDhL_O-*
z(Bv!w7iDzz8pH|ZBJR{ov#0i4hic)sd&`IyIAO#lL)>4k_X}#0!lnN!_SbsV`#6-u
zw>&H(CS5#T3|?-j#n`kn8&D=kFtStP();LCH%1OTK8EW6PS8CvSR%-tXi1RXoN5LJ
z$5}|01bCvHI%LF_tc>5zs)DEt=T-a2Ebp<0!SUHXuL`Gw{0@bY5)K7fAxuxy>*Rgx
zB+~hFqJma-!o}>m`rKU&Lw>4B>KcaJjUAc_C=v@Vlv_fXSDKU~JS-p2{UbSZE&o2I
zEQm6c4^;DY5(cU9)au0xOBL2=GYz@kH8iVNQ@AIpHCFfWWB0e#Irs-qi(el5fPb2X
z^vt0eI|QG#@!Lgs{=`{&u!ob#|B;ww3K`gtzUjkHUmrXPi;U6+>?ervo0y_7y`_`E
zxt#(X)U4ci&}ET7tZn*VBv27)!<RdV^p~vUIs*Q|uv-NBP8^|*IIc4*ac|DIj^r2w
zti!bx2xCi^$XJr2=I{NehXNM;N)n}Q#-mL6my5*aPq66@{b4wo>(CO<pAHiO7OgT7
z3fTbu&t;E~b{-1B4<Bx(A@I$(+>aVOU=7-tE}fdaB^Rmha@-K-XT<MBuYR<{ZpZeQ
zGN<qiy$rb-qUJ&0h19QJ)Y3rjO7odZ3!yD$lW-V+>QCv-r_f12{0Kv1V-I~b*nK))
z&#8fYagzFu`QwB6TfZ#3EAnpCMqEGmt>xO?^?D#oK`pq6)Et9vd1()t$MhR2jh%dc
z(0A!WpUQa=A?AlL%>K3HSGZ?eP*79wqf*3+hsKsOWwR?p!V_}(ZG?3?y3CSW&9Q$<
zzGh@O5?^`Ks#aGoAeQ5(#@r|$Q2^?XnS5C62yaT5UHzQ8G-*$-WSiZ1w`+djImH8*
ziRhvNzWX$3?dkUc$q56siMnkL+N9>m7A-fo#1C)Zbj5BkJwpBphxhTSnf2Z}?d4ew
zFT=&7<)jlIhBNKxXBiP@*Bz<d+Y;p+5x$V$HfV7lc5gadyQ1f?XoIB*Qw_SrunWji
z_<R)BHHl>#?Og%*R}s)F_*ppL@|sR1@drBm?Q;k<+kn=G7C>qp{N@lgD}Pf`vh3Zm
zo)o9ldL(E&adUTU-?}W>XUxcMs1u$9U)(v-u2`s>>oj)$k3t@8^9vP<F|{P{55km)
z{tb@A(R$j@O6R%Y{;C%ZzEUoShTjk6I*r7Yet&JwgEg|oUM^u;wHGa?#Q-4Pm?suO
z=IRD9gO(xr#>15nxNpIYm7|qDZ23_WZGU?t6(uX0>{h3q&!IZ&1%AH@Ee+r;YN&?)
z&<#^4D&4*4^*)g%3b0j&QT<*}pH9`dy)r<U9;`+9Xq~`WKI7{@6JG6llkWu7DK1M_
z;7OmS=@5zY?s-l?kK8Hmwk|LMV;~=lB?{<$Rud;oJCuy@)3SkLT$J%kF>L)y{Vr0S
z3#TCqYL1(xx3GI1&dvL|p?_apbpq$Iv*j0^oUzM(J&zu(Ty8;hIpmeF#-|HLA#DDA
znhlKZuoj?EtZCWuRkU3zPhBmaFZpx8T0iGFP`o$oEEKZyBfY101LG}=n@;gtp%ZF*
zlg#*S&~#J&R-h8}o86W`rLv&(3G;=8)GrOn+cj6ofZT*80)Bp2ebqKPPMtE8stTC^
z-^k%_tW1D=O2_rce>Y8&Gl1h{=QM7I@8~T;*?sBDDtBAay>WgmlI}WfrYvCDy2eyP
z$i9BNLfZE16A@H<+ZS%h9^7S3QXN0#Hq(=0&;dKX>l(P?LRH*lkBa7syZ?4>e_|-L
zc4lX5q3!Q3-o!L%#!M4Nu>2@@w_}Qr-q|j!;MZv+=xFLeO!YI_s@4Ltz?sgA^>Je<
z6womecjlJ?4s~7BA<J5NOcv4cE0&$)FBFHYGYav=mkn+8PgiQ=9mJjYhq{y-8fu?^
z<(M6myZ$<d^d&U4_f1LLPNGK}ULo}ov00GH7A3xU<Ne=!MZhgM2tY&nZ2R)jhZtL4
zus@EnSy#|>Zx_0o;-qTKoz1D)Rf4zRr-b(h`Qz&ai1u|*la9H=E***6-s@5tta(qE
z9d}11Cq7BX0V7PF3j)DTQ7PciU!kNUgLl#YW-hx!j7k`Y_r|q*2)uuz%Nq$(dFc#J
zL_TM22D*{TUA9G^-5P!T$XCgF)NSW)S$4t&&yKp9R#7rd-Tg4vA;unHqz(QG+0lJs
z<Es@qR}8{w?BB~e&k;mK4xO4T9$94BL|!DDR37IM%B;DtL;S3JM)h|4n_HIIskX**
zX?Y$2Z9g@1v!LHHd>_WUJ$)0FtJ>@m<UBGY{&xX(Cp_u01wpuyd2SKnG0UyPE>?ae
zRemdVW0^v$Td^JVAXmZw*YvP>c^YRgY4s|y5i=@1VA_7d-RWO{>agOw)*6*@K|vnn
zyL;K*3t@->MC$R9lR0gv@;~6L5Vj0XkMB_4imGk`8}jX~>ekQtPu6;@^X)LSSEw!?
zUDiN>W8vC;U{ley4|hL%1-Kye;!J_bHC9PERhl(R?Kw5hkHmptQGYq{ANww91W-c5
zJtLz7M~G9Ocg5b;_={vnxPmR9G3~2@H|Cw0Mw6vr7!8TpTkGMU4#=!f>Edl36|f38
z>F>~aH}ZYyrXst=@@~ee?)yJ?E}UGOxv%_F1rDY_Vn{V?j2~~G&I}E_tcOu!NxqlG
zFafA`8(>NEOQmJ#GCiII$CGzVl1)0l%hmf(rC}~?`;Yx{PP{(cVYk6MI@c*INy_}m
z6Led(420Mqy?>oyK}3JGqQZLgfl!&h5ipcqc8DcL<&hZKIW_T5#a}!N0x}@m0k|K0
z;V-!&8n}-}U?uJW<Ku5#9qFUVkCAZ$|51R+As6l!_u+k-@Qnn`R(KzhmJ~>&yO1U^
z6TG6;^k2Mvo^H~SZV#yUc)UXx=)y~k6t{Qumx8}Ij&?S6Si8p-v*oVa{q%oC+yxdJ
zP!PR+M7ly$Ca7+K(&6sd=nnsA7%P!`a9x$ay0x39we%D)GYF|!)$vQOx}Sfv>l<62
z+EF62cN8x9$tKszvQpAmKH4GJ^q)Uc+7aerQ|wO=Ap_DQ&Cc^iBKLn349)-h6wgYC
zp{#94QX+`18T*<RzLPXUU?;Kll5h4&$Dg9`SQ0a{QTm_^*x{{rppV8aVxWW@fb;Q~
zEAKqQg(+mL%So$z%Jt6aPssp@0MGY|=0-90R_{hBe@psENh+2T#^}x7+YBG@SZop3
zjJu~gh<787Y${Y&8{rtPqldF}B&RYqF0ZOv9Ni@Sdn%3iwIANlrUS2n_kF`&hd(=9
z5jK5WLZRu&zw#G1GT@)IE(pOU@Tn50;$Cd0+W_o<7s!fVXt`mdFOMl5=N%v@ckYOH
z;H;10?@ZubKX&{SoRw`lg*<$jTMNMZWixV_VRK=gC<p&ehv47oKPv}2`ib#_#R3E-
z@S=+L{`oetUMj0n`yCkVw)ZM_@@V($_8n@voOgwe=)sQ?W_k%9uYlaheLW8f`axVI
z=DL9`NrA7Kj^U~LXWPv<fh|?JHCm%H|KG7K9Ui$GB~q$GDcly&p_gAN30JPXp(;hz
zYP!?C0+_L!P=P4_O<tV=iTrcqSy6m!DFIs5^!48D(J~{CDv8ggS#*OX&vVLR*ZQA4
zN^LCIMwlyLJ3nEa)uA1lI^On5|Kxpr7eX{qrYqbd9eGLh8iL?z0)rXxtvr&4Sg}zV
z4ddG7yM-sWK>{}Zo!AFoK$3S_y1q*a7hJL(8Mxa(9_Lv{8+Uu&1I?rZ#kH6}B!2wX
zFxsXRzyE|76y9^cRrXg0f0{2Tq@pu|{i#sWxd82AP%J=!Lrj%;{+SgV^Q5<7m;fyw
zk#~mB4C#Je1ok1|j1{kjK3cjL5^WNXGmQ&z4A@xNIyxPFwgi<_Nc^-Wxwck>9+fOJ
z#hv6wbSa12(wFN6zUz2XXLh3*GCy&9&H%62Z+cZ*O~+Gcj!Xx&Pu{GI^>d-DbI?(1
z*4;Grg=*HI(T<qizpeL1jEoW`!}Nt_G0DaPQuG#S!cAGmDlIQIi_Q$EH&<5dTf)wK
zOGgH&yCfIpEGk2QT}<3Ka<tp|&!>Zmj@{joR=(O09Cl@Y)33R5_v}^7**UWq#${zB
z(tBTh&`hz!>;A)4F>1vK;{hJpByt!@{>nlcqIwTY*Yz;yWq!+Pp}$DXLEeOsV|)Vn
zhqkNG8SKn13oQB8NL1kb&Sh%|_od<)gqY=vF!lx4?k_56aL$H^?~5B9s2a|nUYg7q
zH!rl%K$a_7GsjKxgF8MvH+k$15n%NoMFSYJ#0y7~_;=U?h|8_ZDmC@3l0*lM5|4<F
z#Gofc4}4}+<dBUx__8#j64GIsg5l%Kr%Bf!kNwfS?IKm}#fI}~qpiV~c{))K7CPqk
zbMkY!hMQOu%m!w2UVTXMvZ(VgFln+AlSSMDTcrr8w18U<HEeITLR}bA0{J*5R*zv!
z$U#DBOs-hD=m6z?y~6C-=<@~dsUV;fJ{K!mk?%BSd{@&`+>xJXPo_^GazDc3;zwS+
z_`I$eU$^M^>HIVX5MOQYDLfFWnZkLX?8@IHF~P&QZBIZUY)e9{dNXl5bNoo8dJt&p
zuwVKr)DnLPv@|?=6T<kpe-iTgN|K8uW=}Oa_svPSiJS<7a;QE;IfRbCUoqOSIexGM
z0^w@Ns?pad^DQ^!OOlkd!Y1#RccaMhQXcvgwXzSlyhQ}J)G2;=r4dPx>X*5Z{qLPR
zsfq}^^a6u61LJwj+IFLn%I5Vdtl$MZv|Oc0bD{FQw0OT+(SaORolkg7DV_cO=22l%
zgH{~EK@zt&LdP-2>OH_{f>4aBwqUB{3NqV<)|<%0iv@sTcj0~hn&9!?7|mvKG(K{`
z;YYrIa*x7Z5E|QEcqDXC@|vXati&Y``q;p)qoFhau}jgq@TIxHGEG5Pl!ENr`<!8U
zZZi)+;0kqdZ|JanDBXRi6SXDHwfA6DDi7DK01ho<eagLNh>v%qQ&DEz35np{Y>NYz
zoiGqZcMf<(4&*PMLG=jq$+c0nU&)l6SvdHc7}>-Z$Y5z|Cl`CH&)J}-@_{@6Gn}l4
zEVAEX{4s~DyO;er_7V9Fd?SvJ75^vof^Uy}Z_Z-n6bO-^<^&eLyPdkA7M7XdNqTj$
z{-3W$9hH!ODq|ihT|i@^elwg<(tvn36kjW;jZ;QfnkEw8HgI)2oK_E;G9*sycFg~D
zpjY&#dRtLF%+zHgtOy=9E*Wg^P%`E0@<+ZNcH2>l7flmjFpO16lWJv_gtoAXO6H2Q
z{4}59J1!H<vPdgjitXKq!8UDYm1EGvvLP%}muc<$xr6+73lgXV!2)mW8N`T2Y0wOy
zdgUN8Y=1^L9Xs=rly=VK8FLi*8HWva$V^`X)$w<E;djDEw9J6>=_!2U69~od+kI>L
z#xD>9nVD#0gZD}}QRv}Q29P|P>N+Mpix#%_C(ati436LH>;9mK+T&{MfvZldb+vM0
z83OsFjyy8W!iBB-OQJvi4ioH<BtTYqW-1r}gzJ>Z-Te$u;mbdcCs|uhE9nO9HCf$i
zHe|0`)N@K4rLtvK;qDv8h`f?CfYXl-*?SkI&&W>9{Q|~8l#2!8kEPfvc|xyR?Jo3K
zs&pOn%UY%a701zv5|pjQtM!q+{{_|zaCcT(8j{|-Dhc~8``|9I%y7mxQ|b(AVUs%2
zBu4%-X^L7M!j%z@>6DP`8^z^URe4gF(?~yTf4al_B6=a7{sln#{xz86qHI7zY2#E`
zWRsHrqdL6E9=_4}A4N+6wdQ6Fk)@py45B423G|p8@;}%w!R=#M{}>G%BAAK9N>-NK
zw&_;%-zLClk4~<;3o)Xp|M&#w<8OyrG%)!)XLVUo|L5Rnp%aF1g7-1P-KIhvNRM>Z
z0H%!0yn!J7YbO0oc8#q!_KLv9ugkF9As$L;LijyPo6$Rru8T~#p3R#=VbP~`SBt06
zwhs8ra)9|3Lpr>b3W&3KNl%DhaJ_&~b0FU~p<YdXW4DVJ0m*-n-&5-AxdgilX|CNz
zkEyXyhm@C_`tt~tcfNG)YBk^H$6Fo}?`r}>N$xqsC>%0Qfsbtw2(0`3Pn}J$Lkex^
z;-Ye*-%u{cj*+pd#Vmq-sjZ>0|F7)($qqxppuG{p*zWea;-=DK<rN&US8i|zRWp|3
zJv-@RN~dSFTRk5lUN6AqGv+rn2bO;I?egJIGQ%v6BcR2E?W^mN&%0O$7mRo%t+loC
zaFM2$?!JgJgr#8HX?8}uffnA!3U}wxRbP+YN|3T{i!j)l^z{B*DHg_NymE&L5U))^
zzQdT|eGlOtK#IhS(oBZk271>ChfpsZE))&qv<Xmys=c$bHpNhj-C36w#6;?~ylO~5
z0FPyd?C=q)%H~lyz!C&DsooddrO8p08z)kxq$YfB`_H3CV%OHi-rrEyFp~-Y135P!
zQX@%51k*nMcoz}k00aTXGD3B5sfrE+U|4l|+SRqvdC#nVKGX=fe3)Pu+viChMWv#x
z$k?zHi5E5O3Gbyj!WE@H5j&F_<zIfOtJzp&EB1Hj+VAUA84E@y2Y+!$S+8ABf~?y>
zsgm){$w6Wzz=>*sNE~-HWg@W3>{+>M9S_a^%+H>!`pM_*Ed0;WRHuC5j%S*2^>Ow)
zX)3|@L`wDMB`kn&=DmYYAD-qU$>SBjjx$8}h~OJqHl&kX#0ZP^07OO{M^qDTbpQ<_
z*@$!6=>w@AwR<YXl|h?Nq=VNU4t9hfy1Tm%Fiy&;kFw4x4y+UY<pi|1>Q?~}^Pb-K
zTbRNxZ<#X{j_99IatuG5Qh`0*kthDKEHM?awpNqpI?i$6$hQ_7s|kjDw|1w#KUXMV
z9=MqGvU-y3AY_KzoBurc*h_03=@8?t*TWTn;POX*M~X?k?Aj95CXa~%@|L=y@&;gp
zYr2G@1sM<26Jad~s2nk4qoA7#*On4&n*6G5kS@$%p-ZvWCqFHBwj4&$f?8^cZ)(dM
z<o@HTpr9gI?x1WGQUCV}7nvL0r}HAjS@Eop2nnip2A}0ikh!vdwH@4h^saAvbwm|w
z$Z~aa_nU<g^u6`8A$b9+Rkpmk`zpqQmil+Yz4f%Qfyu=0IRLRlA&~0YGutCNAl0EE
zMn%<yA7M-g4VAbxe+&FULs=O(uLD+8^=l5ZY+Tjyvo76LxVoCA;1^E(+F#Fe4neV5
z$rz6_WWmsvZP|oX!uy2TR1cFJdTW)YJPC+lb3l>3af3^Q5a07MmNHiN-q<4^4K3qm
z_~v>QnQE2QF}doI53{L?lN@@~k&VfIlV3Ez>dw7Fr|B!TIKS>X$g8!HVLJN73(NT)
zEbE-XP<E|=A%3vfM@P<2JM~y^qBO8PsH9PIBU^*-3m$o}1vC{`eL7sa85@bIk_~N$
zr&;KA41YZNF53Z5^29Bx`<V+14x(n&>#X)&BF02Ygij!c*L+#qngS-|adB9PY7U$6
z+#`2S5gEOL@9u{Nef;fkya}8rLQcdV4gn_!nXIVT(Ua&=BM9S6*FM@v4e93lkHVm^
z2O-?3S}W#4y(#|e1KR!T^m`3vI=ybO&-H(Ly_Du1_6nUGLOWOXpLYan^mkeUF6e%<
z$w@N~lOm9M$JV@Ful;imeC1b%%6@DNnH8^x41k1Hhlff!s3zCS9QbNty0mKc-u-j4
zW@vfVn<Tv2PM?~dmrooyJH#;j-X~~Vd`v(oKtlv2=V|qwm`6;gf=1=f1CWof9!0r|
z?Y=4QX{?q4pE+(8d|(c^^B+ZB2&ag|br_huuCPI#g0m_{kHm{8QBiDf)9)y8?CD<%
zV?7CXm>b-FfV7w@-?z+O%QUXmvB^5IIX!XF^<nw^FUrAcp?a>=;-PWtY{08EfU<lL
zHU0BOB*1EGXld!maLY5#Mr5mYRURYm#*V8*NZnhv`}kaJjDDMv6}#K}ys)xJa$2VI
zG0y#~#LhPCR@0}{Eq`URD-=JD!yH^ng-fA}ufLuBl{NaI8$vk}%w`i+kYM*t>@9Du
z9?v^^LjHy9nJX~>j~P1aC<lrYLU@;0L_^7DXfr{hlmK~zk1H+rS#)7pI5p-Q23?uR
zL+>PP0dD~W;eFOok>w8toX{_Z;BuLMxeSv*q~He&kWI1SAj7WBQp4FCgn4<UuefvT
z!Xd_)+$+{^#LOk<df(D7MQGZ>K(}hnL0PCGS>G$_)YfadULyT|d(W5lz!?Y3i1;{5
z>^+oKYn$0@>z4m@l+mqE2N<460VdyDV%SyAwH3c|yRDog-79IVv<YwCBuK3_#e(Fu
zv-)T!0)2X_X-x7GudY$w6I@|E+G)F??27(tQ6e$q%Ug*S*5h;k_i62^9-~C!BJ^q!
z3$gN}efXF(l}otau~`dw4#Xo%$65chr280If8ZCw&GCGFW>W3p?}R2NH4DLqqx`H;
z{m%pAjAHUWdWBJ+Qr!L>uujZ^CVuC1v>Z9JR7E<BrTADz7noUO{q@62V$f^;v*T-;
zuizU6y{!!K8UiGX%R-Ht*l@9tz8;Yo4WZq?XXy0!Pib^icCE>e=Y#RhD>aGr^6U{Y
z4Va&8@0;J<5wq@Xn!Kthp~o7{TQl@#DlGU~A#^oR8Iu7TTmtkPv?K=nA&F(_Ox^S?
z7d-Z)TZTN{AGQuq0-3iI35(H{#Kx8qmKD%SYPieZ?a45yJl{`iYkgqJoN`|oBfbw_
zy!{y6OO&^O9}Cmf1EI*m9p0vg7%GvYkzHkl2$0IR&ocE4UOY0jx5QqW)s9OUXnJRX
zyV)B5oq7#zbL#TcDvSi0=2wWUs5HpzRQ$YtUrHZ>fV3WZo;BHMydesL$V~iv3=gsa
zzHT42#TD}CYo?FTuL04;`xyhavmAUm$6kH16a?w?47(5JUCP_|SG>Z^eA{G!W-4Vh
z9zNYD;hSnn|Nc3mt=mYXqVw9dgHPX2PJYHB5lWKq{%$xMi@ENd|C^ca|Fgg8d_PWy
z8#>&lB#?zx0A1Nz`8y@)#hUK#9;pt$n~3<uaVkJ5`1zZ%rW$!hgBKV=HYSJ+lz<%{
z))U1CJ0dzB{sSOOid@!X)X>j_4_6C|-YkVxaUehaeY&nhJa2k?ixftv89CZ|P(XL(
zdvsPt3jw44dP;o9AI;zZrz1%aQ;{?Q!RNNoYP!(Y)H`X)sXbXC_mKHj2b>|pPU5T-
ztdzZt*@2NNx9Tr*E-wy$V|<Jqof~owjaI;ZJV7ODmjxzeMk|&6=~-)?p^hv29u4*U
zeHx8hrfAI#hL}@^Hx6DyMUVkL3W60s{{32bq~2m|UR=w!5J$TTroF|g<Pf#Y!N$kW
zI@zhORqfJSC%1i*$S}It4e3^}hlQ=s&a%?}p?NK&tD3BE+~TOV@t3!E5S~DmAQo*t
z+)TcZ%XAhuY?|4Kn;n^ayJXt*MzS<vTxPn%)|x@0>Gt$pFI{5{gvMYoMBFoJ$?Wl*
zj>12oNSX+ayPQlBdaIelv8LN!cT`P`p)MY#5@q>YH6FJsdDIP$3%L#D5!cYswI0*L
zWssoA#kCN){+nV~OR2sQnZn|GEa2*L41%jc9DN}lDKvo{sI-3WOSB!-5Xbv9mO>xl
zHIwz@<v}-n9HRbwK!RtLzRb3KGn#Y{Vy3Y-GbYD5yMMSf`h!g1iJgFH0?K@3q6#U$
zH@zz|U~`;^OH<YV@Ub;E7c&KUo*{`Mx~Glxt71l<wZ`3_xOo8f5bCmcLEpQSIa84~
zXDvIf_^lPY!Ul8iYN%yQsZYF8Zli4W@%0rag`feSJeAag@;37oBf2UNqeKVv{mm<$
z6yL^XYCRC<^z%30fIRz4?j9B1w;G(SR|$^l_<PqjR|C!RV`0`e$i8Q4EzgfQUsr9C
z?Pa^{B2&nmS@9z$E5Ky3b~l*RI)@}m)`!0!>3pv{aU4CRNp?0eX3vunfatkL`ulCp
zK6g9%RG0qq$%N%Inph8Az}CCpTnyuQ-L?N`gxlH;t#4mBIrm<rP|%AL8;L@=eVwf}
zsqJ+DcV5voSN;&4GV-vk=dG7*ysAKi*<H^BG0|_-X;gsknKs)x@7L6_H^)+19IN`!
z;}MgnW>DqNp2_Fg+5RC()l=BeQeVFoi2if3ku4!SR;XanZ`6p+Ko5POP?U4x`_F%N
z#ChwbATeUgE+s*cs5$s+MB-NMuch(gE5oaWr^BjC1YD3vw0t_951E0$da)YO(Te0<
z%MP_|s%`~5<Dd9_)YbJ0<n}S>;z)FDOCk?Ky`*6LM6~>95YT63deimbkx6nCis?q^
z4(EuH2ww~7rL*@sU-RdAz*Glo41UqkTGjSe=F?4g_Q1zn%ACCM&-%4q(_0ayQ`1a~
z^MT%<@vr(bU*G&0;8v>*_qYzi|EV5fj+Z>TGk&7e`?1lv9lD#p7@fgfv*J<dRu8b>
z+~4V0-|I;H8IGO}Tz)^qH1=gZMZ3=b!WSrLR}+nK*o1TacnLLE-l?+ENrG{gYE)SS
z**JCZRYiK)%Iccb(6R2u+dVticPcmaR<8b`XxrRIY^KMW*^gEUx1WDVpMXTE44>WT
z`mkl3(0oS^!|CZfr?G(M2dgTSV0wvy*g-fo5%8=QNl>${p;I($CXTvR8;RryjVI`p
zd|EYuwwsq{-*fEx@MM~z@QSlC3nBQJM-6ZCX>hGd#qgA`hSb{ApwM$>yC6{Vurjtb
zrj|A^c|d6$wzOen)E2ems9KAuPyh94`iyTb<T41bs~Q9)y#jpZL#C+!KSa$pr^)Hm
z;rcpDa`g=Q^S*u?Ed;j4GKV4f7O!EXk=@DCe2eJ8L0OW~czbYpPe)|_DL)Hru$XR9
zLm1M_0aQOn9EpwuszI*9Sg27*WF;8LaD%TcsYxv@&u`(^D{}GN-EOKo>DKO{t~t1*
z;5Q!E)Bi^gdq-5n`y1m!+XxK9He3ohTl)!j@Hxu{4O!O5a%T%}?J=0z%|)X-!tC_d
z9?L;GgOkLUx|9iUpb(HCKn&1G+;lWH!E6>G)+;v>4`_`2>sP>M4}BDoEZ=SoFP_Z}
zKR3A5)boqbZD;#i69e@(%%Odit5D3S-NTnnM%;W>X~LAUKNFn88dqpl{bfGp<7{Sj
zc>@OiUM=gbxJi%GB7KE$U}-`vLxWYWj7+xGgVQowOk}u*LlVmlXXV&tZW4f`>6?xP
z=!CSNfLN_Myug95liC$j*U-Bq%}soZHEHTzl-_J?oqOS1cQSboJqJL2e8r7XEuZIt
zJ2}uwciupE8>F5#_eid0Fkm$M%wwJ%UdTdqUu@kshY6DuExsrZ{9Ne7-*~{Fap2AE
z?UIb?6{v(o?C@Xu;KjefaVY3DOc>i`zJ~A}?#66T5<m6g3wi@|lmA*VMW3<<>&{QR
zn&k;k|D+)Ut6EFpk)Re1EqM-$q@<X8r5sg4Kze8(n7O<=^&lL2gF$q_^%>4EH|({U
zp+#X<_FkK)NnlWRVL>)RR9RVdbbV(E)C~Wfj*s3<j|(YDCd=k+W&?$}5KtNx1*;4~
z0`(wnvP`)B#{3J|1E>};!Z)gNIoxYRMGtsH=~sVoNyiFx%+*V7w|__N`zqiNEh+j=
z*b(@0ugL=W{!j$CEIhp*sLiyL0Ii&b7E?y3Mwa<}SCAl<0mYC&fROLZAIgoZLk7=t
zd!gqg@xTA5Y1KznS}y&mv<#~mzmw~6!F{G+D!tLY>ho=%e;A7npuEfJ3S3c~;Pvy)
z2DI^?&uXU0?=z90gTDmwlFhjzXf0L2f90=Jce0^kX0l>W8}SW}J1CMj4d?gwq2m<3
zAjeesZcdqmKqytO+Tixelt4n@SUXAgsRZDJZUr$3ai>)iih+%#@YLTZ*iJG)9D*Z)
z`1mYek2MuaGi+xck<=wTo=z363&-5mLpbS#qbd`s%BC&U>MJM3TNk_kqfnJMUCC9&
zFr=g3n<kCc6KA7T#=rJ(!)b{_C+;6<f+E6z3Osf>U{}Q1vCPly-kvIcRJ{pZ+caV;
z)$4&}7$S({gyP<K5PUAay3hiwZt*D7Awb--Wh`ySC)+Y}@*Wi>V3lS59gaGMNb1-w
z_@}U0Vl+xZDpxp*_kB}dL{29z@&PZ_6+-kNpfqD7LCUl?{LyElxLK6C$H%6{x&lW$
zUAco^WiY|`m7J<hNZ^RU+#g>_&rDm#*S`$;%ezd0ToveSBD#V$kcm{FE_^Rg@ru)6
z?!>pn1H)>}`(*CsDE%S!j@rFqQL2IS;txR~HI6M^DjqqLbK|_x_RU|Dj-E^&GYk}7
z7g1iC@cLb?-Tl;|G%l##P;L(=z@g3RWymUKV!f--{VC>7IcD3bvbFt!Q=VgHy!60l
zoQ_8vnP~OPCd4(dvk*r;Rw!DhZifu`Vo+Y@6|`|tvOJ(Y-*t7Je?bnJypIge+M?we
z860WCr>7T>JjP2Rhob0b$4sxA`j+=&(K6voQ^wl=x)lEUpXElLd8LUupPrPg><#a1
z0c|2=FfyK>vlqvajKjvu!Q)j<w_`W=Ay=x`NKc7HVaQ#w>KyXL-82KYSrqn`kJ&1A
zO-JK{5W1w%+0lm{SYHIZ$)vY7Ja2<P+OK8OV#l#(u6zk9&(;|RU@L$DIrl-Xis(v+
zZ5XX78qh;sYOJ5`{Fs<UeNa6H>5ATNj?iIx5~liDS>#q{L8;)qm}^HA6ajBQvhQCO
z(cVyHjL89kCHU?IJI!096p0;GPt1iGT7-oz8S{<IdXV%%{BH)_wsbAhq!~<_l1miD
z02=?#P@7QWhV&p@$uc(%RdNf)y7r6RfohO}4x|x}KX(qrjyPx_5RT(pG)3%Y^IdLG
z;rycRy8Ti+NJr7|yIi+*)|Mz`k2t~RZj{#_O&{_19&<f3RG0e<Xjz;KJI~d&{MQyQ
zU;Wwm5%BJ1000CAstjN(73pSyPBXzbw^qKm<rA^iUZp4|V3IY(g|j*7Y+LlBlyIhF
zue!yRTMsO#0~rmF`5JdgK}5(V2UIz-0Vs?VmBe)!mqGPrC85glb!~afL|4zwHlz33
z|1A2oG!LH(ai+041wydj7HH%7GiC-2hHNwI<I+yWEprS}$eYOX2u>~W6UfrQl+*Ex
zUX>gvn_X#-#N3)9&fy}l2H66W@s%m&PDi=(&Hy;xLX%!PIT#cxS`FnUx)WsnV66$X
z$?gRHp>w@h*N?Jj^qnuW<?~$vTRK&s^<gFvBU6TGp2u~61BSH?NNeOZ1x<V^(bfos
zietEf=uMT|z5BgO5_c&(=x`%L^m~0m?(in2k4uoN{6PflQ8U|Z-2g8hpnvc2A*k(K
z1!#DuOJ!`P(~xNA{ZR~WxF%GF7OSJ&JqTNl?X&e;ZQZk|f*Jm}%p1AlsX@OFljAaH
z{hL3P>8m+Te<1yXt&@3tx%*$eID2({Bt{|_@GSYY>qYfiuz3Nh?92U2;kj{TolTr_
ztD4l}%s60@$oe#QQsANgWO!+$THmnGl)Ni@Lz}Vimu&ZtHRVx-%x3+y=gcWbd$KXv
zWlBN1>$^kcb4DNj6sKxSR=^cOjDF9%2)zkj1!i9scn^6B_Pb@&`M|?0SA&;J->RBX
z+-j5%ZFzKEYa{SH__ni;f<m5cz_P=d3)<0XeGKubv8~v9EC0{qr=27I+^DG<L{jN3
z>aXhQLoB({348(uB^Ei8C$WfygV{y$)0zjFb^>;@(z2naDS8F0Zx1*cZu%aiQBy7n
z6w6M!)q5ava`Vqz(n0eltT~r(UQOiQ$hi%9L=$gaLKLL>op&JvWxp&YNnh9znYbC^
zVAp3*sw?#;{wy_n8h5=lFq_WS>1RxU=D>S@$su-@Q}M|=16rY^!S><HCZH#S#cN|R
zl^er=De>0Q0Vm)Tqc#62KZ?pZT9+W<B8<09P|M;iNrXz)D8$U}p68Su$mmhG^uBSJ
zJrga3O8;wRq8Kf|R;;H$R_1|OBU`~j<J{unJ~=4o11!F+Pz)SGMqRX$TY68%fnfA1
z@xx}x8!X;d6}xhH2DlW~Ky5Dz$oEzOh#wFWwIoNX>p#W+O@fNxc)6_?)%XcgQCCmR
zc3;&gwyK2Y(5*J=K8OajH@odi+$w4A#fNwu<N~ovuO}!T)Ho6&uPF_5!cp)99KkeQ
zvR+uzCmN?XaA3H2KHHBIaFr9^JmeQnkSt{8UCWC(y`XjvZ{V>#atChgf1;8i(qrJa
zKbBYmxLCn%L+=7%CO^9)+|x(%HZ-aNqB4@;E619v{2#?<Ij@!l313vb40tnX^F)ir
z31rG58KA0vjZt@}x5bvkBEF?~ka6J<9(neKh%FCS9RwidL({J<4e+<@Tq*~Cp%^GY
zTGbBW_9vtMKf8Rn?R&Ul*E_jf%Jagwh7p4P424N=^UVT$*LqcToxR(RA;4P<9X*-z
z#n@mEu}zvYROFk}7oxlTpV>*wAY6T3%0WFzeT#uDJoIpDXV?g{U}R7i0%rxA`QX7F
zF_}5uj{WPmQ8RLoD#4fUd~EWw6Bru=r~jdW_|E|7^6(m+EnK2{l%de}&fG1nC6aa6
zr|=u1ocZEF!ImrES!96GQ9RQ%?R=JPu{>TWZQrV$SNy;f!%e37kKzJKUg4(!xL<sC
z7Q0ySZ9u+J?`TS}DZn@DbkE3xn0M2UrpxwTt^KL3avCa|dgI>SG`H0ZNf;OiP-~qX
zrG(uje4T#kUTmUSSud7ltoN`Z$sokGyFO$eJ0ZZ<@Us)<{EGBP^jE-AOBDZw=(_VV
z$qApms0d&`KZJa1bqY5eR@b+E<kp9Q$k|d0eW7Bvk8_huX-{(cXL|hRS7hY5?RR(+
z;X{vDxSfvI=B4gb8?$8Fn?GgEOUnt3?-AK5@}H;t?|QF}`)&_2w)ws&M{=G8ET}pL
zcOXj&P9>q{q#nr8rRndWv-{4bwoQaMM1cRrBjR9X;^9Zg8hmIP`1Wc;jNmkD>rM>J
zU>neF=$%|NRE*FSIKunE_o|lvJ(OgD|H3p;gm<!g=QT`V9E`)h>EVlGU`5**Fnl#-
zoNgdm?ERVWar=2#mNl#)5pS~K3bx>65^Mx-S;-i|c^+_^jvg+9^oz;~FWUInh)eRT
zz*tsJ2oR@l8uN|K>fkJS3&JzUrmbfORz?J9-b>Wa&VWqw(adrT%w3>*O}t5w$+R6_
zWDqhAXC!G59@lRcuyibtxtI62JX3?@UhaX^htkUG_GR>g|AD!z^5u%wZH4tXp8}0o
zR%>x2)@q@3t$WEM^1Qqb8CvE`|KhYQ7GhISf$B#6TyvQ=sn^V!zX%(4VZr}RgR0hr
z>ksA27x&_NZ`(~*Lbx=_ICE#oV<8yH?*2F%ic@=m;9Nx-L6c0eCepO#Z}SV8@zOqA
zE75y<n9gv^<|2$F%%=`mB^GZU9nAz^WJGO&h=!WDhx2tJb6ZB#a`igS9kcmEx+Tj!
zlNUAVXCE(X+=*A}h?f1IiLZFw2l+JT{L1h-!=+KeMW5OdfT>NCG5xsdf|P6Pms}b*
z`LKB@uQ+9owAm@=3{}RIDE70Gg_Dxl5*9TN0)Kx;<UaN$3C#cY^jjBQjcHXl#J;1w
z8!(-mmn#C<w#_-LkFB&k_O(8}S?a8Ynci-tkiY1mq8#FQ(My;7)$O5@lay4KNPH}<
ze`AirZ2o{=7g+C8XbQF|L=fd$yCQp}=I7PlUO2)SJz_qv8PNVz-L%fIm3qOd%F<;$
z7~v3%V5#>>D#FSvh!;l#QW;YKb<vv=jN~JR;nFh7!?PZHm(L0|b}fFK3Ep3ppwHo}
zh2VtdfmSbLybBk^z;peMGc6?jTC>0&-HxH-2;gc`&X010P5ejEq&dXTvm4fAPn>q1
z#e8+4INCn)%No*<N{Uk9)tijt^n<D+0OQH<G&Y`yj;G#w&nb3EH!d6HdedAK0kf|7
z*t>Hme?Z<TyaW|#uqT%2EmeL&;fw1b<vz8WlG29lxmyEsPOC1uQdwt1SIO7kmtvXU
zkjU`9P`G#V7B)?T<+222gq0n@QlT1ah)GI3U5bDTz_?D4N&kV(@<ExmQ6)yd-M_W7
zYr*ZVkpkQZ-}@$L>H$IZ&NslX^&v~(KYiH=8-d#d!(8XL)m+U3Uz82B<r{h0?fc|M
zRhmM5RY~j#Jdh0hQoQ|Q(7Py?)TdELt26`O?Yt~`ljEDuR%;#v=7{kulqux<P=l;s
zw9qm7<r{`sDQy0VV$eR}!|W^VER@%dhYgS`nnc0>C`c@-MwdBV_BAANVlD3&Nr;$H
zW48wP9r+OdR?UQ>nX9X{Oj<aj3WIvNe}fggd7+M&jW_a2G95muvU}#0rWyKihi7a1
z7wp5~vXw7~VDxK+;*6^Xzm;E5{ztJWg1LOSB}F^hj){L*C|fWa^mVg(_;xmryCt1X
zrp3Tgsid-q;medybz9;}qe^4u@EzdL3()ZB|MG_+L1wJ*{cj-yD?jssRG$!KYadoi
z@KlkVLAC0!b49+-&N(mCj_8PwJgX!chix2kgYz}hdiaS0rb)-fy{KHy3BB;HN#KCu
zS*V{#^@96$OGzBoKmU)yO*fZ4Q-u7m*B`XZzp42fv}NGp7}?7Py|?5Klnr7uM;6a6
zTp1gs@)Z-<<d04c0vBc2o~$NF^<RFPDOM2c`HuoPSXcjduo6qoTo+K&F~Ag-^eF=q
zlzP5lk;bbaY8Zh(+TJ!VIFMXH8_3BVY`g5f&Uww=-f}Cf3~mc&g7HDsFUvHTATVlz
zacW*d7XyK20N#;lm+RpeW%%6`0da^lq<%}DtcW`s3mGU+s0mEj!vYf#1F7VcRWDP~
z5v%I_mo~nM+ZA6Br%)3<YXMHTm%GPNj=b8EDyW5=$C=QXfPC`A;D(asE_Hv4ERT>9
zK#R&TyZo7Xc2ZNNtQQNGvQ6l-&4-Qo9$WSlB0uo&crMYiK1wVs9p3y!Lmx0t=51Ho
zYz=mn`8#-?8W)Rj>^dK=kMgRtThZsqbXr|^G39OPVk2lb92>}G-M30%3wr&r^~x`p
zXgJ$3u4E9&M^ftzU*G9-kzDF}sQUIx*vu(+@;$8|fsM2oZ;Hc_fEt}Bfc$*~lZ7py
z!&2o7SUUksLcNM6Kgd8%wX9%h`-dZuZD?CCCRfs2O8#f;yYjPhx<NnfR)(`Bwg4DI
zJW-Z^r~!-v|1{!{-3F^<A$3h@cpZGFLPXb`yQhD^_;F4q5kpFR95Ge_A<d@Mi`i2D
zSh-f)b1~aCF|LYdHcL?qd$MOvL}>(hqNF)~z(4l2*0ps8e4Q;!qT8ZVgdlkm2;md&
zj>yw^Vdi5AI4T+rW>lgbgabGzi9MG+WX-kziRxRZfKl3!P+)rj*G}S0sqRG0=;KQ0
zjpSnszJ{@SA67cn>k3h@C;d^!zPxhj0PnNZ^j_BV!mbDmFLk(7wZf!{ahf<6qQS>(
z$t844`_E+So|gN4G5MaEd2NOpzQ^uQFo$nI0~3FBy{Lc6^nAy5`CV<(b7C$$E)E~@
zdqlQ9m;J%oEaA^YOfPf^pIBl~=-;TZGM@Z0f3`e^`f&;#?N4eQEAEs%w;cJsSqzH9
z{h=5`r?HFon-6a8_RqWx-W|?mEBut-+?3-iU9Z2u4*}vQ^`5Jf7g}Us@1<805A*he
zO5-pmgtp|-M|e8!fxw~g+_|@*GT6O)V^dGwr)!{%-hBin@Rty8+){M?*zRvyKTcAM
zNmCkL&~>6<wW6r~PV0_<Ndp&V)3{PXNn#@Ck4So%(A1O6=Z%YF4j7q5Vo+4!IB%VX
z%lx>He-#<ko>6~dY_OvcKU4N6&(Vf~Str|bDC=w=jQR#}2$GsH6QAs!^M_>o<BP8*
zneMU<9c}ul4nBKu%KNl4zU;C{Kc|u^$-jWz_FqId^3NY+c%L_{WyAK?_#NCWj&s!f
z!<FCUPTPEi?3bguuFno?P1p-kix7%)I#dULn^t|^t%5U`F)M4j*Hc&9*klH3G3u#^
zfpv_&Z;1S4`O9_FkV-X`7==6r$>ddCmfRpmQz^;G{(kzerD0E&S4SiTn!oI54o{9e
zGNBs(`lX)QGxcU?F?PIQ!j(Fno$@*xdTTOC>nu!)<{!*zC?|B{y)u#e>1FNdn#tkQ
z?nM|Q1kL^$;ImINk`(aqX>q+D*H=K{Wx52t#*GV_D9`@&UF3<XFB~-UWA5alv;DEC
z`cV6ajOW*2BGF@n4>4lX)HlcEA_O#i-c_t_mv7w^mD`)FGBjk|&M6bl&DHc8@_et>
zW96EhT_(0?5iclae7~<>CcDtmJjMyf7ZEsoAp9rFeUmrx8<6hA`HPM^4^qaeWu#;j
z29f1Sw&dmFd&J5uIP)Hyr3J+KO94_F-aDAj+w*}vUNA{ggO}f;qa~KjYvG4X^tC7U
z<&UNBdg4r|P7YlO$D7tWLs8PWuyhzb{|$v|Tq<OUooli!<%EGzzkK(VJEBY0=Os9^
z(^2Shbq0-5&Db^^l=^9d+@?H>ZBI7)UWdYp3cmqfo3D*-b_OgxcRDQsmC-Y;^z;gZ
ztV#ExpUZW%l7)L0R5pPF3xEuwG%>l%+^PjZr6e>>72aC3*x~J;wVf?1;ajCbsJv;5
zuqb+BJuqrr@oQ`~%iQmKp#x+MidL<deuujBAL$7Gz9%xW&SN3C#xz~-_*)|L8C@^h
z(7^N8$LN!_={@Z4WI))$M$qh!5Wr8T)uBKfV2AqktO_*TYseROk*aRsT^wG?)moEh
z_{kXSl{+jenriL$ag>U%wAnkve>I%aDgALb{)Zcw(GR*@=bovwVe6eX%jr}^h`VK7
zpme3Z26mGe>%ZmCOazdJ!`P>@bCz?$DRtDWKUaHSw7@kUeeuRQPc}V(x#qshy~U1$
zbteV<2&(w<lV#Q0a@#;2_0O+E1h5mHIG?WVYZ2i@i=EF`dwp7{6jzNnwbkr8aAmC@
zXK`-2^Q?iI+m13iN8nCqUmtJB()P#!2Ex<ZTsai0YORUmDdOk6CS7s^H~ip{CX)5s
zwocDwSkV~R11R4z+^60MJ1==fTEFbr@&wxWQb;PYsN?KKnufWA^G$W)FTDq^LXdFL
z|0tjX23X>JL7RtCH*<$0dZ*yMZj@e!qY5iq8fGA57qOV{4Hvc~<{ym=t5n7>8G|J>
zF!$5Q6CE^Gwqd%R;KG4>6OV4Kq{Q919{5s)gE}(8BW?j;jvQsDS+*4H$gszmrSWQw
zrchA{*(>vqkwI?xWm1(a!&AHld>*Yit}+AHY6YvApV&KWKBg`GLG|~&=Z0-NNsef}
z*_+t9F11MJ-Sw^CE#|cDn3s+4Qr&fM9(|`H^|8r-@!dn4REKqe?T&BJ{x^CxrXRis
zG+U=NV;ryGc2x*bOpc;uj!0zrYDxW}`)<=1>;6ocNjA@(ikZ*DSE%ZWvo%ER;(rv9
z^r2|nL0wtIf!_*sLN?P^+6>iuGIC)5?!NV3y$@*vxgOm3j@fRDb<LkMoxe6tqaP-2
zIMr|vAd(kEFJWDpq!h!LEvYJ(@ooGbDw)U1Z+Z9K6X(~tqG=Z%LGe$_m){vY7ek`1
z-?DykCGKWJ`o>ZW)cWEPRC^Z27B2hSf0HiIU#u^L`~3@vM|OXocy^UMHyfcf+%^z=
zcD33~YqMR<?fz`#0mLfheqYdhwRqKiM|%V8<4@}yyVY|>3^pOGO4=6HBI6w8Uw%r*
zjV(b}7gw;poR>ENuQ9ln=36owA@4VVkT(ERX(eWCMVW5G;wy|KJMHx=!okwP<0}on
z^K^5mx|40%vL)bX#aiFMf*=U(wM2$9M%;-M1?Sjn6P1l;r(}48IMMzx19lavcbN@L
zfoL}Eydjw*!EL?x_mFjVf^p$G+XAqlPv(Q2P0bci<&N>3ap0})Ir(evVuTeRSuX`p
zUNn49s?wsz4+#is9Tkn-E!%@xsHS+Se?iX4{9cltXnIOHjz8JeOK$@lXTCT+r1vXG
zHGu?;jh$_GXSGZx5B+RkrT0w>?>H5U4AJV(F@fOzv6Kmo<A+J3yPl^#Z9q1+vFZ_$
z&Nf!6V8oXkXMXHw^r&5VkAebOC4X{f>c*?3X-z6h=>#>0g8wK&B~KL6Bv<akrus^F
z+X6<F)l#0>e*gN+UHLDvu%O!k?fAFplEGYPl)f#-vG<?meih1G_ep=!{f}4wKmIU$
zdr+at3;V8=H6gOKlwuUruHX9v|D%-3>4nAX=<ho%(C!OU2PbDJ6R{csxi)8{`5J0Y
zYxX!*qRDTjA;bO2JX`3UYu1z^AOD_bYM0<k$lpPo-U~1_V(m){&4?1ZaNT^Jw4wKS
zlR$ctK=EO+_~<naI)c+u*louF_PEo^{D`%CZ-uygr~V1%YFG0-`;i+;AuX7)gv<(@
z%DEMonN%IFtX>w;-b%_mHHOUNM%D{=tVKjE|IWid^ix-1!a{oi=MT5bk{)Fe6VVs{
z*8c`nmsaXPO@Gtb*5dmHo;SBKVl!s}^-XR~Y8KA8*5!|=csH&7?d{`$oe^#+{(RDI
zPv-C@`8?8IYA5l}p~lqTl(z=Yz=as)M@Dy#T4mF;+bG|FbYU|vdAw)a)|$d$Uo-e@
zaZ!V74mD|NHg`hwFzR+&#Coj8<UVeX`dV68CZ4e^pmeu(K<?jx-*=iK*kNSngE)1W
zNsnJQuZ+j~e)UBwT{{Lm#%R(;KY!2&`w+?Vm{7Q!sI{1aH1x@OnNnR|&$57N&U=2~
zzK8$PAR;%`bO_Pr@N>9bRXrvq@3wz`%Dig5erUy~)nxQ^2C#4hmlFpDRJvDZ9R^(G
z%m215o_)qTp})F&d*sp>z5ebre)VDI{c<O{*MaqKRS(l)s(9oe{Pr@|d%70nT#@JR
z9sv(4-{s=zh$XSx9@qashi1?!+%8uLvuXW~3XnM9%{F~GDg3-acvCoy?Ff0Anlkg7
z$!^!)TGeDnRKm}SomQKt=7+LsGQGcbC~7|U$*E(JS=Cz`+s3ve?$>TM;iUO2f&2WB
znxc&>g-npQ;jd&z%!ftfEef6Qk9@cvI9h>8GCT<OMeqBq1ru2B#?{98&@*RyVhpAT
zukMds_+d>hr=Jo<E8na6Bb=LxGK~Exfw~E=mtC1nIN5F?P2hS0J&xXB|FSYXYycw2
zC{t?I6W@A6-z0ozAH#_RT1OkxNpk8o5N8ERwPhb$#aI4WJm&rvuJL9q`QSp}(Yu??
zY8Xj?<1;b>K<JS;iTXjd#^xH?95hYM2ac_qGI~eLqq>{|#SzHGz*RMYcNPKpg*EPC
zL4rN(zc&tQe*Gyr_{&e3RQqBN<>X}1H{)}*wvf4iF}BX>aGYAVCEOVOO`_YPaDy`3
z3Xl0wm_o;Q%*nBzHZt3rf=uA!o>$Yw{~hX3$e{WV0<VLZX=k#fB=VbiT6x^@eM)ba
z5}o$8w-d`8E~;jLGi3rl!2D}-$bC}>KC6C9+osqNGT9|I-9K1iz{0L36@>21oaO~W
za8>vV&@G>Q#1As#d~gxhU#ofPI`{O!e4Y%Man;X3T&9AJxr2VJXN}i(-d({H<}10f
zFAJTpJtbn@B^@mo{aS42f^+dCb%Q>B%}~<0vp4e>swWi@3gZXEuRx=47{^Q4*%W8p
z0nQF7SuZ5BKExR=6!9bendb8tS40lYZ8K7*mg^-Wa4UD9Ts;EwB$0qBeb)6vFoE0X
zb8f%2o~f#NyjI+{jXt+?<`fubq4nc6#deRJW)uH`$hEY*R)@4RPwk9-2ftCbcmF&U
zm3;T_sb+GT-eO5F5I_GPU1a?-gM2qU(xP!Tq&squkE#X43MStR`!4@vqbsDXwT1gx
z{siOoi7>WOfp)iBHADBc2ZxIy_!nRPOBF+w(ARD5O%;}ZD*se~vJ7ik%nR-PFqv<e
z3YC0fc&jzZypr>Nkni)KioU;3k8KXl!iM-)YPa%|$(-Q>j~3K;tB9GPx92-?8f+xG
zq_winFN-94s1;NzYBT1zoQ5YqEZ%ltoh8$4Y+GH{%={hcG71mcpc*`k)#QMCCe!gh
zX)oAlDA*_h4Tj}fsLC%5fcW<LZhQ}3iySEB)1xliJO4kty;WFS-52dmy+CpI7Wd#3
zDf}yVf#MFu3L(W^(^6cE7cXvw;4a0jID`^3p+J#9QY=8od-l2huFlPOktY|~7kRQ*
z_F8kyF@7_F#)Td`V&w{(T73E-WVsu>*~D{YBy#hbFnjZ9Y!%CXEv6yIMa;Y>OiDp$
z@sZ_dT6GT6srq3}m{o4}X+_B7ht{lr3*&Vun*x%IB8%9e(&DCX#UDc^NHg9|NI<Sh
zDwqbDJ`qOD$}Rtz1muMEJFY|v)+Ci^CIHm}NLVP?Q4pJMbz5eh61EK{(6-B%S`P0i
zub9QxMw<o(gFnax-NH$lYgFktr1x}xx6h^qwHtiFEzPtZ6}(bCO=-qFx_6s0HqJJ4
zPw_)HGw$;Z7%xrK;CP$eD;B=?ISQAJd7oe(?m-?nf$#VkQaF=LjDIuRZBzk~&G82g
z+#g#2<>kHxmPKQB7dMV<0L3aYxQ2W@C;OnV3T2qFFD}oi5?PvRi{W^ihp15`mMo2D
zUmoN@&>$lt5V9k>B+!9dEGWKZCKBNv9i7n29}qV)8b*PWEXBXaE;4g`26fvyD;kmg
z%4FxpW<@jy_vnMjc{WOHi%Q)C;NIQ!uZP38e)w57k;MJL(iD)i63-`*(r66S31t}g
z@)_~JQaWtelqz#pk&{Ynz<XzHZ`csO%A`;CTol*r#{M=>$@5t7%#int$g7Z*8xatK
z1!^?cg?$Md$u&UIH&BNcgOWB|nE%{vUdbiL+wgP$$=IqNd33i&7M1lg`7z$Cch<Mo
zKo4sYrD%YR=mol3&~WK}yc~+fO2L4NOzmy(Z@U78e3|p_;bv&jXDNz*pJmHvFt_ma
zD@S4R+&JG-oS?QHl-fmn69=FeIk69>x{XsI1wz=i*z-c>fG!g)A&+{~RU6<_=CY}b
z2)VeCd36!JY`Z6+vKEWdj}>3k>6Q#M9nAi{{?Td3?M8F(ZvT?TY_yr|`?#X#C*naT
zHc1<n#9?E?CM;(1V6j55Wm_l1<Po`ZI{?@&l6KP3mRU^GkJBy>wWc9{iMb_VisUzr
z6qKydPybNyp+bK4T^@H~OI)f+M4G<e+fxOO6+i@T&Bx4!@P$w6DKUncFIe^FSm~hl
zES7v%UF{YuTy2b($~Qd&E3FRbJzlKM6FDY^v=}B3@!(1@r2SA@UkHfC#e^UMz-61)
zdAC*5EHDf)qKdLL2RTm~dnW&yC&1^%FAixWC%LIQf3%)zbM*_mKAYJC4bH^cJap}5
zt9A(!!3|@r_lC_cKOfuSPD)&8a9!_ayE#y+wPxQTwa~FoRyYYOK0}W84apj*(*izH
z8l|=_lit?8nC1RUWojh~oa|2-U`18Lhd9-SI4$Gpkjn9$9C0C#3b1_gV6BiPJ3m$}
z>1eCFHzgCXpy_~_&RGE9>O6!J2u~jD{u_##l9X+Mr6IfOy%x;5fL#&ObRE0K^z%6V
zOg_r=ok@8^dlgNHnNA^h(W4Jp!zMHJ()>uwVj~G-jLE>v%3OuDsLuuql}-T*g}_T|
zni~0;lv5t2juBU@rZd^mg#cJT`%@gpjcmxnMa37G)&(m}a*}Ulh(_(-1_%b6BRlx5
zo6iw~oKkq(S-=RAeqnwx?6K*>Ao=T(avx!JHW!`w!3PVA-((Jxz&&&aqOflYsqh?C
zArgRD1r*)qoD040+-VXgHAVd&kySW+W90HpUt4$DkUK-d`3xm4Y*o7@4&k@p17<Nw
zA}!%&>D|I!_7_G&Y0tDd1_?@-KkR(1v)oCpypXmWkyj&oM}>9;!J(QP>UGHAN&PwN
z$2*1{iE$G@#FMlLOz~SU`r;IoQNP2O16)?EF)h8(_Qg}~E_179YDf!<P~|}#VXFBF
z2#n%)zmt2}+SL6tvtie}!%zQlt?X<`c4sCyEBes~bk;`+*!@Se;%t;DT4tV+_5(}j
z;yq$eqF>mU8_^3hPv9GW-cc147^RlKT)=g}*l8;0%TBhH1&1t{GU_EhI<jWY3(ebR
zPCpP((GGU;Eql0Byp1Q|b#EI)mBAcw*77azGhDMfc>w4&E_H)=)>lOG-GX!mCS&Hy
z36-=i6`4MKiEFWi6fMt!6Q-Dgfc@`lI@$^)6q0NlJkr3@jrVoY3~t@(gbr+TIInyV
zcjfGTt@8BgH+vFwy{3Cl2{i<uA=(feVv~9}3?)Bvf3lym4oKZ0;Bs6l$|7p+<b3rI
zM$wys?338tnAm^f=PsNwE?jf-tyH*SGW^jHltTFfES{Zb$xTrvgawIa5<WWd8R>>H
zty^-%3KvWuPyx1c+?mLsRi0ES${L|ob*fKL8LSYoZcO{-;IGrDZN(Dq@%nbUZ;l5)
z4yug=?41N>Yov-x_ngdHTWkC>t3vzk7}utFsBt*pUkV2Hdgh|UlkX*7h?gFyw$kT;
zb@DhQlLcLp68Ueq>yEO|b<vZarLaNJN|1;PaDwZp%`7VYS|4IL=iU+v15rdsF~lnJ
zU1$YoHuteRL|uSi-McpsH{1>zQeGYXc^pDkc3U{Wyp!JocrCjHX#IOB;OT#ZzPgjG
ztj9{_3c>h)Px<zMKGyCe(h2K*Puu-4dcud^=fd$JH;-;1RS*Kh?1#B{uu0<~l+0H-
z*3&ANf&xt6_7z+YRwBpxm6Rr8sC}RRa4mF7_Zs%A*q%YxV6I1pHlIkjLN#zss8F|&
zLliXf;~CmsbJ<;y88KjugKA|RWrndWhR7l<)@2BOQIH#j$$XIR?V^B_J3DUzY#7^&
z&NixI2$-a!FQd<2$UvQxEto7X^kgl1l*y?H^y}vZIx<rxl<-ui+tMz<I)TYZ2T%!_
zFq(Rf*1bWXssO-0%khdf#V$6?iuW9AL!=hn(FQ{V>A4mVjdN8X@*AkY+12$Juk9qc
zf8nLAsJHs!fS5bcURYTrD*ijpf26el^aW}2^A_6Au5eq>=K`e+@B&cTNcM)Ubt}9c
zM!BEx6w971+J`wEVvb0~`5R!+1X$7jOeOfzV84L3wVo<54csQEECGdxPypAXxwb77
zl*t0pknq~#LouuVvO{(uU}XYaE)Zwj$g#rCGI}os9>^;Y?9RL<1-F<7iFMm1r{KPz
z0OScRaPL<)xUrXU()ms|EP9xO1KI1TrQvyJ^Pc95pt|(3vfK5fGFNX!S<H9CP7Q}s
z{M4vmL34?cwZk?;u&YDcVcm_dQ;lBmln`G}r-IiB<n|KJbjui`e47h(N@l{TA!SEJ
z43MDDW(F7D%iS#7h2&-{E#(<CA=bD;NS#Z;U96$GN9RybCeRl+WSISE`-J}5u~N{O
zQ+JY`38%pk6UK&@gZt>NG$9?MhgK;lacu+4)7hvK(tt0jn3DlC^~}#+YB&<>pFp;>
zK7$vY6e2Y{!M~BNkx^IKi*Y?mZw-9kwvO8aV{K5r841k3g~=f%kc!n@t_SJNOGkcl
zZ1U5`1N|kDyi`?9jeR{WZO^=E84N~pja6q}R)o#kur_C(b>%Cd`jSL==cKw488lNx
zf^KBYjpl!5(NjIl$T~XZsclqGV)1%OP17oUw*y6(aJ487DlfD+XkBt$NtqPdxP|?#
z-GNzM-puqWgJ%Hl3b_*Z;U*CjsfyFm0m83PAO%a+`xIxRkM)HoLy?<L_Un`5XmDO+
z!Itvz5<s>V;oBs=Q`=gksO?lH?Aeui&!iLh2}v<({T$6AZQ-?HPn?O7%D|q`FWsvg
zF!}RTHV*A;kuN&}B~^9=;v@VEN_;M!xM00SDYVIOPH)GS6^mKBECbc=RTur1od~bd
zyF6iP2R7^ksY7Po24t-P$~_)-MivI?O0-w+T;j<be3wHoD!9-<ukxE8IG8yJGW`1L
z{xJtdGomCCcQAheqK1fD{l+=zVI1=ZY;<^9F$J)a18a^&yc}sX8GCYQ(IInPhOb@e
zOX;K{f49H(`HOYVwXU@bJ!u3h>NeO{w2+9aTW1&AZ5?>5gohyrQ|$L~7J<m*mE*zf
zNBz1{1jgKv(f*v|!RN`5Es4QHSqS#Xa$J%-E8YZGQ3Z@st^=$tp_;_@0HbdO+1VY(
z!V>?CEGeJ0ZQ}&6;74pW?G}Ne&I9o*m_Fn9QNSy4Kg*hbUWx4R8Wyb>%9kX)8PjQm
zo{mLAUcB4D%cWjx^G?25Y{~7Yvu*60D_#5(Kb~RScb6M?j;*#LRl_Xcb+KQZl{i`&
z8)wg&YSuz?wVD>*-$+N+#;o^lY|L+7im9+vt5NZP7vL<yT#kYg3TPS#Q<&wU8OFbU
z_cYpOjTdy_b!cR=T624MXY)ddVH(w{h2;T5Q$K6)8;NxtELuXwM#{%;S*7uBW}9)F
z1!&lrKCNXP;g4ROEbse#O?RUh!h{Rn0>vsfi&kyBQ{yRn>oJ9cCozb~q_ipv7bvYr
zFXI98qahK{8&gGH0C?!ih4%ltk{iz=)700Y6_MdY{WMIGX0Qn_k1a&|qu6w}W+D{T
zm6%<i)S#1YDkPNLg>R5~xIDtlp~b??DSrbvEOqZYoQ|Q^;_aq?&y2`)UUa;d{^C?~
zK)*LcpJsX(B~)e9608tg(%I3rXsYB^T(HZ(m*FVNZfNq}^h58b+q5%Wi+j8hS!1Dw
z{QM-!B7iWGv+7K4s#@ltt?}3)RYGxWo13ZBF#5+Q*4_Vz{PlQzC)PX9R<Cca7Y+7w
zj;9ee3+E>PPS*%PMBaAlVK6b?w#r56F_t~e(GevSD+)BGhaN2EYKnZfwo$wuF6)^K
zRYek6^vI9!q`GhPL+UeBlp8iNx*~p)Hn`Ajfg`+GSwO?qk`yGkYn9?YkpCwR;){A=
z{d>(NM}gaI-sbWBi#DG7Uax-GO*D{RaojNC0u?2za99o%O!OzN2Ka6+dP4*ofc4!?
zl-~VZC2W!lZ9@+eDi7{o$WW`%uMWknyicEqgqkY@JoRU7OWk}}TG+5IGu|k3(s)*X
z+Ys9~7>V<(-1oAq>+@-)M7SntYd(l`G|VVcKl&aHf6SdKcjs+@k_}oqr>n;$=Y_1^
zK77NfZ7y%+;+x}C1&FKl09}iQBSb{c7OIrdzL+KpTnQG0<OLorq+y^aYo@-15VaEB
zasbuhf4vtkeONQaevBB^YU*w5>}+xNiMKLrZL#O3274)bU44#AK?Q*#LkwJRB*JFd
z>2UVjRviDEEyfj9uHY;Tv8u4r!+D(jz(waqW`Stda29h*<EpN34SR|I1(};{dnSXa
zV+J1g+lQlhbf}OF*M#DWKJSYnyy(Oz4{t_XZzgtAKzKWlTFNv55aY<^Lec|v&X!#5
zw0CXo?rVn#q5bQ`{He$zZxvrA&UH(zQ+eDa(zRj$6u(K155{s>c4JS5rouoB0W~8*
zHjz@3y5zrcnG@TZJ@X>2XDq>2!dwfaE9MrH71r9^h*E7IQ8#WcZjO0IVZbyW(Z3~;
zr{fe|7W>n9z^K5+fb@|G$zN0fZ*9=5r)Fm)ld5OF#>~1`8DnJ!A5K)3H<OR;+wP*o
z^%B^=((doV=xZir$GF50DY3Ik1AmwF9dn5a=T|cGZrTNNH-h*F^|(9O>w&?6Fz$tJ
z?Z9pKDEZL@C9y+4J?9|n=pP5m*Gmauk2^3<(IT8lH);)9>gV3j2f+Lk6`r(ANja{y
zkWfH=LEI*V3E*ai`Y5|yF_|;wSf}`N$dtFu(uc)!!_*stzLc_#c3-Wpm2B(Z)EG?{
zB8`j~Ir#9>xU}lO$~0%N1Sng#ZK(_2fD#Z`Q9x?5Ap1T&jA)ZrZ3z7ib#}?wUJIx&
zD?l%<f+x#=_e+=OI&k*{*lj+8ttc>@Znt$NG_>Ww<?Lg=-w*t*nJUiY=$b%Vj{1Ic
zsw<1a|0{5Oa><8cHS~O*r_gWL^tQ1ZLqL=XsFnh65hY9`8FKF~xttf0c@(T4S!)b*
zur?yHc^y-1;T#k(NwQ>_9}G)keTs}(<Ef5nRCRJ|jOmsoyQ+BPc+-=oVK|@7BL<d-
zz;srYvafgl$W;7b{~y=)uCeLBQO2K)<;r;Kv<vblLm`jn9xHxwKlcu&V7+Zq40fuA
z&4UE8b(So>bTnr8{8=xRTJ(KVRA2FiN~rJ2jdIna+LcjU*rVqEh%BGSO&k(b+lLC4
z|0BxkOS<f>sBC`}o>>$5kH@L)!i{dz5uQPSO#OxT<!5eUv}}HBP8_gQ_7dU1f5P9S
z&<FRJo35bVAF%WFK1;9Pv3M5s@(fm@B!#!Y1>Q*DIhF}eadpR|FEJJ2KJ?m>+SEK9
zeeF%n|9spj!0%F-EowUKf!dA#%eQS2N!0W8=&tFZC$0}#|2?|w&G-BpY%&II1|4}~
z)GoevFSzwe?Dz6vS(z0f?71Z`w}JU=v$fp)6!Ktt29Fh%sz;k0&N(Lg?cN!YD8ZFu
z_e`xM$zLa86CS?X#?=L!bqbVKBbo+fQAwOIZXWZs#<X;OtM!!HkZ>j$lW$67<6a@`
z;JD(y^PWX&4>YDK7#CskV!L_#o7t*U9cE@6{mDb_EC&Ek_bF~+lsV7woP#l-&>YLQ
z(*JY~!W^+&o8bHO*PSEv3%XmtOxMrV=j4fzyimiydwzg-XGZ#1cx_^>pMh=f9*9t1
zQ*iyfHq8CxN!J&xm~TJs*-45HBghbi3;9B~zC!CGsE0X2gccqDl_kBT-H^Zvf1Q{c
ztD|<_z!7ut{4Zct@GwK}5#6=qgZ$onCrE{<#cPOt#p+8(C&=9&9u|nzp|2MGw2;W8
z=eBQ>q$~wFt3MG9hwW_3CYi~yc+?pTSc*jc5|ayKZy~lX5I2aZw#E2l2=hF?k<*wE
zhvZn!Z0wkv;)4gE4*}W|%5pFkm(%))Cb34daX?tOOvzGJv_eU+J8#i0H=&lrs;2E1
zl%o)1VUs)uxRp!LN>qRSUHKvjkN5jl+K64B(l_CjElj1!-0UjfdTH2#Z*$+*CSukS
zRcXS1Q2@Kz(I%i0sNGhE3H@cigYnCShJi%UoXh7+pX#!a`6P0*)(5hef`v|P|Iql6
z&#bYcZcIi-E3vR6tq~54)(NojDv4t$k^zf!tE<6K0pGH;GBqSimYr|e9C2y9bi&))
zn_a84@~2wMTPoq1A(iS6E)_!}iZG1sAV;`O(?&EybjUqq-#xt4yy)XqcW0?}rWRro
zmI6rZhQNvA^GW&?f}8sN<)$p$?O>kx&klD|4>y%>%hMhm(50d{m=0Ch6C(g+$=F8X
zX5=!1(3p@(EOYLVYCRS2CGmVj=^3URgM-OU{&n=lPIp(m%iA$Gb$niJ>TFn9LZau9
zz$G-XfAsA?qPqb!DmW9sDBBM(@D!y<R{s`|&q}S|9bnux`eh#4?I~5HcITMKjPI*2
z85g;@IfL6vVY!bEcf}<0zN*WyQB>lE{H`w+CcqEYza{E3I5CK!joKC7`?-sKYGR^&
zHH3OKLD}$>T|c-B?B>{_RpZnZ^Dt+fFSd^BfnNILV{gtV4X*cQ4~<fyUf+eL)pUQ5
zq=^|u6<PZp8db%><OVFK%QOV0^*ddy4SMSi4#x;t{ezF929cQGfpd{0VilSZwEOLq
zuf!wlSrjzKeU?`8raLOlz=+T#LW#e-qoZ4+mbZVPl-~t>OiXrC@mI=FoMz&2znc9R
zY|4frgb}x23Ep7BnW5H&`h!3NeI$4YmSR{VMAsHY+@ec~tI@TIXMc*zN7nL^i9C%H
z;VJ7}^ue`|#`2_>($A|=iHIKD3NBKQ8nkt`WV=d}dd-`!ua56n{`~dr)YZ-YSIUo+
zKlDj@8Qf9tp2HN<hJlWSv_`Xt@=z~pH@x<3m1ptFp}gyK%}3X9jrmX+(u%H6KVO;|
ztG|p1XC#O8iTo1(O%jk3U@2JlXCIz-@UBMR)I1$2t=S{{Fhg!cT98LDcJxC^rqidN
z+hwl;x($j;nA5=nbX5zcIlg?VM*NEgI!0Uq1{#1cySZV(A%{~y)>W0_mQfW$%FG(J
zl>yPfQ-%3M8tWr8{k8I^=I8V;Xw+XzBxrd1N*|Y1et*F3AK}>j6>_D5161p;e+hPU
zu?E|q`0pbBieqMCK*SHC?sCFjgm2w26NcSG)Q~r|`X{ddK?suQHciE|o9te-qFrOI
zI!MejT}V6S@6Ph@fwg)Dx!MaM+`rrJMM>MLi^386Hvo2BN#a%GpJwY19Z;r}7==&w
z*j`*sYX`2Jf3*5oLSw-|JWyKme*1x-R~elqEe}aZN~-m?UJpFgP3O|>c14?2<jEj~
z7BRnJbp5cVn`ELI+Q~Yv+FMiha<R<Kq}o{b4KNAJ;KFZCi8ml~)w&lOXFBsVY5co}
z2pd=Anv_>UU(HuFeImEr21QAXAD{{pCUmpIvw$8AYnzPUJ1ef&7nQsgmBew!kJqzF
zUF~U${OX@++$Y<}tpz*@V76a5!#Tnx4Hl|%J8xr5uL8)P37Zh5eA3LjHritjZHrM9
zFIB5S%v7!&$e7sCQY$u$0-ANPS>D(BY^eVZ_ctdJ^($JMt8P{p!`!&6Z|w<-joRg<
z(lq+-`m#uV)|)h_-^D_xLLVA|ev;`NLAUP8bpMQdbe3w({ywF6#^G$3SJ-;y)omUD
zR8912gSN+LKYzrOh`p;ZtR3%ttsOM>@pCLmMBAskgMwNwX(Or*CNu9nXZ_>*un$NA
zxn+nGrfnD<Nq*U367lgr`vtKQ7tfjQ@nPxCuU-S657b!6FS>P_Ek*)@6^Lu>SK$pk
z&tW-xQ>RJL%Pz#svi+4%<_mUh3;hMRV_{$$Jbri4R8JixO02$AZ@T@Iah&^!&*44?
zNiSbOGBR>~XC_kWgu=oq&6BpREl0ZtJ+PwTF47F2Xwu}Q)VMz%YdG}BDM(^0PA&GZ
zQz_dQwK_xf{Iu>_Z<OOLE{?IxpG=~-bx!i>`#XNmzOjAZrki)Z02U|%1Eu*L?o>y!
z96NO;V-;1O{*;%`l1{#TZUY<G6z-XR6#1yb322#%WieF&hV!yUmR)rYxqYs!ol03E
zwdNTlbOMIyf`U?Md7xiu<>{$@K~lhcFn=!XWW(U79GO5-jw!*Y=i6pH!b5K4_K8Fr
zzapcIH0-)`KsfVjVA0IPi-hPRRayYBq3&6Xdw~ka!QBa@q53@`K`EDrjBjIl{l-uC
z;%gu*#8RgpU5^|Jh<97HYMNuM;k=P<P7hzrf0PB$dxkeP5aCA}rF&i>0>8%Sqjo*S
zS+$>k2^wYQj{f+AX2+nNsG3QZ?iNY6XIP=x&Bi=iCMX#nQ6y@@ZsFCu0G0yCVC2=_
zRjMvO_?|Cm>xjzk8t8~9)aD$V{cBPN5@7ah$`_G1^o<2!5}2UE111IoCHjMa!2zYa
zb1maX(1zM`(l>o@-&|4=nX!hPYt=%7p069W_Wv-dn9@S@;7dM|yGf5nG=6TKo->{+
z&-X>U<M=qxu~@z#8<svNicjncQ48j?9|?j1ny3H65`P(6@>!9pzkpvbh?cn?*CuwC
zKi^Ofo1>ql){ZD5pw8|q(8W8DmD=~Jg@i$4nPBsczhtx{#~Kd;wOllf;G#K}_2t_~
zJ*g2!^YJ>`F2|`?cw<SbY?Nfk$EL?H2V`_6dkNf#wWp%h%YWBZnmum0b+0>wElY_T
z>!U*K&^o(1#T7+%&!cws)620V-RCD~Mj@w|D9!>-tk4O{f{ZcZZ1o~zeSeH7Xe-EM
zcJRe?=(Wj=wzP4h8`>zd&;K0uddb+c!nK3z>H)2u{{Pe5n*Y~1H~-)3L;3IhBi>EY
zjVWw)0CT%tY_cnAu@t9{(5Lki9=98MM)o@v{^Ba^71MRkQ3e<9ZB-1vW~TGUJc?r!
zIyS!lciBORXyRx18uIgfkHIfCx@%HoSeA=;sw$Q+`NLwPew$5>`#9qDMOk4MuhZGn
z=E$Gybl5bFmgNxQZEeoeDSGqdDCt$L&nyw?gG%{6sUPj?=q?H~F2t<KiD5PZ5!HG{
zbdGWz{j&J^^b)oph-27ASa-mRDjn+%re9V6Om7z&RWmV)d5!71Fqs8FIg~xPwop{r
zTnjPYK5#2n_lfnY3j?#`Mj3fJqTAoVr86{gEyqRsi7I?UVfD}HagMavU3yrYC|A$C
zFEKUCv-ho%>lUNlY`?<ye1H6V!#y<LRTTMIyM$~ZI8Pkb2&ipPI%OwF2F?jdk)%x7
zJaaE#WO`<pCcu9HaT0R|bo1>C;F8t*LB?h76)v(Dtvl%9qg<Yx^}ImO8ph}e_p+-?
zYHik_^P^?*1#Rh(WGNW`2X=>qO-NRzo!Orcb{2Bn4YnA@ye7#>$%KI@Cu@lWA<YbC
z@ufKrzntBL90|YFApfJ}+Op(H?3MMy)`#&rK1*hBFyUI7mha)hl2m?S+M&<%Br-D+
zG~^yrz=H8Bs)4}a)|^S#YzUQ<rE@uu-P}3p>T|SIm1ynowl&Zdw2-e|G<duRPWzR^
zUjntetyH=P4CyS4kt!rJb+P8^S#p@gpU{8{gfR6Owb&346hhUII{9wyJ@!$Y>yQCJ
z+N^+ZAUua_O|>2Xw%quw=$}Vtt3{2+BOodvRXW>()i;hgM4v|H%l^pT4Gz>)EELqN
zc_!z_!#M*AzQ1i?5q}Ba{r9R^qsCO-kbB-;d|WC^vYS#WwaO_;jk~Fe#9=LfFLFpr
zq9`UwT$o#+eey}h)j?~AQ!rv2?A95?CUrO)AlS^#jLX*6d|m+YdMVV-e|&s&vT%C7
zxw7K=9+y!@>gy3pxAudL+pfJ;{L1U?|5QXc6%qntPXlc)1!gX-khD?iu8tYhYOzCK
zvy48(#w8cXDAt5-J-(N40Rs>YTj=lc7SV<bnRN~Ep7%W-|B5-aL<|8zOC@!3!ka8&
z?u0k}IntXu<r9S8-CUJ|{dczRt1x}A{P%E6Ok>82d@fv>0{*Ylm;Vn{dS=?FVLA|V
zzIeB>+yd{cb$5&YX>V!m{~UIGuVlJ#(ATWD(|Xc^Lv=rkpHd)fjnXq|n{TyXvqJjR
z9W7UhSP5`ge>+GOMO65W9udgCcklV1vy-@UsyY?dQ<_vt<jBIO(FZTr`)#N1{2|h9
zI|aV}gNL`>z1&(@7Hgb8X4MM!s+Szo^LxSKChWz_ZVldAS6dR7ssKBzO2h~L7Wd}W
zfvWO>_$QuYZXfIpU=**OX9I?J=fPQz3bcD{b(H}BM9!ax92X<$p5{*dP_jc*SY?$q
z@^CrfKro~|C~W@SZhV$v#<K8>B?b|FSJ8?&X8#zeTOBm2-IHz1`S+WNpAos<DtugE
zic{C$rXfG%YwlcA-3YF#J%q8Fy-k?>f>-hE(1FHm`LGe~B|)wj>u+n7ln{^<novx!
zf?5H$7H(NTLwDl0Q;X8Gn-qyFYqO5m;iVD}IQyJ{dzGu)oQ!^rWkG2tAfh5Mo1+{Q
zQnCf3R>}QOfGv!UP5)H8JL^?_V+TCMQ8b~++R9wMelfCJh*^8r3i0G^Z<38B;|zom
zg^4SBxIHd7L0!XLyilB<e$t3Q`?R*(drm}vy=}4D#&NmnU^&%PKkdb~!3l(`%h5*C
z-nmFc=#a^dh1&*W{$LT`eZfzXX`j=UpVt*=J$FBX35&+iXTjU(y(3pU)!m8$9Q4u>
zdo5bUN*(@DyvA-6V!O5<uECBHv97J3XYjmzcevbMD$9h4WO6$tXC>T8B6F=6g(i$k
zRujgc^bV=d7t?{Ac4m9>iCEH`Li#V_atC4$*Ali1gIE=EM?7mD>n9XFpBAyhRE_BE
zc&6T7<g9GkoL-G%dG(ZBj0BC-c^)y19(*e=W1wRihS^txSNd|4ym7gh?SAD3ILsBr
z5lMKFjAZRq#JCmRcJt!QiUABz%P!8Idd)>v>DhvTC8h@tMv+Ml!7u#b=Jyb5F6N2(
zwTIR#W1@u3tpb+Y{9d*Yl}?;CD$#z_ycp+igjI?}^-%#SH4?X(!JyH2X$#<(eqA`k
zh*p%m&E4iN!9XLV$sj-~IeL)5+lKX=^LftOIj1yUxp}}GaiI)>#kyiQ{;l>G2w*tk
zd+8v(_ZNC4{xV-A*Bum)EuP=?g+*DDVLxO*ZK23Sr(t=nLFu01!f}y7ZPqyK_+2q3
z-0KVexn6Ob5c}Jd77i-H5(lO92}Ot+b~93{lE7MOO<8ZnrKS8h>{-BqL8dO%%aYoW
zmOU41)`cRQCh)Znf;(AQ(uFzk$S)`&ESbjhlGeiy#5HI*q$z#+MA+J1pxW1yF=hhB
z*OUR7kTK*7@@o3ys-d~8WFWY8%!~?>8xAt$tlYxtn}yg_=p+hMd#0v?pATr<ID;T`
zZVowZ21hfIHq^?_BJSqE@^$|bTV!D!VvEf}tD$Tn54WK#xRC?*7(_;LJU);js`qh-
z)~vKHD;P?SC*^62y1yZeDX*$fyg1sVuv;kVNjgTUEOKI&M|5cc5gbIHcw-I7J_SH}
zJk)=Cv9*9V9`#0C1qDmGI4Rx0K?WO?2SdXMyVEl-6AqmQnMH>7-gM?3iGfG{BO3b{
zI*Hjt@*Ul7gXlx-F+P1w$^$QS4KT7JRv)w_N8o)Alql7<b}{sYShc|d#>FtUwNc+v
z?H?{-Ak0odC;WP(g)H48o`TcNopbpU1Oa6tJPw;SmqlA)z98Q~n=1NkaId?4G21B7
zs^H?kP~u*8b4XBhtPi-^vq-nXMgu9d%_{TZc<0=dkz3!ixsjSXktg}UX`AAK;UFAl
z5bfFByGo|DYFqWb${uW3f;J4z2+DBjuM#Me7Ss{d^nRDPKT<gSdZ6HWiFu-6h(>s7
zhN8BK8kL1u0duKPyG(_SC^`EK!KzY2Dm@g<Mi9X8p;fj6d`0f5;l6BZ+s%_f&9U5J
zV!exX+sz9iAYp)x+rin|)z|mAHmZzneQKdMLpbGGs#XWBfRp#d%+VCK%@pg7rob!=
zBGeLnMRfbKGB;@{_rF?A$;2w=D5Y(Up<^-yDi%(d<#s!}V-RCppHH}d32;fu?vOWO
zRxOu7QiWeyl_&r?Wzg092KeJpo_kjy_614;oK!4G8_MFP=J8zLE!Ai*#b1(+N|&X-
zoB5|LFEnA^dvF_v7pV?;fx}{S`*XU$CJfBnP-fo3ck`kk^LsA{SzF_o^A=V*gF1_@
zJW2fXJ{Dc31*RX8-aM31b04!W+%>C+|8^~fSt=U*-Q6TU@~*<@rg^Q=<y_#E;rH9P
z44EHgk4tlmTbge*GxZ`SyQL?qr_1>AY`t0ANUduXIy8hgDRfFp^eT)7%JR1blpKzZ
zPu%BVh??Ob?dYMC=mL6NHa6Y{M}hIz!+?g!0=r#{0ub)e#5MTWbD|+H*prJkaRV$h
zd>TGI<fq2VKCmY}^MfczdOKM7TxFhlC5-8|gdn%S!G;A)TroDl+&E`tj)3J+C5G9v
z7c?mU{u*GQ*Xn=`9pRY<3J~o@YmvG!^0GgBUTtg7Za2<JO?m0Y5X53|`jcwC1@OH$
zUCSb%vwU4mjyeuH0%w34aAdWi4j6nJ>aGc8z&#qIG8+Utg>t%V$YL|UYyn?tqBo%S
zm8r}1ZT`|?uZ!-31O@~1AD04j&71uFH+mt@u_D8p@moNjd1H8Q;ZG;LWd7s%oD<su
zcRegOz$uOsSq5Qf*NXgD3LlqO1YfS$Fzl=;zvhP}|I{htA7%O+DL48U^Sg72)+oT*
zFyB!?e`pY)-6m*YSgjxA1<RTWFk#5EYjQEQoLn)g#+Z&9Ml?Xp`t_sI9nu9ylDS=w
z75qH3)hh5rYlk`9i(<k808MC%RJ8f=e=FPOH%iLk+ZSFf*y6Uq!gwWNTo)1z8oG?7
zg1bxK^wC+lcsUnH#|UZv2ymM-P@SDE%{0!8Ik5?<7<~zpcEnbj0W7G{w)hYuln6cI
z@LgvER&(RfnmJ`i#NXGYmmMxG1mS7R$PHM`(E9P&@Qo_@2|BpWnIPASsfg_+MeZXT
z(*~i<qY)LY!4Nh<e|WcK4PS(G{wqCaQLa>C*ja9TP2lg`_*~U+4Sl(9Lxr3HLcnMg
z*?~$?*!c@xO?W9*IlS(N$PW<){kGo76Mf)}Yumd}J9Ly#EEZ#I{6U`q^3eS&RxQR8
z5Spk0NXkk1%Rc?I_xNodn9uC9KO3p+_|48)v({XSy7Ui{A`HE*w&A~cO+nuHq)QZt
zwm(apf!H_Tm~n9(Mw%Id%T=+y_0L@<@?7AzM}~X~!$KDME9Rre3}|VL7HV&_FRGAu
z8|bTbQ9O1*I40KB*15>H^hLoO78&$s&*tO4408Z30rMuQL*cB43Zx7kSE+$fT)Hze
z$sG0nmx%$3O5L}ibUh38HvD2f=ew?EGpG1YYW3FXhIyVvrm<jhkb^XY4Y{h)>8yVx
zDvXz5hNBn_jxGgurTV^is-Z~(VURE?9C$1KmPNY-vlo3<8RCiRdF?n=kWp#wY&;Gw
zW_-}ISjW5gRvaQL{*q;7Rd}x7`@wjUUJ=kz6jyZO?Lxw+!0^n@-RNM^3;;GDb*fS}
z@b$q?#8I3y886ma?&FEEM58Lfu$FFMoH>L(Fd3Pk>S&xPUwV7w@OPmy?Sg$iU&lgK
z?=p1NOkw5h<MmoO)B2MNVnMNREmF-N>BaeuQ;#(|tTrursQZj>pm`kVE{^D@w^alY
z3!KehV?eO_f}&&H-!w3~&c*sE6fHuc#ineKqitYVzaUy?uJyO#!E~V`%L5Qwv&)vr
zIQ5FlQ>Mt$Dbj{jkIJxV|CHp-#JPvhK8t5<NEoGyJ%w6qVhlhyo`OVR!7{}6D&ghh
z2gCw`uGySMl&KUYVUT@fE@O+|se7GtK9^O81w@Dg-BApd4wX3mk4QIMq0OR;P4j-X
z$PtteI6nU77`aA&Ucz%>4hNOE=0M#xTQ>KdnS0|=g)|!WC=n=%Big5r_HSnAYnLcE
z%5;0~yjB9T4|>{4Kd)mL_>G!9VHFf*pjsfJ2@<N?ej)?PZufq!suQsTQElvUlfS9e
z`jBiQJSDJ8hWxYWd4`;_AipxaGSIuIj|-Ylo705%ENc~h{g}-DE?hH`iHmj1fjwxi
zXp6nu=`QCHxy)^7G#ivW$a~)gw#<RiIf>N``ACDzjQ98S$LgFQc@tVU_?Ge@)<O#+
zh)@@WyKe8P5r0$e@ZjgKl+4~&?Rrqia^PuJN3TE6ZVVzfvV_@ru<o(l0!5Qx*kKxP
zDS;wN4NG2gk7b!^zZ3FO&~nDdZanrEI3efiJn^SSaLaz%{KBTuCEw-YZnEusW$#da
zZLnx9AI=hA`9wUAz_C|Ll%x|d!}RomeQ%>r{poFl(lZwioL4aD-o7e`mM`|4OnkcS
z$Nj9q4Jxx-Gc4<d<L`ey?bdMAi=oot+0T^EG6LJ7cDgZHo&iBx?hk*LhCK!9(q69B
z=A81%sLg(M`T{Mj87j*X9W;Bs^lV#OTWGmc&hg`4f>WO|g`OZ<f`a}d3RDoiR?6wk
z5jy92<<}K&j&=>{1?1v_(VyAdeESJW-?y2z^c@`jwWDX0u3+8oZ{wA?Hq{_OiX8U$
z{rkv{dqsc2YFzH!DD;oK?+iVM^LTMC4#E2zsIHnm_-fcDrY}z3(Bfa4R%Gt=U-%7-
z{>)TTUMwlpTTEzW{!lm8Dc$qSW1K6r#OTx(qK-7nrLM?(KTdQ#%{+N|hHlcXmD#v8
z?sQ*t$ycjR$O*Gq_Qi4B9oqtJ5K+EV^xwC!Bn(~qFjtI%BK;U-jQ#5m02*btLec2$
z_qGp@-FzY6gwb`Qznxk;PKA%z6=GiLQc9?Pp2=$GsP1J2x-v3h`~j<g4Vg}f7?YW;
z$ZQ>3d6>n#(SZsM4rO+y99aO%`xWsP@~o8~9MDO|9Mv9Y+du7{f6P$}ASE8*sohcT
z{U?k#$S{F-A&hL2JQ2$>P{1Fr*MwzAgtbgDsAJIhWyyVOK*+`9_vEi#Z{Q-@g6fKB
zTRj8^+WiYOZo3N~Mg7__Kx~Wswxr{q4#;y1Y+tBg_So~dbmx;Z15kfJTwO@|m$k(!
z%;546s$#6tw(_OskF`C<Drw#lM%82ew7$-Q<ky#J7tXh7z*I)3YDn0FLgZz1i<OO8
zyrG6~-y?wTQ@>K8!YccUUN?qW`cIb0<4c;C9&W{P(-(RYh^ZaX|A=5=cS7iKkr=H(
z0{=pYKNdE$$y@<H@mXD$)x#>vr&|Bjg1Gy$?c_<iSaV|UFRX58d$LycI%vDIb$dwa
z#8bsjNpB)Z|A&(;-}lQ&xPHsr+9D4|@Me1lvSl=`TlSQ-wCvVY{@PH@C^g@3p%)0Q
zTK~2cV>w7kp@<nFL}M1V^MXc-e&B+KN$WzhR9hEz7x6ZA=KC_{KFlK(zEJnzvj6!E
z#qmpZk#?E1H8F&vcKM&R2b{yG%zq!qXGF_reDm0Ym$7ys%B$PuQ*~E56U$s%Tz&mF
zt<1)g%5s+mHBg4Ea)xV$_S4%AYiZ`qovQ?5{2u~*Lm7Y!Zz7^c3MA$ol5hYKkrnR=
z*if*GH0n9QC(!_S;=`u5Om=XE4L4>O9Fw|nA?2I;QhrSA(ca$ZNiu*+f}&o$!XAnE
z)F?D#Zg-2^k$*wR`9bI9uajgw^XqGyYh!N1gQYVfn^Ppho@i2=S*H<-6&lnV<z|jJ
zg6Jk*8LnuBEWuKYD)G!Kz9_Q{kiRAap992V@ww&~`WLH~ONOQ|s{ayrD1X5XtVVh2
z-({i>HZ&B2M+)mVlY99ql0!86?n}FpELd8xqc%0QO_00Up)W?GBYUPwu`A|>#1+<7
zmTTiaZBF`0E249Bd|nZfzF1?8+z%n4x!d*Mc5ZV`Ks84hYtA<+;SnYxDm7UWe#vIe
z*G!lT*9=EIS;l)$Gs}u^3%@ES%B)R0dq)o&(-NxM9NCT2GABT}_9%)74w?{MEcwj{
zm8FVPnT7KvS%Dw(Ta!D-#qm~{+hVmqnIdnfN9!C*6JH8Mq}kf;&8kN`?C?<C%yv$y
zKZ=w$!#1`3DthJn$F$U+Y~NGWD*t@wdxRIbkqdddT)O;Gs&FN=o5yQ|rejv*JpP0-
zgl!@7*j;|wp)(+a?>0NoooBAq2ci%w&HwC_4*tKfDVr|8PR(JZ+$s&vP`0J=Nb)qE
z@C}->RC@Zrg2lVZzAPhlN$-&%tskF>boNZs4A?aull42|4vt#|nc$F^oQ$h&&Dtj&
z`f0k3e8gqz115bsN}R*CSiDWb$d(v{G@?K&!*+WTY~Wjo67OA7HNl}Om=umG*y5jm
zY~W5@`$Yb~alS%NBhzZS4dQp|+##FE+!X)B6pZ5^Utk^{cf5!_Oemaepi{xrP8?f0
zkOL=4(QKH--akU`Y07^@HX;c%8QNX5jSW|?3Ih15{)#=~TRVHc$L`sFPL$L)<P|{l
zNtN~wQQ)Yu=GwRL6_Q7MPtOi0P~yvNydA^IhBTYGhw%cn)_-I&Gcy<ZU$nq7Wk-Yl
zS?Xj-62GPr7GJH%oOoikn{<uuy7oT-7P-5svEG+>^i+AS*~exy?C-mDd+vru?A@26
zir#;{<7P6#qj-Ma@zQeLP9@j%5HF~>mjF-y`GA{<-1Bqz|E6W{{8j%O<jcxD(Y~e=
z$Q6ENNt3X3Z|3cv^OLo-*XMnk{|K$;(z)7YOQC?{+-CW0>=;k4eNtJHQjgdpjwJ7m
zKAAqCa5x~y-4+vQ{$AS*f+B6`R+JcVySr8tsNLGieI?c=(jVaJ&d8em4H|4j>H%r{
zNJDG>Lp$LIf1JKtYY92fOv^j5k$aAa$=@M(Tb7+Ce(u)R)Kc(Yd={?d4BCLx_k<&i
zO)?+5#bs}Yo7~x;^+=V7dOvjc#oH{I0^P(+(R@aun)9IM?-jq0OpAJ&u6z%#^!K?h
zHs1thZ<w&IikfN|=JU&+xoG$E2&m@OZRP4G!L-_2x*Bjo*qg0AfW;PpaQaLj3($R+
z*fNtyVCjqdcRJYU;)S#6@5~wq)iT4SRQyHAZ;oYc{vIa*?5{x~O(I>*T0P%mUkxaN
zba8!HmVS0cpxh3Y?yW8T+bfQ#NbEMkS_~fA%JhYD3{L5eg10swkqSLiq@3|(Mev0S
zYcD!zK-{a>*8e9na>#e)T4ipwW@%w%iRgc^^fmX$U-Bhw8+{?zNGrK<;;%#7>5?8F
zmBdwbT%#MwgTUhwq%P^YxlEcrvX**J+g0{P=t$DJ)2EfJEO1hCztAytsTMIf^XA*{
zbjbUIM#e9$d}qQOu~J--C9lQCJOZkd5kFj=Ri(<}Dy(!eOnD}5b1z8AnB7iN%h_}T
zW&R^l8Vc~W4#-*ZkUN$nCe;tn)G?^6Zz>Tq0_&QILN`P0j5z1_BHdIw?2^ZmKP$=O
zYPb46DZRj~<Lh0No1=%55$-762t{eTn>rDxP3C~|O&u&p%=v2NH^3n|AdXp9%`(H1
zS8-OgrY^q$X2CgJ=cntQ4uuipGysi8c}SN8r>j5f>yB_A=xeraD+>WFau_Ut!XyvF
zcz_{^H~Y(N;%XinTpbI(8jd|ZaAxORjd-1c|A=N*z$_^@(cW9o$9%C;Cyb-WDN$wW
zzlgA&vi+cDKQP-=eqo%bltm%s=zY(~&mZ7CnBzFmF}^8K(L98bY3QN)W}XryCbFPO
zIrbwSgzQqLT#w~095T*f&vvi15}v5xTsufX)Z#bns%wOopJ;MMjp<qHZGWUwROReZ
z?DVmZ8!{M$7rinpBKa04&CoEg=xTF75)sIwBi~_Ii3s8X!i)yuEgrvJ=p-49GT9?A
zQbNXw8alK>2AXw(^ck7b@DOZnNYyJ6tiLi%--oVvD;iYRVArkFkTOY#JC<uCObpjj
z5zsVnEfde4fsIBE54bQdSiAHJ!a3o)OTPKiMR6M|XkdCvzY|@=bx5a>&>QYFZ2We+
zN~pe>tq>({9QFIxXQN4FJhw@)_}Bwayyc$@t`wUU>Ak3Kv7F{ky!pdO_C9_g-VXL;
zTlU7SqR6Ed?ly~MlX&rZ@NX$6TNba1tB1Gci20G3A-@Q7>8a!qZK$#O(}xge_@QA>
z>hm3$u6tRCkaKb-#*D8IxA28bdkr&U0eOaElN5n^Um~|BYSBF7IwboB<z<tk=9su$
z%jvyEk2)0t?xDGX8QKPhM1Nw03HXL~M_(UqB&aE>zmOs4e5Uqi53N=d@E?&eb~te~
z(x;GSV?VxZWEvrzkB5I<|1lr<IkC7?c+-bS_uD2v6OW4ImNVRElL_YrqI~U_Q`R)p
z21it8gE*b*Ty--%*(Q#;6Tf+>(q?i<cwfkrVbu(RA8$v$o#jf^-g2++ev|lcz+>|1
zr1At^snsu~_p6_N2-MZ$wQB;r^>PN)TNY8>;qX<x`tV($sMgdS#lzrOvuwxsU!+e>
zHs&<iYaIVjhv_oa3|pXu+REFkg31<7l~uGgr1{HA%wPCv@NF);N*zEwWgi!=cr+wr
zW==m;c$N9_e=_I%L`;m6M3Rf-g$0FeiY(9%fXw{G^C?c!;N$sUuIKj_`pyq+ijT%R
zRlYq}#)4Y@03B>$%DWV^H`I@Z!$Jvb&uA_}a9#Y09FJUtkt^90nRBUk8xYkdo_6t>
zqjDo^@EzjYV3N!%n3{Etjxuzn{I)PMd*t^Mqw`kwCX1Tjq=Ws9jp%<=)d8W>pSk*_
zWb}ngyPD)cJ@GWc+JYl=*#TdL+JCOD>;C3wBs5{51D#4$5Nz@gfwfS#yFGPcL8}Wx
zwi(xQV_LpYx0P(V;CufixMCC%;A(%vO$g5Qy3DK;eVQboBm!^Qr0Yv`KRS9Vi3`$N
z5?(I-@$R+wyD7WZKN5M@s_Rys>G)TBTB&?u@Td7~@9^_ja1)ZvEUgo1<=`W%x;V)B
z{gfl6xsl*G6hKjHJY-vKoc9!Kkek8erR}xkwycBgodOw#`f0@h^HbTIZFNdB*>iR(
zJBqKWR0)T3Ex|P_yjceB*7I)CYMrUm5_6%g2JYN0MQ$RClgyeP)~ZC2!m?_tnvuz*
zaXpww*KP(ZkXw6(C0cOzQDFIYQW1Wt_GQRe;{DceaPfh6d2Xd@-3GWmHK4eQ-!4_X
z#O|#1tMw1ilkj0~)1fh?-#5Gu-#*6j41qIQT}Qvob*VFcy6<yN6Iid+q`TI2QDV9F
zg*&1CM~bJ9jd;D8&i|7C{EypMXxGzZP=CmFCn_y90Xeqwh<{2|L-jy&T0&!8qs0kk
zUmO|KTr*0UZc!nvr>Y@!w3zAwceyY|S5%;90Md6nl$-z}01>fzw~{RjSB@K#!O{LO
zW^Cd`{Fast(Qg;R(|NoWY|0&a8(mS_de>xLw0Y7Zw+1ZAnW~;&k{<aC+7^1hBaV8a
z`Ym`@Q0$q*h|b0xehShqFjp#Vf(f<+a0ss#Uc75x?sGc9nHW68p$Zw4*bxE6%5<We
z3~JPxdnSZ_PXb{6eti0CL5?s1=K1&5^T3-)W<<FWFxmxHQS;p+k^P+a#Nmk()7W8N
zfilgtl6K0%cso?or@?b*lt#aEM}IG0T0_50@iHw-A*jsFBCwDp`$N;O({7gnrdc2G
zY?iEG1n=RES`e70^hKer=#R_7h%vRekT=8s8l4dWDn$6M4?VBHEM(rlPP#KgcP1Tj
ziz(q6LL7X(3xMRnPsrs&E^4sJmQ=WV8@->{<n0mNnr#>7zz?@`)O@9O)^;|1jxhiV
zFHd}5O}q-N;U_&6TB83SUw5vaRrANAoY2hbL~SFtFBhNQPvIM!i6#qwgcY~%zv^IL
zI&B-(Hs4mmxo+Q@PrX~;Cs1PPevt}hCTKj&_Brgi_snsO>CT8r5hLAMW(}o#>}Ip+
z=I-9M;~|mmHE<hAmXX=SNxy}5`IR>fj>CL#H|3TteNRH56=nn0|4#dRd0OJc`pwOF
z7C>AHcRgqu1n(%`TRb1FO+O75v~24;VKw)2)AVjkY;n72?X>vyXM|tA_cqUlPgW-7
zk4GH1t+CPH)w$Q{YS{){$UqR&sKp^(a18ZwHqA@A%d|MzhKgpD2|f%E)<+=(o;9i$
z`8#|r-LQW$JrfT3Y^9|?&uVc%CiI&4p>b2E@X!D4P5tAEoy%1D@NTPpWQ_tvcYOx~
zy+{ST+V?Q-03TPnk2v6BW+;nYq6_N)DnD>~JMYVQ+$`5D)4C*usgbFmb^MdbWOrJ7
zDZrJ<9Tx0z=Un^M#es;-g>()$KXS;c6eco+79Q4-L0fG(glqJ>wOs9ls6t|<#m`QK
z757#1)yB<hTFe)6-D+~ub`wfOj?=WSB#)j&Pgd@H6W9_GO!By_oYz{>uVA<NP{Oa4
zF{0N5G#TNDx|H*pY{E>1bLRE0<<1E3Z9c7+rLM@JW`C+Ag!On~%q&KITlG{nV=oUG
zP%typIwdmF;~rejG^uJ}Dr>x)su1WoagZ7*8ZT7yfV(<BB`<<*883+yz(KJz{RMLE
zvn^!StAnyyK5*lI+K%4bRj%G_9dZAjl68NzRFo+FP8~&QNG%phdQpzsrWoyGat`{#
zPTV_dpo$^nexGs-_G^1q+T77spf&8QcORzULTT}%@s0;40QxZgI>P9=Sd|#%7(F;h
zUKXCmBiP>S805>jeYF4Y+(2i)%n@R>AG)tUp!>kQxq&)Kl<paGfIq|Ja|Lg09r&eR
zYgVx3DeQ}vwHoS>-?81VDIY&e7o9D2aV*Le$P(q~6hp6XMs!~=Jdm)gC{#z+7U6()
z&{tFX#Np<lj#o&t8QL6N5jp#hh+$t(c>1*Xe&&m@;d{W$OTG5ipO+-tE=P|mc6rn}
z5RbyQy}{0=$Lq}AY5n{ais$`XXL|`Gw@&;SYAI#BSJo2M8Z{@H1vBG^eVZK^#$^t4
zpnoQLmL$;ErPsD84uWQ!N%Vm!SVHuG5R(OrIz&pItOZ^eTCN4NIYfI4A)Fgs5U!<F
zB`bq8YW|g0@fES!zv^GQeJ<tMbXop4j-64R$7^G6E}|CkMpf3})@xZHH*w|AV(k1g
zC-6fDn9I(uSkQ@N4gb?~3TmNDqe$n8WkAlvDAJMPgM1L@E$ITm!rBrRw^;@ai=<M{
zua$P1#1q(=2B|(luC#G8$js$ldBS1=brcE#KfW9?-$>8$&k}%8YwZ0W-p=}=$@hKx
zHX<Sd(lHefX{38^L0Uk%L7IVd4H=*yUD8TQPGU@AG(%cCMvmMjASIiG69%8>{{9os
z5Bme|-Pd(r*Lj}D@j7gmKPRMrclKvWbp9xzakaMb&LYIcLdT}bDIT8OA21@0vYgHq
z6wR*!H)YKdn8KCs^co}X4l$Ze)b!2v;<9)I?C5K&O^ko0X#i)AOU+&Y{v1gUyPG(&
zyEQq~UU+a&$Gof=HO-Dc)zB_TGP~#a!u*9sXr2Vxd+XmV!UYgpNhRjB$t@pa89hlj
zylTLp%_E<}i=k-fWX{%0JpKNvHWVC4Pnk0~=O+K{8x5(!LZf@J<;~A*v~pzflAmlH
zJ^Sd0V$d;#Ll-|~5dv^mjmIM>kv$9)MZ)JGIu>$t&mZ7Lxi5MYaZfMn&Tf0^%1hH+
zFj{$u?rPjw=3X{#YECGIq(3Tx`K8-@W?~NtP>|Z4k9n%Ccdktl804JCSa(P>&!5^A
zS{6cPdgiJ$vg#Sq9&aXTceGYi=6kHe!wq(YdLvQbzLel?LeqUNjoX*kR#}y_{e%TJ
z_g<-c3TN6wVL~~b&2h#p9a9wnjiYlSYm6!17mSISgqXuLB`2{sm^qQqA4%J(7Pher
zm=#<{?K`G}81Zy>>}+dw!)OQ7!a}(a2Tcu+ciC;%vxD3xXy8;J5WvjtPEZnpL+0E0
z`@=)*T1obR=a&%*!h4W&{!lml>>yF+4j^lOiCbGef2Kxa%YWrw=hFHK^4FZcyk^9F
zwwoG8L-POM6}(C|i4i~X8J9*k4zw%c3@PBLCct*I+pq`5{$-K%UD;iG-1!;z!J;Qn
zWJXa>DK3X=e`4j%Ma{GCzA3_@GL^Q8sgHyuP6MjUYK3O{G37W`Oc`-5m7ku<$lJ;&
zMr%+;i;{me6~EhB@W79(?Qj_HQ7&K%SCAH;6H+ZNv_e|>_u(o_SU`Av2Jh`bFbDbu
zd7BV7D28PR(YTZBZFX`)UfHS!ad;^qCc25B@62e<7BLucQ2k=Q$T9nG=rd6(jXyso
zqsRsuaeeDIc0so<dED2pP*_UH>o~V~>Bu;%qQ)>1SohmEBHvs=1TS$iUZg|;o=`SZ
zIVW{grC0kL0)emD=y>yIXha(tJ-#p@Tl-G~Zdz2vy9lo^oXz_-PEZUt`zy%;HyQxa
zjf#{25iJX?&PF%9yFGn^gl`!vhY*+s9ka{+x!Atkh<W1@jh=bVFK>6U>37fg-Q=@k
zo3S}{-MEI8y1){(Y#o$*Z*+l&ov6x5ZEf@0y5*mXopzRSsVrCbS6}{pHdbO(5djf2
zPOko{!-=ruL$|c+g+}0D{NzGX>SXU(e<Q{AqL{+DejhF5Q4E4<<M>Ioa~Hp32nO^k
z%WHd9H(JhMw}jH}*^WB7|HVp4zGR1vYJSZT?wgSY5<<eshv7Ie?EkG75c(d}%;$>x
zrR0<_;I>34TGcnV%$x+pF7$u&K-TWCx8&3#%6;xmYr7I_gh$5PWk7&4(s%fdt$Ot?
zsix=6L?r4-ifN^xQl$pX#~S9Jyl$S+!<=+`qnFfrc->JXnP+{_!h0)cXEOd$;04A;
z%XLJ%l<fP#>5-$;Fb{3dsM}_(uRQXeE9y~n5Ao7EZhHX7W4yfCD%f;Us8e5IWROFj
zS;N{fXyhdu_FG@^@udG(U8bbTMoyhr4u+j`&LJ-S>KdJ5RI<6$=1m=gRlj8KGA|>Q
zUXpIaNRG-)Aj6R$mQZw)1n)PXT{Woo;FhT;O_XhW=8X?fT8=!->srjfUJ@OHc8VQ*
z@mb%KeAZ6WqPpq9E}(1nSm+<jK+*LUl1-*ZMsp*7vZ!-=bL*_|@qq#fk8zm=0VA|M
z5rqkUajP#*KAp(Ci37?y%z(T~k~9Da&*5~cvrQ?ATA1#J{igHVoopNbjOOQ+X>_hh
zr5|giXD3NEb|&xJ7Sum!Ly{rj)b<xzA{4#SG7Z!8{2mpW%-cyFo^<=-93LgZ3V!0d
zRmS9wqQA+n3DS=Sd^PV|Kt>n7QHI@Q8D<f@_aLJWtz#TB`?~2>aClnxcV97PM}HVs
zeH-uBg}$i))uJawGBrkiG43N}r=vx+E^d<*Kie|Eh(oLaekkUWCt{Lu4^2hVNXJ_X
zfs%_GvnvkfQzE$z5a<$?gX_e~UrUp`>YZ)aH7IEGHS3UXvWmG;BunQ_0++QO3H7&k
z`RM^l?>-RvtrA=GXx7>|Z_8RYjd_<Oe8ds1!^QQ}<nvPbIfuH?*F5*~@cxUXbM9ZV
zV9v{%007^sYaz}Y&o$I<zeIxv#B?Z6S~hd_X~08&G^l`#-$tRLXmouJIKWhUM`GDG
z{8l`Ik5oH!nZK&gUXJH&w#5DBBW_3GNeV0ET>IP?3!RGi6dohu*x!U|Pmqsp*!<C#
zwj>>r#5y^A^T^8n*j|p|anB)1=+OZFPbvpI(|}DQTdBv@l+P$X=qs*KxLau8RSLxT
z0|e_K{lGQDR5`1H$r%O+4c#7;<ZS~-1k@_K`gKJPwqT~jnlZ=eNJ%<GmFdZ@ipIt!
zON6@FvyeCEvK!6C=ThW++*_C=8CeH)=yVDt>7ITh4#hQfnfFUT)*iKEP?Laz<6E0G
zxWUf4)2F(kNmai5&*tavGUJ_jtHiXpZifR&OOi@%5Q#^lqm4-W1?WS@>CB=Z?fqI~
zYien~98b0WL3>g5!l}c)QJp7rTzCg1+d3X9)|0lhfS>HS2qQd+tGk>;-zOKc45lTU
zgYS1L6KDX9&5|~pEU9VF;9(xz9vSbN!&B3v^7%pi-kH^}7zSH4!;VzF#<CwvK;i9H
zoV3mm!2^ZkQ`3poCPde6FPAcvHjg5HBD%wg5J^u~>o*A5IMD1pQz?1VtOsAT(pEk#
zbE*09aaUp`ltHYJVFYYleAoB4Q=TexY{sK_?(2LX;j$&SI<Uqxg&kAD3J_AH2xb*;
z>61$Y!X3G1bfn<ppwW_k8}(cl#)_B`$Vkh)$220hlUueZP(Y{R>1?5vtVYwOPWGJ%
zLl4ocEET!My-o<ROby_9b`)cEPa|gDL_DGhkWx^!fHFc!4ClE7xXlAQOg{6HLf%W)
zu$6YwzRA!9V&1@~UkRUT?0YsxIe&@%TEB;W2yNEmC(yl9vMeW;X?Dy$GNAK3GybRN
zP_oN%+i6P4v%EV$08bUK<^|tvnX%EUSzcS!4!zmdQvd$of@7n+m=WxJ7>&MbkZkv$
zd0vU54w^r(_K2KYyW?j)T1}DcB6)Z5U49M=E8TI&h7!AKjfL6A^0b!AwO-=brxcM>
zjAW2KIY<RTKrS_4{#)qeA@S%H5iE#|YgX#GWgi9)Gg%?rWP%EPTNb+bhRj*a9AYT`
z*!L#tBnmZ`r0#cZz&_f~{z_*zS27~HigQ!|nT*)yV_|Qp(XZ(&F`^a?Tl1Dl%Cai(
zVuPI1-5~`Aa56K;DkO~_J#~O6kl)s4KdG8{*05RB+1X`Mjz6Ssn(s8|kGu+11i&AC
z1`K2#Jb!ePC&EB;%Gz+glLevXP`BI{;+o5_!#<w(GIQB}QTeh616lB53@_SULcmiw
zmO~xw`|YC{D55|g2%$P^3`DfyF06svrfz2+5HxC4II_vR6I=?7#<BD&%WMy{2O;|H
zT?@CuBhLjkcx|zxZ^XW2`ribFQRFV*qL*y2a8g{K7zY+=Kd2%(hZb9eNs<00xXcIL
zrZ{@J5-(Hm2L}BL_ueaio|amVQK3>1=_tAcHxC3iGl#SfR*oy>kl@@(0YtUa=oz#!
z&@IG)dTptU?nB`(fnXypH4~CqHZJY%8cdex7TZ)z?+&b@6Hg07WwHLW!KrO!ChjXw
z45IP_#BUhF>`Z?dok~1UloVy?aVC$oVJbMy=$_>~F)d@4g5V*Vbg>`uAsRt0dMeIs
zfbkPyKlqw_7$d%-o;3E<RiaSKp`I<!clyif+l=11)018G@ajPP&#tY!g>i00yy9e(
z3fC+ppwRPz1-CwQ7`w(F*4n8oy>P1Xo@A~!!=a0wseAms&c{nhjk|>IG-VnRq@{a*
z<niV=X+@tHE0xCT0lzR`#0D5!3HorB-EwNStg9HAaAtD=|21FxQMK&(tTS5e>+Zvq
z-B(g|cJ96Ri@z2Fp9t6Wcin7g)*ax<rMqKW*tr%4x@n*cM+5A(<9kgF@Ti$JIvOtg
z?d%+^h{F7yeyf%PM7SbKBUMJuz-$)m1bY8=c8#wcP3*+TCQ^WwY@@lh7!B{)cAV2Q
zh*ctw>PW7k#$xC)Z0yQ1Zx{<G(`@4o)N0P%EZJ0tiC-ULnuU<l5nRxpY5ef!U)}{+
zuVg^VPfEbN;=n}*C1+Z>V&pAhnDwTpKDc99eX|AM{J8?gS)bXP=L!$;<bVd8ej>s5
zF;!}!SxAOmJCQgeFUJ46pu!`OjsVI3%~HqOWBDaNMVm=>(SZ>nT~x#a&pc!gxz23;
z9EjWeJBVD0-H&v#)&wNg@!c~)VRZMTRI$%)B|e--7|n0}XlE|uK8(zjR6kd%yBv>f
z_#IcP3{N;7XCE@0qZo#fa)d;z4O4G#%~L=g#aNZ6EvfD^Tv%a+4=gOX`jdXwK0V2?
z7k$*2MvQwO>8NKv#LY?^iar4@{80SlfVn*@MYbG3Q>v0Ensvb7eRIC;%>cuim;Rm_
zGy8|;wE&Ol9eOq4dcFdA{dN^@vl_kmvJXh3Yz4ddAc5W{e3h}UQI&wY6hIDyKlx|Y
z0;wGHAVpmJKmg_k*$RzS>^g-yO(n8c6$Ju=64@)8P}GBbk8xf^<RFq7&{KLMS76k-
zS}!7r4KONFJ`VM}IH1f@lWPq@BngYHzvv7~sAP|b5!t6F2lhzxI-rtQS%UL;#(=T`
z%|!0*1Ks)IN%mF|fL$fELq4wUkZe%DONeMshcGU}Mc%V}6;57nBKiUw`rLcxA3V_<
zj{Ie>f02p4z9T_?>q&RRvQO;8$*NDk)pe19iNFi{e$W!ZvgjITs4E2$tQ&B@KcHGX
z+eTOP%u06u{kaPCE$D7vIZO#7@`wntI_Bmw<m-!cevVHQKrMPD{TP%BdJ<y=or+({
zT`AYuI8vc0Uoqa?G&A2WTJPwZL9Jz+9|k!g{B8(ejI=;d&Mh6*tIKw_3Kf4MGu9i6
ziiwl`AjV6ky68yS&4mHF*fkE)y?p8>3<BupKlv-8@VVVI*><#c@rPrgwwLKcXa2GD
z3CS~QQcZsZ16dj8C6Ds_QHu(9wEiJQbCq#CAS}S^4oi;QLt067&PMD1#>$?A)wuu1
zp!4orEDr2y@cxo|R!N|S?DIWOKRa^6!uvH5vHC4fJ`n0-rwt^&xVZF7D*l*xKHkx`
zMq<8_V(@>o3<?J+TDut&6z|Zo5U7Ye08^6_g~CD)Datj2ra90IhlbtW?NKe1vIK0|
zewnteO3HVfrOM#p8QM7YyP@IMfROuUD1^!Ncy6x_?RL{<LYlPrM%VZ>5HSv|OVh0h
zZp_I)2>27Sk^B9Sk=%m!E;(1D_{|4_?m@4rXCF_I3wpf1{#WdXnnjGA*_^(OO|Rf(
zmts$gJwBwh)U8?_3dP@ED$h5~P~7vGkGug5uq40tD<cyI*~8aAph3U(oC1j58<ZMO
zamzlBtM#O`)Pqu9TXLe75nG_hJxkiSSjVLx>88AeEUdRi?#6||0HBHjB!v;87Eq7d
zFgh+&_Xij~ZkrM65Hu=H?MLt&wPcVA8=a?Lakp~m_m_$Degye^*!QDdwwMJK2dE_@
zi8(YJY*IhaceF{|^S{lV+l#GyScY&v0#BVj&5z?gYE7o#CjV*(k`1DFBThX&JS5J#
zC7w$7nN{e&O5Ppc8<!Rs$_}1m+wRoV&nPj#>MZ6p5$mfSVEwDubROWFn(TQqGn<>W
zElw}Y=9OP;W?QoUW)qd5dj6+KQ>6_YW5^CoWxVU2m|Xsv?Vcp1`_4bHQy+2{$#cj~
zo}7jQ#V2hP8ZGynT0K~>LcT+<of*V-8dQ%4@d0OW&A9$v5W1z-J(zxZGBVOp^~E1y
z<8mJ<ca@RXt#@lRZA54OW8=IQy5S_hw~Pp{bIP3?A%RVh3IM*Y!c;%2;0w;|j$yZy
zgS4m_lI^+lj??$iXS0$@68$)w(KAy)L%*7vY)8|@yq9b`qO#`6WlxF<gTFV-I5mA7
zW`E2Ker6Vsq4o2aYUgl5J&^ymvzIWHyvV<+#dV6Vr7jQuj2EPB?B7=U<7+U5p?+A<
z$Srr(S8~X2k}H&Z^^ej&9cAl3n_<hCxqlsRxyN`|2SUMJI~DB}n9(m8ul;2<0(+eH
zC5M&4bepDpat|q8M^P)u!P_9a0>1-&$E*AS{?tG8R|u(^JV>6Fw>3{6Js)k6!ztc-
zHWfVS_v3G=00e20>4VO<eN$8zGW~{od{uD}D`Yk4T@>6^ygpSUwEd0iPsqJcLMA31
z+gNd4JH&Q8$}K-U7%qNK1&;msz2Jg)^#&zQWv%Rb^g`ZPLGh<+{dA|k%KuR*Z5N!L
z&D8{kEdP<#7A*$vo$b4>+}G~036kUIDUMJ9Qs2PY59;WDx|fAAJ-%7=-@9*GLu~17
zrglG1hNL6B`U{%n2k#s$sG!@nF>4Jj{@OQk?Ej-;?ddrlvZIUWH_B}AL813{-5zWk
z)}@55T2@3X2ZkNjXETkiV3$|^G5!bSJf(Dv{4>8FTAy%NmL4$Y&?~yUB=*E=?-BnV
z@R245?di~uVai0=*iKtw_xJfV5n!JrphkgHoT9I%V}12WoJi9vNV5Rk;JPp-0Z6N1
z`&J!X#!a^(D<N3LIw-l1{zRo5fjXK@iMS7q9JFWX6d=*`GoP8&(|w@GBi&!Qza30*
zs>bSLS5A*Oro>7MALYzGN8QnE{f&!b+V{QW7wsin)_<P1C=h-+k7BuPvh{T%TdK@R
zBKmJJHc4k8WaSSzHP#`1v`kH;?w6yRRYs7>wn0vo8;ju)#=~><(wt>0A`}SPIVbr5
z-v&=^K@#{wU?|E7x2kANe51gdm(?DbQeIE0IE}_9U9fpO#FCDuOCTZWhnOEpZ>`=y
zq93jVDG8kW4CBFAHFYv167Jp%0L&<`wP!O*SMeQTNpVGgZHVfX8PalM-tzU<)+zc6
z1M{bUG&JlDnv(c_`bX4~yU%6G{P>~dOGapmg%%<cXAP|qZc5VC$`~@LC&|1Q1?J|Y
zhc6Q6CphvyzfR#1<olFOllafT2q1yIh06HEw$t_17_jYGSrXTygADHN*ge7=ltf!#
zPR7lLWYE&>Kn~FNkIG$?43X2^$3hPKK|&QGv5&h|dkGY|eq5QbnY}SpVt@5iZ5fqO
z5w&UZ*O?miCuIT-6&kURDn=(y5}W1|K-aCsNZ08SJZV#7#b};S7qaPiFb=dER~R7_
zI!A22A=&4?Q6_#1#>g)l!^zs`W{^mx2zrVsd8uk;ne6#}{ho>daQRik)H%N2&h6)>
zAr>%8xc~Lnl;lnN3XPGz?be*S#8r{uY3=D8oW=ZasCT{T@PLLtx)Y$!;%_Bw=yCK$
zfB=9G+0BOR*dAO(m(ql!wHPYfWwfJ(*{woC-d?7ad-_d=!*yLC5B@Tni>nL1{DC^Y
z+uhK$9_OP3!WrE4VAq9lwU9d^Ng;#W%$+S6)MDO&DU7{u4c>K%xaXAjs3etounQOQ
zwWS^euX!lArr+50>aSkJPVTqix!kNtMfue*qjoSgAbkLokY|72z3EhT@%ie({(<B^
z7|u=T9}I2-d_Gv^#uYWL)(nf}bf2qvt+@D&5ouCtmUv?y-oqHFhp#fJGNz5LkTcF<
z$VhA$G}o!H)Rt-sFBZnHAlHRuSxw45q-Z;q#P<$Xuos(F=@%+#2sUwPIl@D2aZj}|
zm8Els2R5ZM2|vNK5n!190$QXwiS%eP8YWT;T^K+=AO;sk5{LTPU0UJ+A1G2p%A&S2
zG^AQ4*Do^M$3rZK2{UCY^v`Tvd^}Qlz3C+~FmJP~m-pKu#e>Al(BUkVz}*6Kim&H?
z-&$|nV<UP+`a*(kX>VYGTat(_BY=|u-EUGS%SIaOD8ZhZY;^bngFrgX(+<o{6yHPP
zS)FCAvQtwRymQ1qJqqCTEw5EIKYDhquG&0*DcUWO*+@8ypDnu>us;YJbPFETx|6KE
zujt11&rY-|+kBYB<i88`Fie|sFe+jwz-em>Jk=g4-424^T6L*)oY65b3)iGE9QR#H
z5e&^DN!t`Xc~zBEz-M_Rr{iZ>xx&OM&7{5~YPPI>Km-pRrk)nxl_qzBK{2?_^YD*d
z)~$J1ng4A1d7hGF9!R;=b3EjxnDY?N@uw94SR{f`8^NeE^YWt}ZGoKyU7+X{$ZzKu
zrlp0gJMZ>isWA!n`P5L1fMBppyhaBE35~X+3AiiZSpPhf7s9J6;0nzgabbnr28j<D
zU47g-&X22rzoR^_Kz@*J73&l~OJ>m+d6luYY_lXh>^!X4&kyAi6TM%pRl}Q#kn$d;
z(foHel(Wnk<DUwALr7*V5$%EDrx*My9wWQjmdDmYd#D4~F5$F8sTvU7;<r)RQ`3CG
zTd!=<qik2a3BtZtf3PVPxT3FIv^r(~Us07z`#AI^jHbHtV~2qI;$RHniTICA36pHc
zT9c3cuNQtXeX&%MFXLL@3-pqz(`W0ck4d-_;pjK~n~E0@Je}g3A>D3~$<KZ}bob=d
zhAZ4MH40UJzk`7jPL`C6$HYAVt+YkigW?G2Qa6~)pOR<$+Rq^P+evZcx78+d%*^TR
zrSwTs6(Wc_@9CO`Yy3A@Lnwrmuk2^G5f!EJ3Q>-WZmRg|CA}@o7B$bIJ^#ACZTexx
z`6~=k>cD6RQ2Qq0@w)Ne2X8i;w0Tn5UYcQanfmt)ADP3<(``H>*r#EJp<mXVJvcIG
zsNH-7#ZYZ&3__3F+pfR;<b2geMtkI4IAbq}krJ@Mda?|@MMfX}_iY}rCgRcevd!Z0
zoY#B#sEvOXpQD<hB*4&j-C3h;jsLnC42Rl3<w4oMmBpXUX|iYYj8idLw((c262eVu
z*AbUU-kO*X;zxr<g;rp5`1oyUwl<xtQ1-dyvgQ`;g28UyGuUHmC;1F4<gw_CutWI~
z&3D5)*L?53rV`bq^m$Wg)~S!P$#Dc*x?XH$1vsv0RcCj@e$Res0s9&A81P#+Hfh)W
zF4`!2?!(mNKPr_`?(yX*lRr(0%pbY_(_Q;#FPXJ1`r52)C(bVe1fM0*Cs*C+FUY?2
zqP>l{R(1;x_lVYMZ*ni!{*sQ%V@~Nw?w`Itvh!qycfvF)`?b0+-rbQuw!q!|)O3?t
zgGt_I)<bSb)Y@LVc?J`NiO7?7AME6^vYUy@^N*8mtE!U0uWR7*x>o}MN(tLVp_JHC
z_vy|>BB<B?zNk_V?lAss?mJ2le2=!=<`>JnR~TM7Kpj2feZ1GmHFH}uFu{+Pq{*8;
zR{e{P|GaTZ?cgr-$E(|%pekjZ?fPw2B;MeZ_o6UD2AT=<d-kW#UjRK_u066xAKsuZ
zg}+xu0kOQBH?WnB*!{DLHK5PX=4t$PgtR*xO;7rP8R;<{9y%qIjGuo(+ugYW9a?x_
zP~eC8vXg25<)@`L<oyrdphj?nMP9b4Ldw_b)C~9mFD`fkVWe0QRE<vlr?dciH{iOM
z2<0vPs+tTpupX2Sy~qo|+TTEWb<`9c5^L$m+9$PbD^gs%ZwRdC-e1(512Qv|#jl<q
zBay`s%z}V;&=T>ZO_8Epc1qYp&&I)RUT6Nk%0(M~Lvo$%6e(J90Z4klo?;{Xs$_v>
zZ>>vZ73=@+d<w1gzzYHQFLWcywgDuy(*zTvR`R6p*vd^;pIH05D>7m4Qor_ZXB~e>
z(voX}JRN|s9FzT;4R3HT_7*b8&yUU0$=ZEilrR0g-ue6gw1iqW3IZ@|s89Kq%#jBV
zIBUu%j>7LFW2|v*y_8rvkho%++Q)zbN3<vT+}oLKO=4!vb@#am&3<t2mVSC@a%5l#
zr(d#T*PF_SiEOrtP*tO^9buUTwey9@?q7a{4Y*<7{>TFyU&z?M9e{K1qX#Nl08e_J
zCX@S|NJ4|`!Hu|c+viegcOlnR&5q`=VF#Hj<END==97sm3|H!w?v!W{`w`I8q=2&B
z0PICG#}Dk5_KU<Ij_9YRs=ua(IOA;^ziPUCS6yDzV)2Uj7%{$H&zwL?+PKw0Qa#rr
zXMWui!WV}1`R_$AVFFh@dyDAObbuhfrrMvRmn<Bj`xuj;45rzD0Ipikt%|mXiImX=
zFL?93*c&TP?FIeTwkF-A7YR1EZA<UCoJ)7y`oWWRb)-@B`HjoSv`KJFz}Wb>?%u1~
zJ#!D0iTt4QpIwD@1;%=|d+UMg^SFjk7kT~bIfhVkJ)<veZChpP8pVgeiG)JJ^>f|#
z#e~h}Q|AzfM-Rt1EN6KYU;Zi?ZHG-f;!V$fb#*l3ijUH~*zsN{-Qwkxs{n_ZZ*Hz+
z%{XWOb#`&Z)J;y#<Z4dmf-|ZpiU><eXXplqdhL05s3&qa&n!0tQn|joXg5haHtIpL
zTC>x5<F#!X{Aa7(@Jd#+D3d?1!rRGw8{O}%T4G?&HaNzOv`-MMd+eyRc<FT-a;_0Z
zl*4pZ>fBR(wo}^6%jw2nafsorCw%<c?tBimFgfHAw<c4MF_%UWnD$-7^a6s)jK*Al
z7Hibmu57kDamMEwWYjZ<h(;#s3ud$2@$Uj2J~O2(+_VLCF#9hAM;9lGPzs_2kj$dq
zzn^^OcK2Bf?cp}bgJl05?lRPUWB$SwmwR|6vK4ug*9+n?bp5a2#{K6an^lff^50K5
zITuI<#PYEsS&WElQXu+eNm8#vy77LUDthqG<l(c&-@qZSmG{n_h^B4KGBrPoPqbc9
zO|F@$Y!_rMV7tvnJmsAeCG77>l-h;B^}2$W>ejSZ$eeE;1cV6f33Ex$jEA|oVZ!q}
zmQj;tspEAbry4+v`xb*JqjO4jI{OO&!K`cQw;t<j-POUplcsn@%%iy%#3CWxX&8u1
zh!NHbXcP1^=r^Z4dExINS)IV8|4L<^qkwqbDcXK%;KQBf9S-4qUwMeLDD@~~YvGa+
z^d~8bjurId?}6l3+nq?3NRM&-AFSS9(!ky|U@UPB^%nU#%lkom;(u2%{;Tcy94)ug
zgA`+9dO9G)KOTYowSbH4KmN9})TP2Sr`UC7KX<Y)OLp|3g_b^llk?ULsq|PT{kP-M
zo!@shS1lxIKRyYOADq9LdM){XSJc5owMAwY(ir_q30N3$%Ez|0@j>%~ZQ_qMhR+N#
ze9;mIk&--Dihs6fkb6jyrb%WqNF~p&%NAS;uICI)?|u4KESFXwKc?f8!}d4xw$zPY
ze8lQ<Xu$A&XTCs1BM(!b>ZGbQaI5w3f<VHnq5L*sZQ4;2PXoR9`~B^$wWZ!w|ELM@
zdMK2#%gI^$()wjFoiY9AR~0%+Cm?VK7XZ!3Y|t4NvDdW?L5Ie;JA6Y4&J{S_t_Z2I
zuFN@Wo<k*u>>!FyX*{MIJ0Vg&yn4;A>evX5G>_Y>Mr3Ag-@VGSb>#$+6w1^3zGxo0
zC@+|)x+CGjT6TX#=b5=t-Br2QCL2G^3G4fPNSN9z`YE~6C-IVroV{^)>vHjJa3j(k
z+l;`|au2RbC*9uaB!<UD!-?GqVoJ|(nc>6=L>?(f$oAF+DnIxSk3`P(Ut&@1>(MIQ
zmxIpGNkAalvJrl74}UAOI*o?b$$}*D>nt)wdNeH9dRb3(-5T=ZRUgf|$gfs6ADPfz
zwhH^j0F`^8fdqZIxg>-U`dW&dLy1nqSCVgm=TjXfY|v9jh)x{ef`pF0U$-Eo@8-ZB
zh|L6`z?A5xDs*W(x+#c)O|u0I13r8e2vgGFt`!offUXW`1b3X#eCK9g0DPLM;HHTB
z@Jd@O#Ex%Hg>AfaSEARcX%?eT4*If_`^QQ}E8Xi*WV1P+L)C!eA#c^tkt{I2j3Rpy
zx|t|!BpaX_LB><`y&}Er6X{2(;sUKNJn&aVnoIGJ5)9(ETcRwl1}}78`By!1BJ_M=
zBdtGese5Rh9ma!4xY?7ti6iq112W7YIu$y|49s)EZ9Yi;MDF4A2{KVdv^#9|i5lPJ
z(wYdBs=E}&ZQZ)6Dv#-=T9pdYjIL7&8Qy<{uJ^&&Q(vy5AI>X<hF0w46@3ltzPY+n
z#5*GvM624T+tS{ZuhBFggkaFqz$;qfo8ED$;-#9K^DNNavN#X2;NlpwAQWZ(Y_tJu
zbV`<YV3O}G7pOKV-*Xhe^Zy>uG1+`7F#cR-HFt1RNl%l_;ATpnChfjIrB56Ia!LlA
z<jGZG+WO_;Db!POUHq&Qg5J;kAtJzhHQy(;o2h9zZ0{fpICT4UedvZ9s+9f)KxGGf
zAy{ba;O|wwJWFAome~0b-(oKa-+vzmg#ELzz1?N&WZw1UAb9}NQUFG^yc6YlFSUMW
z&2Cpg`0#Gd!c0rzvFGe8?M(f5V8`}?o#zSOCQ7ZV?dVIQ&v%6GU^i0)8+2amKJ>_d
z2u`~ci<tSdh_zc>6N^J$vaLewc-o1Vb!SxZ$Fl%|j1l;jt*Dpo=FU&)2lm%@%{V5A
zzRvM6AR7=nG>G7RWs*}*JM-tS9xUc>*9Q+2)pHcDe<eo`%;!a>D(O0uuWOx7i43;+
zh4@h4xBV|8ywp74&9!faN35c3BXYq^&lm?rnUV@&4apBy6#~CusuJUx{5!pOjUWRR
zd@jKUUMl(G_?HopM%hmtayV#oQXS0nm5!<sQ<P*|OOf6>Bic3ahQ_zn|E5VMk=X7B
zC;3pm=X|S!xh#c`9*aqEUDvgwao}2t3?4=~xr)5Ix@Yq@S*j|Kqa%qXC)N5>ZI02m
zjQ<!0b#C3eUsJ{ZkhH+Y^vj-Eg&PVmambm5Qx6yRg$)DsjO0*avFq%|g-%*6t<$v+
zS8JB(V#T;>l=oS_4e$ooU{`p<Hd?dUn&AM0&uuahME^+k^e?tf^!Fo7&Z&J22oz+f
zJT|R0W%(Uz-<y=K)S!7cmX$|PXK<h8&ba+J+t5`%S00ryeqG)n(;OZydwR_b&XGFq
zpbEL!#13!9Xk#NQX{5~1VW>SPaX`52%AOlk!GuV@BPCSTTqsC{-)_~ea35i4_lx-B
zF?1M0VYFKwLUWMeB%cAmxI)JW(<6eC(RU-pBCgGzh|%p9u{K4&Y{y(OxSQwY?KbDF
zA>p>l<?Z(IU$VNYb-0+_quH)r-|<=cKWtN!%DuI9OQ=66u{n}E&<Chbn_kUa(*Hsr
z)HVu@dt1<a<o9^c4fo87W2zpkdEcseZwA@g7Dc)tnQ%Zc4&5yAYz(?WIl0I?rb}4A
zr{qA=fx=`->|$hfCD1vDocepnkeHizEEI12g7{K4Pc|)x=L<!B2KFdCY~w3ohN51M
zTD?rpQKfkS5gG5Qf<{_)hLMJFX#--^5Ubqp_P0I7v5@~=VMS9}0`dVEHvsI)E?WU6
z@*EK?gD~;D$vBvL?J6Io*gJuJ@Kst+CGVbZy5)1X)9&5Qko&H!Hj__rd7nkh)j0ZA
zSYpN`?@HASrYIQ=yHA(JjCt=(`<2(2!tDzAW2?+e2(_G+l#&ml;&Ll8p8Y0`iGt17
z<Dq>lQQz@S+Q1zq6lH~~+1yc(&e{zVG_Ei!_j|BYg&OAL^T`E>d$5-?Xm*%=!$lne
z{lr~GIFoQbjO*gjB1uBdZgt@88DR><{dW5(Ym+G>&qB%XYu7v%VH((E<0MFFeWLvM
zM8#=MXr!0Q^**V{TWC(r5PUyrbw!0?rlg$|=p$8Cx1x4C(eu-Go7Qia1Q(5#)UX)q
zgtGT8`4WnZy_A>adI&Bp9!*cScEE8c2lNAOV}k|f&e?;TYnd)(bR1;!p7v#qFgNS-
z6vs6>`k@d<6Oo#Wk9`56^QLtgnA5a{8+V#jxTcljn~;niHyvhBo?%)g|2HAwn=1eC
z@~qrXuz#e*-u;F6?mg$m7HjSMV-ae}<OLC=E^SOrPHhniqRCyN8iBd4pp(%vfO{&Z
zQ*nDF&_hRek73*2X4>O^%Mvl}4#78wBp2_RCKJQ%|Gf?WXgE2=()4UUM-Z4O25qvM
zSAMzpAaB&^aySgG|1BaSCIYYTY)Sl$-CF(9-dyycXbry>=)M`{UVclS2fA2OR>LD8
z_<We@-#QVAN5H=qN1xS-@6bh-SYOT;$&s~7cT^8bqx;rCbLeNDDqI+bA6k3^IWcdh
zHQip9@K`vd-X0N54k!k2Si=a)V`9u;iC^VTyKsn|0@-vUU+jVQjkm%16{C3NFg-L$
zroP4iue)<RKXm|;X1b`&u<k$F$!%!OIUH*_av~u-&A!d6+!(C^Fzz{svfW7HD|jbr
z?u}?kC#G)S2au5Jww1P_I-5gUim(<x>F!QzkrWyl7|PA7dY5cp20vGt=n^m;krbq~
zYVz||oAnsvbm;u8#0h>(ZO$TubA}wX=F9cr8h0&&0gFk2OQ7vblgFhiPn`q=4E6sS
zCua#t70z;432<^3lVmrx`@6Uo2qBb**nU|RQF5W!&@H!FMBbl?aP#k0p!YEKjlG%^
zOdr5I8?d`Sb1wzqo<gH3xhqlsqBHeD(x8%$7m=p_Z-gK*t}pEtG#6*uog|$`1$24`
z;NSD+b0N2?e9A{_$#z4%TjR&@C?8tO(T!!>w_Agz=gRYCu)F!UHZ%Xtk%9})rL8Hi
z=Y*R;@n&xQX6u|k(_YLpt;a_)i=is#h7Npgr9;Xg^-GXOm~sbEs`x5Xr!G}O<^aZH
zW_K(~s7iE1<Ff4>5a9OGi1l~h9X@|Sj_y@qB#Cr?Pzv?JDNFnv1U;zjd=_5bLz)vt
zxT4WyMNq;Cs@wj~IDsSO4xZ%DJhzDv9;^!TWoM3@^tJICs2>ifohb@16B8P6Iev=U
zTB+8TuF<nAVm9(a-u72t8(l(`>NW0>Iv@3kDGfJ_e15?xX~PX>H0x5JRuxTAkocJm
zJ)hmxp3ti~-`!bPJ6j?<oI8=}zB5oH$>Aj3eof7pAmnXN*)z9(Iu1MQrSaNTcWiPn
z$%00g!!$~p@|m4=?KVy?r@H>TOh&{ev3RgMhFhMvg#y|o)a32HJODr=zg5?PXBA_n
z<<}Mms(bW$C{%>dLjV0mgZ7if-q*h;nJ8TpT89$Kt&3zOL!u%8+oL}0R4XUj6JA_i
z&m?Tsit5*tYm&egO+*;?9pGAWXoz`TPb&PKW#+{&V|k2hvC)<?r{%(oY3^;uXbynb
zBKnG+k%I`6+)$qWNN$)tZYOXLdE*D{8BUCa9Q+4=#xbtjXSG||RgG;)5;+d`EEIax
zrE4L)m8%<C8YacU5RrQ~T5!O(o7Rt6QM}^AfSa^$;E{moK(&5WJ?rOQw8+L9H3qKw
zVAez7XsEYX(KlH>J8fctajVr%5O2rPvr&=I=X~rZ?LXqzt7BBfslr|G6&LZXUdOmf
zFgL2=E^oEmQq`Mv?Q@eI6|Re>eWk0!zZ<!!m+YRo?WWsFN<JZYMIZX5U6urv*uYU+
zWeU}ke7LP>=^BVMH`on<L(#$4Sf%8q-h?7WxM1D5v;^-?pY#8qk$C-jVq*_Lh7lve
z4Kb;ONV4ou#GUr(<H@8oWuhun(wG#I`n&dB_pB(mzEjO*19{`u{DF_hN6%s`<A8Ke
zqd1KFe^(lP4%{{j63zh8ajgFyh%QjBi7P|{6GWG?PTxs|H(<A!Bye5tUAsyWIgAfF
zyytmPStzL%OARx{2}K@QcO*eze4cIr?32o<5391@CzmpZR2a!%5>F3%+<<kG{ry$w
z`bJI%oT4zT!V7&OMh9JgPPD7qutar5_M5rt*6f9vfoOIQ+@#(XMva|uI+&?3dSBcM
zYy}DYn5QNk(wbEWvI@)4&?q?zy0Wr=-jZD0zEe*86mL|eq(Zki!sIp{lbG!?Om*NQ
zHlE`)*p?H?Y17IW4{_vvj27aslGDlhL$OuLyj{KNoj5R6Wkz3<kYX_*{<B}N+RWd(
z!2B3G{r=DXr2OQ|b2o4p6;fWM(*g1BHczU!R?kpbKx%YFMDS&QF#AH3G&m^_IiM^w
z2)ZW<3ng&Lk%iPrhXY-7gAt5z&&}KFiKhu0qivl5cs;YjeueTBQ6$pFc6srl`RtN|
z_VIO32hN}~p>U3v*SEy)Q8`jAv|fgXE#TVf7^&Y6E%a<O-eD_b*U7Y~Rr+=W=Qm4H
zXo!>HpieB_)Hn9cOo70kHW#a3(0$ypsKp5P5&S*}^9UnN=aRpD`eYho<&kY^lw84n
zEPi5C!&;r7lVxRWjWCFgd_#wA*go~i?;#C2m9ANk<FrZHtKa8b+G57HKD2`tMGoLC
zLG;wQ#_gf9LM+eJ*dMIt{qwZBXiy5li3sVC?&it7XIe-^f%XfzkbDrS_#m2b1<x))
z#bGb$syg~Z?|C7uQs%z5%pbXWI=ex@^=wpl+=u8Y8?XHbrjZ*aByW~F)Hm++u1#<+
zxL%thIn@8LiiV_pCb#Si*nMxDrtdy<>u`u+@qbq!19UN!^C!bW$_jn`=2rLW&|K+v
zLvqt0xo$?DGEHIcZ^Zv<aAA-Qq5zd3G>-A3D@7ot=e4H^Jnj2*O+vQZh)IQ!MSIgq
zb$Ma#<5aAbiq%Ehou4L01&xV*(1O7jflYGz$39GzT;KgNPCoYZl-q6m{Nn;rSb)|0
zR};5=Fd9ON(<9j@9H$7qh+6MGyR0u)bGu1tKH6hpw_vmg&rlpq7sl8v39CA%u<^8|
zKQzv|diiSVP#E}|lRiR^hQLj31Km*o5g=I_%tofcp^AI^;LAHCiX1T_ow(P}Xl0}N
z#$^_DH3UhHvu*3{?nFO#32<<@W;M+8t2OSZZ{rxmF12jHzEea!OVM?~ed>&?qt(@(
zf*JV0v8bQ9I}iTQGK-k4?FNLf#!BT0vFPRq+<5cH!IJ<=DpCL#kD1y;x)h2eURmv>
zS{*r8bq1eD!*L-md_oroqOCizcER|3X}9={x|#l)@W)8L?!l;_wv-mJ?mkH@UgB)U
zK=>Xz^o=PS?x_PQ+g-ig!~<VFh*D6&X6<~POLk(jqgze(YVPFJ{JvxcxvZHU#GCQZ
znD3eHZQ#rdO+7HZMuBejOA``C6$1K(Iv%1%A=shgBp^Ql+;EW#ykg`vm<-T|J;$f@
zAKoUH4cI-Lf_augrvSa(qEAp2S<{a6;cW^kD;N@TuQjhI|3<Dtv`ym*FGiL0^^Wyl
z;gMj1@}S)D^?&{n;-3Fvf#vp!9M`|jEQNem%&g>zT=i6WG8+j2ag!aedW!0p{V$k6
zx(^C-2jwy~l{;p#x3op2t=pck0KSSZSP`dY*H7aYiZ59?(^J<4XxA}U+^!?L^@WaC
z7UYJumt3D0Y++1~l!6(VgzX-S!`Vzt>VXDD5SN^Bl5Yj;fNr*XXWC~RrSWF^7Tcvk
zcHi#5U`DnW3maK!ZH>&D4;5xD{7P^>_H3K-1xfAU0|a*AUI@eUL0|b{Ij$}+-DQ_~
z(MyK@%muce>Cr7z*FQpU5O|pIkql^MGJtpLsss$9aRX?6QcjJFXbn~LB{x~kj<lYD
zXtF5&;pJmI15<PhRY@;H4WCP~oTa0pws0<qvtv^)dB{lo<bhW49f}Y9a;gy;fN#zu
zF4zG?rAtOnK%ez~<B$<5V~tEKV#Aym#Dj0IKc7Z@Vz8_r4d)J^uZOEnT;&=BO3Z!u
zM{V}(P&Zmv`Q#GzKtZ)-OaXDC-0LLn!RG$Xli7l54M~%Kju+)KAB?@&w``1aHX|06
z9U-%4oh6(m0wafXY{QyGuoms-6ZcBJ<es-FKc2)?=BY~N^jr!%-8ep&^j5e!Qx?ki
zkc#!n6}gB1yCN1a*&Oak4C@6^p$uZdx4<6%yOOvjN6sV&rD4@J4*P3tHT6h;$lZ2Y
z`9pcRJwDNq^uH;Lo?n*NpCr|goh$*KqgTjt%rSMXsNQ8}wbjnhM4Lr9Hv%9v<`gj!
z`FrV7-#%%>)5;RWfXWfF&Pq1umr22=1pi(bQUHwZdqdpp^Azbw-14|;xWd-L3*u_t
zC`3xe5B;&-B&14Mn=^S`FLC3I$Q^%#nq1CfumwD-j4$_GA*kL|yncXxf}}Tet7@1(
zzOlfz?bma;mLoZC#s2vk_8^HEjbkAv!9k0)w^`qs{QP^h{c9x*SSH!D9on*-k)x)K
zCx6Tx(hCSYB|rFg_7;w6Lw`E;I9_@4^QZ{jHKCCDme2(oI`?0LR`;D+k?Vst5IVM?
zftm^kJvjh~W6Hqlh67Pxzvj<EB~?uc3BR2a_~m&<LTIypfOAyjE^5&Huvet!_ee6>
zXuear49a*KN>0FmSXZo)eu)MiCYddO=?wY{Jvbm=J{ZWpr-)TghTl9Bp0-}Y>I#cw
zIYRwK?+k2zqTZ6KhrX42D>-0XyKCF---r3Ik)bEAq*mNmo}o7}J-=O3OlqciJY+oT
zf%9XkXTrr6-qaBp^g|kAGW-oQ(!OcWenp|AHa(wAuAFBOe1E#}gY{On-=}`&-?La?
zc>3c+sUWpWT=L*M&rWh4Wq{nhLH7ZCL+Q4(L2Ngp^aZ2ILepfFoj8dl&U}!)4%jBq
zy>Gz)jMJY0{4F)w;eO#FADXR#epkUg*cWGoMS{Hejb?NHD65J*`uXh?L{CxU=Dzp}
zgVaEp?F2}t`M7nUv2gC8@_-!f1xg6AkOm+~Mx?hpe|0NTRA=VIM4Of&qC=mRWF>x`
z8m$iUMbX<pi<mQwau^xSP^?n}X36!e+73^49bELeM+^%szn)v_*o}C5X{&eZcd|U_
z@z-RDgX@&<IY6+ne2%46cpic3&glvkK0V%Qb+tSZM83_s-Ky3-+^m<}vD}ciJR!Nj
zt;K14b^Jsz;f`bvn><x29Tgj8h-ni{r=mm#<5PedSBirM!~|6vv}4otO!534dB2ID
z*pe)K+(FbRu6vTnH!vH5Wjan0>13}f3<~kc^&N-!&;QkV?DIVD*Zp;Ik*O$O{kK=A
zf{r=g22GCPeWA5CeH;?Y6r>rFe&$+?Oh_g-XYrpp=NmQepS_Xcr~7Pd`t8KYD$`r=
zRfu7hm64Ibnz6N<R9<t1ZtOp8o;DhcQffDmlg?_}n*-u_Z$J9`4X>Z)0q>rxw4LQ)
zTHAQ(lkaZxwO(<9v+}1Fo@HXc@fY7HAS#9o-{9U(^*g{Mj{F|4vBeJmLRKd1M6~by
z4F0+_xXkyrD{{m8U~0Tg_=kaa00!<r_K)~{%5-G+`COC2MWRctBr@mY2UU3W0?de=
z_t)Jc9$}=$)%vZt=EifXN_XB~mH+@Jt0Fig$SufwK3F07XqcCgmwx1jdN`Z^Ugq~6
z+Vsrg{1U<*CUx!PpSc%ZJWLOlv>wII-`5?_44{%v3rWSv#sdlq?*MiPS*Ul7JBbj1
zB81tq3=s762m3VU9_2sJU<+JUrZPm&N(=nPH=CqB2}%3)=Pr`!Qy<gGuu1fXU+Tau
zEpP`{VmNLxu#k)sFsV@Q6$KbYurr-grMpLx1Dhw}>!v9J=UVdxRTJ4dnf?0t@O@$v
zCqI)u!W&{`lw8{8Gcx103Ljj1&_>GM?ps842*5m@zVzY4*6*qF=!UwKOhVhk(IxUG
zfAER;gLygARhN&kE*dXfK|dA_l;5OOlGnz6-d+H4E2-ZaQcR>qSuc(yUge~asg$9^
zOy@Xa<A%@BWE>cEuO5HMzGruXbgLMs?{4n3tSORC;BhcZ_^SO9IPrKi1>85~5dh86
zrIj_A@p6a~d3;j?voXEV<pdv9I<f`z_+ahWcw0%E`*tr+KT@FcMZ-N3*PLg6yI5Xb
zVNib<YuBdsr|7edLH35kelg?STP~W<DvVO87>&A~{By7~s?rb4@Jq>nEa?eY%`|Lj
z6@kX;|HZoKKq=_TYvqCjchzhYq~QG+HcZu6IesOpYn#gX@WJsLpx4WNpLiPOrGA+3
zm~IQv(7W}t(%HDJU_dI7{OWx59sRqu_4nyU+MNPUHNUK6vg`hL#cS8!#%jeT-;cw}
z(pvK|>x}28!aiM5wNSO2PFRbyEc5hBz%&~1n7lsFu8+hS(5<am3{`T3b;SQhl%;s*
z{kFM=kb0x^eXl;*qq>$Q_$p5l*%$|UK<4SUGRwqw3B8&Ll4=QcX=z^^85w$}lQAHi
zKK8XfTjW8q>HCzZ*4|44eNGIV+vi{CZ3NfqCKuB&ddG(hDm7_>Oz7zB(k?C4RD_$(
z%`{^}8_%mTk)GX4y$)qi2Q>eVxM%vWw{J=nFU0!u!iztCTgG-_cU#(p+3gq2c49g_
zZV@d$M?ClS7aEIvvz1CX4Ip=f`0z^h!)R)3o(p?t3<#pW<q7Zv3TLQ4#%rxoYrd4o
zC};oIXG|t+fasq);JXuw??>DvOAvYh#Wn0X@w_+KD)IwbXivcm`4u`bs#RZXO3L0U
z*+AS=^ir7MlHsi<Zsp6A^3Cyk)+1g%Y^It=E4yQZ)6bbbt@JZ%weiZbdSo6qCkKQQ
z3-gSpS<V`FW7M+Ix%3aqgYkWj#vvcMqt}+q{Qt5t&(<X4h)Xa2aO$zkoiTYX^a<7v
zfFT<Geif#ZbarxYr8ZexAR3}&DVI;u|5ehc3~pr|bt=DI6r3fJ-~RqUtim8zMWGsU
zi4y&01$=zWvp-A11JQARZq`^~SIDv94hLV_Iztglb<W1TJ<G2Ju6a3dJd+b*9j5u)
zXge6^RrS*QaZBTWlRWb8UNq3gCtLjc<dCiDI~{wE(~XUliKF)~qpk8-{jOPv$8@}z
zVhDp!X;rG3w#MdDm7qW|`iERUmd()p7pdLu-87dISY(1X%(T+;l1CvH@BumLH@4Ih
z=QbNW+HaM&9Eu{iQ7(ah6JYg8e2LVxr48ENqP&ThW(lt;poDtX5!3o0U$R?LjRBKk
z*o}iHg%Rc>*o?ogm(3f(AYsLIKLg#(Dn7ui8v2ZKm@~62pUgT}X^huZHI)S(qlZRw
z6>1eC^PXsZ5_=|`n3&OCL)-SBrQc?Q_`|f!yM0^L&FwYNRPrK3W*uw3N#K6@th_;c
zOCet7dqqXCd4?+C#!ZgNtMQ9-`v<7y1FQXi*Ay>w_FlET`u2&C5z3#vk#T!d(WES$
z&0a*O%EX9i#DG{Nc9+b8H;?O7!*h56BE1(;r;EGIYaE@J<1QBj)#nF0<#y{99yvJ*
zQG=Vfw!8__qikJPUZ?j1b{2`y5UZ5ivj}$BND9`wG)*G01GTIT2|sqTl`|>~(x}ka
z@%9icHTMuT^Il%gmOVOJINm$GORfjn@Iwdx7qto^NndsW(2oCIF(<ce)Q~Cicx&r)
zFP|Wnh**vkcFRVo`^zhILM{a<UV<f>L*wlKy8^S~`(pi}l~Mo7yZ;;{<(dcoY#I9$
zi%kwMZCxA`i~8C3ExeDAB1@h|UjW2RhXX~NYaHqB5=Cy|m`luRUdhX^+@t96+=;U8
zfWJq^`kK9avl+9!%ZofkcbA;`#fiPGYM!wXaO(l}!l+HE#ocRR&Wwfd`dxXIi@ig+
zFpkdz2_>O12eZ5wow^i(Hh<#+f&q50pghlWH9EsUk2w#-SK#2wYO{WyXatwnF9bu(
zII9ETEMV8I%xT+k4bp;LuJQuzEn$GYhl*`V>f<eO4Y3nZza0!|((3OnkuIjfATcNv
z{hD~0xf2aKjjg<Toi|wpR}iq5_m>#3tJ38ei|XnMi=14)Xpp7o5hw}~zDei3iBD?>
z9~i1%`TzNgu-h}#P<eVeRsPxyzuEDPe^U`nPZ6X_rqrZr{qy(#@8M5?1G>lIrP;^L
zSKk>$eNZ`tau<D!J%17##*qbG-nzl?LFk6y+iyM6$M?EukOSbfmw1sBl1{I>?T^hV
z*i*6%o3rWY3(J}3^~BBF=@FVb|GEjz3(R1;&X7<Dk6Mrq4t#&|ZarNgf0|YYbk$#6
z=bO<j6(cIU?A=YtSMcY<0UFYL{M@7zZFzM-Yc3)cwl?XM1ftdnNdAAkop(Q5|NsBH
z6-7~dq^-THX05!nwfEjs)rcUqDk^Bzo-IY~8nH=>P%B!qsH$BtlhmdX^OW%Uo$r<S
zU4i^_ay#esdOq&Y`@==zy&LDCx|@ixTEj%Gb9;F~+Wy8_8I_fQh&h*?kcVDb*z$*+
zoaaebRc{Pe&kguiIAagbS{tzKASp-xIO=+`|GZAPyz2*fwEoV&tWj<2<PpX^zq{$a
zBl0-Wanzu#tHX_7ac)zZOOpl5do*Y}6a)ku(sU^zsRuH&Kx1EXvr5bm+<pXIuvqeW
z@#f6^{_P|I4%x<^LwRl~*KA*pAP?&@`}2@(-qBeOiaGT@yDYYJ-#_dNxUVq(inC#S
zu6u{9i%I$^3-J1dq*i4=Ol47!n5-nfAMd<wY}C!N0+SGV)@0%!*nEO&znap$Vyl9j
zwd(z19?dUYnk@y>rZqOp@NNE6f4Cab{x{e!W9~y=XPN)cr?jvTrlf;|LcHi~looFm
zr8b`1lxIj}S3HADRiDCLSj3+fsy@}1q5sJT_5w&8KewV4g%v8lmB@KIXj*CZCfhxe
z?M>R_PZJ7VpyI6U1!#Gj+zqy?^YQWBse77kGl`J4mf*SW&psiUK2##Vf2->U;Xi5b
zuD+!=E-dG_y!~M=Y$&-}K&IEm)WLb6WYa$A^P)mZx5=MHefG!U8S#E@tUlt-Q`ug@
z%6o-(lVxvJ4%NxjTG_-Xq3yJ##PnrXSN)yrC!B(Gd_<=+xiejjD?Y`%U%@mc7vzT)
zv|7OIC93*RA{52qTB=Uk&vA%uv!Nh^Tu!~P1|qAzMI!!^?!DTqbJ&HZNLcz^w#e2x
z4$Co=9HD=v<589EdaiViM~lr#eQ6*YIwk-5o1kpgA4BgdN3XO9zPfKL0lWiDvoesS
zCQ+-uT0c1cw0>CrKsZG>$L_s&llen4LqA&$a__6_Zf8Y67h$@TB0xZC@c#0csKvr1
zMj5wGl&5<$yh5@IA??jL>_qUZC_4w^4zFk>LBXH5YGWVJ5xblS_#jz3XYLe_^|8?C
zV(T*JD*a6L2emt6Vg_1aoy`CGLscf_ZfJRnSyl12Nf#)UIi%R&YT#6{@||ZtGyXe6
zpVPoY@DcBPNqG{XhpLrz@=2W*`qT1GGM4Q*(a$x}Te;;$o@L%?&*!Wcq-4<hTv6q#
z%9xeLqYU7+QdA@uo#JT>inPar^L*U~avQo4Z=vrR&ey+x|Mk~q|4N_W#i<NBT_685
zc_2gktQ02!c&`zb5;S;G3S^Ij+TjX^twJ#{Iv@kdVE3zwgVU%#VT5H#Cu#-Ddh|s8
zXp+aoK`+Nc(*8Ejzx=aOloA08%$@3O7Tyi3awEqjVv{P%^j2X)r;;-sdMp?G{o8na
zw*zkJhy7JRnPm~~S&|z*&WlghnCWLvSGjRCCdLUNe6<Ud2MW#8gX{xS>gUWKlUJb}
zDTR00W}48(x7>{zdaS;6!4xOg+pN4T-%m;wVU4sy8f<h%Rnk)A86N3Q1sNF-Dx#$&
zck6QL<Dw)!__=d%x~JnQ=yU^vyr<^6&*E2Ui|yXgr)QpqfJQOrUqN|YfNmsqCulAY
z?gBwQXu+!Vb)tW++vrkmg(&*DC--h1eU)Dl?~}M&(n}RR4>AE|2HkLv<}rCE=Upps
zv!YH~?R%X_XVQ<T!5_880%EtnWLm2asSO7&>VJ<c!vJ@E$s)aG^Mlu0JAoWB{;#gi
zU%cdov!GP8&vx{cf4UMg6AJsS_LY>$@Qli8CBfRWtuKP(GscTAy$;o>o`UzLcy~C<
z3(#=C`i0%<rJwj9XjRa}wxey`be^kVE@IcmA90bLrSe|s?>NmP8(XH#50BkVKYXL_
zdxmT`@={~K;F0jJZ5+wc*@hh%2IOnS8bu{u&Vrquav)IdJilPO2+OiQ&S)Q0A6ba`
zp>6&whcCf@57TXePcsLKDLka?|Km{bMxa^E^Qd67Ti8ioc?F1bBW$&*L5ZRD6}ccD
z=cDG;H5-4%@ImQ<@1@Sm%S*kOq!}01;N93RmTf9?wYPob>w_ZB#YH4TFk1`x1-jZ<
zUSc`&re3AmJ16g_^PxvGN8?|m@20GTDVIERJ89aJBuQ6Umy1~>lW%?c{f|)dl-J!l
zMYnqFy`>13d?vvn%m2N%m_^c2;_yDUmrFyVKwQ}bCQ9-q-ec|^FGgC_8S5vPO7!(T
zFvv1pP5!unFFod4`npIT9@q<M;&^oc#e)(nzO(EDFM<(5pB(oFT-8zimg|frfh7;t
zZ+dVX5Z+z+rJH)B?^w<Ytw<_cB~o-rm0rxp?(sY5?BaEbaMv>CLd0yL40$mMWkQsp
zquKy#L>ETDztF}v%xdgFS;1FCm;XN{o?wY#q-5`l<$2$1=4<a?J7brf!Yrq856*vS
z@J{==cl~Ojjo=t9-r(5c8%fPn*o~5})85%8yyFvq1z(y;SIIvs%Q3BalFCDn#9P21
zSbJpZwN~;!V3uMR{Qb5=qgtD)SDV|WsY8l7scXM*up&|R*+xhgz2BCsHpC@wE#Sw-
z)DfUOmdeENwu<0o`F?#W#W7rb{0K#faenzJJ^Bo5-}t_ieN){5sI3sT^VQeSlA11*
z;3)j^RQBddjsEkmZ3g%+KP?MX0vySfRpZGPFQUd|l5mO<6HAZ?w)3Cd$Gy)eCQ;|&
zKuCWCO<NZbMrkJ;zxvyk77Z?-e29BP^<36dIE&!;wYxk0zY7n^$H}BgZaxlsT~MCs
z<qYHCh%73iJy+~mHep8wAxTCvSSS;+h#-_%n2v)?uT4nHZ++<qB|V!8$g=M&7(_HW
zt7%HRIfSBCq>kR}*n(R~7Tplu!<?s|&I&=ojT>pPJc3_hKp31=tg5WV?gr&d!?<U@
z6>?2dcN48~K35CzCO4g(y#9g3x~-U@*fBM!Vu18DYl-F1VFwiE_FS4UIHiT_5n<F|
z((@m8;PlgP2PMUtAa~dV5FZ*vp(4cUmF1zy25(O24)<*54a?G)f|?2R5Xm@JhT%H;
zVV&~qkUUyE0G=bdQ1pmEGAFjN$yI;pdtI72-6Qr?Kt#XJk|6#eS@>>%U+06)yPMi_
ziN}89*85QIIpn2d;wrXmm=M+u`jp7Xv>uz5T(-ks+<2tlp9K@Tt|Q|*0<ac}asLv-
zfJ2whUmvqui`5Q6jE%l7WCVo5NQfBjneNCqm9>~4EHDhB9LDY3bqCq(WIY6&_=s-y
zQ8>|r-TPDBAT0M;o^xCC)sR}nm3Sx{N(%@<uP@%84h9tB%Rp^;=kfykzEvysOYG+2
zAj1$I?{q6=(n)IAFS8`^$yggZo-HMOc6lm;0DVJ+z?YlGP%xt1xdK&U>Oca1Iy@{T
zu6ky_Yw^oR3M=Kz^MK2Tm|>mzchA9#FH`e1iyfWY-h8u~g-x&X^&X2V(dC*yT)~ph
zYE05|F>3WCnQLMJ-QuNba(Nxrb$@4muLcLGI5PDC30iGUfwkS`d=D8df?RVZVEtmw
zh}nvvVhS9-9e#Xj4eUW<i<(^G317xYQwJEXh|!`OIDYs`RK|jRjyw|!a*1U4vbCvj
z)QLR#d6OQ-qw{Q|ej_<uRX*g%+_%;E)D&P?E}GpsawG4?MsW4O2q^*s5FV&!7w?wF
zO^R?;y%9++G?bD-D8+BJnR`bvYY0fTNo<@17eqJOZ-RG)f3l9VgMoJn_ja?+D$mt7
zifAK15lG7plx#uZNWn=h!QUcnzS(PMhahU#o$r(X#<?>kKBF)!{H>|bsrORRd9!m^
zU{^00Oz$dl)YvP(yj7<qag5j5VLny#j>PW1iS#VG1PBlY;{Un<Pk%X4btk#I_vrZ$
z|D|=SEWL{02ApBH+m&QtN3>|~9llaYd&{x)v5ocPtQOh1^P#;6)l~O4Bliq$0iF!T
zg>pPGJtV}N{(3I7wr##+G5f}(sZ}YRG_1wkB3eedsY}@QFYO6V;&O_uEk#%yZK!ye
z)#VB)<!ilQl`?@m_I{=*x@_Ztb+k__OMY&0Mnu=C-U2f8T$w5}9-LHk-60P{>l}`C
z=T{#;zcVTc8e}@I`VvGtWQZ90A8iV;xj2Pvt!$eps!rvg+Kc-=GDkiy<5lr|MLk=i
zw8&gv%??#K(X9eVMbHXmCr8}(ZsWstHqBU5FbQCG#W12~ox2VnUXalm_a#jHfk_`6
zDup2y*LIA^YlOpXeh4r?91K>KGWeQ(&eD=~GCAV!F8mrsq3Om+v`q+oiWb~+^j67w
zU4hpLyp{JcN-w9>U1*{&c&jTGq^e#OT@PNctMAaO0;-q3it*LQ5V>j@KpMt<lB!!5
z63&_@Veq15;!pF)Fy~#j59|gxwoD^(jv0zS{DWk3gdO646iZ%?0UajlDr_(t@7jBt
z=PR7rSQ>Pld8zMaL`u}i9<?D>I2MuC?Y@8V$20CoYNEhfLDa&uAZ#hOV@10OwK1;0
zqhrV*@)b0)Q}u{0v0yn=3+O+AFso_SAu}HSQm9c6Gy`IYn2Sb4312yL3S%^$<_*=A
zP{iy2?o03(*&l4$55zaow|eAqVdJLD*oX2|Orj4EJb(y@)&$iQh%>zGIT`>GDAE(%
zV|Lz393kho0Dnq9{LE+LWkejzKPYON%XepczK1V5Bpt6AENT6BwFSpBN}g~8C>4P7
z@gs_JcHMeQ1JM38HyY1gRRXy6+OPE#s6^6i&Ae0?At0JyDiL`Yoh#3=oh8mchC^?p
zHUAeW3dTpf$q~wAkv<tZE%K>T$N#}FCaIBFjU@igG6SC$l3oXB*4P_0=_ur>^jSP;
zdd~BEIZO9)4x7_EtMC)$+L>r&k$ZIsv3IjXXdclfp`&Zet)73ft%aAb#76l^%xT)c
z@OC7lrdO=VLeay>#^iua+fagp>t_WDQvXXEt$E)N(vUTukW@8PHpQJPovVlDlE(xx
z*#lQ8I!DjI*JrF62Zgl{+St{TMsKfK@_U0D)2qto@~v?zeO9jE;p$Sa%5HZJ{C^jA
z9#G@|K7qshq@TPUdEW5fQG$PPFOY3S1~0d1@(Xan($2+GQDiwM^%7nuUJ~mtBG<2S
zR@>&8pyo+*m^)*aNV~q(I9&0l0*IP)+AW;=D?G8dYT#w)|Kq%sn9!j^n#+?I<ph?9
z&;*2hjh=iB@^F{SOKJVxz>&hWS!o>ay!LA&Y#XiN)6g3ixlQTUMuH=+dMQn3zYN+3
zs+K2j=b7M|Ojy=GDNJF9KKR|<ukE<(Dz0<)v))79ym#?Z-!c8qJA8X??Ik<&u=eCk
z8NRshJYH5wx@Xqi_WsYB<`A2A*yB<$B~>FAbX~=^Z7TE6Y7eBNHAHR5HKtqJa-+YV
zhnqsD@U+w+%d~<Ukt?gu&{uZoiMK9lpy`+4@WNe8vz>}yMG6l*1|mr^m*(desmhe&
z#3sF3l>eQ#-Y4p1DkeSc3`%BtGJ;v-VKBGGrfWR!qbMu64@Z-W=+%5rm7v?C<(@$D
z`GX*^+XYC|ZJflhBNdOkuT2k~8jVQ`Qxt1)LX@oP<F<8N7SGm#J;@2nk-X=?V~2k{
z8$-U_tD!K_0ooF+D2S9b@<?x+ON_@ag-BMVL`jcNtPbe+X1^UbvTkk!*y*w8v8}w8
zCL>}U)BAAX3_mK`4mJU7ElYSa>#QVoaTtIshmb+I$DID>JiRu!?cdt^U5#Ot9JeNH
zf&FT5)B+CXDzQD<E4dU8@Mk^TkYsdvzsl*QLsvBs9Q@u=$h<?yY;*yhH8JL7rzEf{
zjtqVOObsS25M7ZtBBv%~XW1)06`tgvFCP6*;97q8uD{|=jUFqEjLcuhNvY8EO6m0F
zLSs;3b@M=l7UkASYK<H5AkMJ83(KLRg==}4;MX!8V!-#O#XkIxlJ!tVUzPUTGH4!7
zs)K^=>I?UqBV>Vu>J4O@%PVlshm~SO3Ds<JUzt%^I6^DMHo+wZeGWS>@zhC&VOZy#
zwwNk6Pn_yAH1aC8S~x!2|6b5ToYXCk$PspXpjUwGZf@U^W;BV36=3ZTX@G6Go@E3^
z^8HP#o;P$bN|rSHFSi*4cqJn#_iO@YLIP9_1R_E<BIsHvkbwdYvu0**BN#bj`LRk`
zEV`wm(8zpDMoljw+w6OAxROx=w>7qSeH?vwh{bQT1lV~$H}VaI`Fhrz2YxUbRvC8N
zkt{=tX`h&6ovC#0z&nE`Pm}MbO^FZo?->u`N1VpncHtWv#~9PIoDMFE+Gg%(FR1_T
zT@;?_P+yk2#eaDsxFFJoqEK6ScQW{pJRL_G7MkkNA{yO)R;Y~a<FNOu;^~t#cR_c~
z_ZYUj%!NL-p$Jm+aAKwN(IGT6Y6k*pl>Fo;Ha-41=R#EI4C+CZZn~4LxAW!JB)!-}
z#NRn%@><eemF9X69d{K+#B+vDVxP~ktUXVTR0%eBVdb=hL4!xtAjtOD=+)L34{@cK
zfI9Kr+n=nTbC$ozGDY5IKGC6{?(5JN&#%(iEc}^FGJ}TAIaSbv)QuapJB1dB6l&+5
zbo@i_gqF1i`I|bXZW%Z!!PS*oEC`WvkfZ11$bLQ!J&H^+3Q++-41lmwpd_r$!uAt~
z3a{xFysUA_``Dm<ods`iTb_M7(iUwXKF=&z#eFMpdFcvO60o3P`ZRdRnQ>qv<)eNJ
z*t<>Eb+F5z{54_64y*cIK5WZD-QG#ngp#kMbgXjk3kOBjKwR+oQ1$K5#f?aJoCu7=
ze)kpCsu*8%17u>iUh<>SvrHUw3db?4t!<6D3ULk%sk+ZvC)|y;LV1l-?<}qde1r@Y
z{m#}tt2_W{C4NcrQlGB?f#x;!;_?#xx?&*<_;P-u2Jz*8M|2X?uJUEalIMEI;4L$a
zu+3rLv(JIyQvZC%?0Mi^%)=2q+0Tz`irj7Im+sdY+y3P%HgZ4Md@44U@p0`(v3^`b
zjSZ{vROO0r=kM;nWyD(azf^buslkwRG4qM26;eZ>&djaGqS(C2)g|j@K%L!Gg$V<f
zc}mG)K)!i07o{uJ7bk!W(FgiSGI8umU>P;#Bg%j>Ko#Z}ACre(_d4!|&;zk+JrVb&
zn|3caqn=}Du%b<QDZ+4B^*T)Kq0!S}!<No*d5N%$Tj^^$r+g?5O2|MSSkF+D&_P><
zQU!#-;@;*=cM$iiPl1OJIv?&W5fIxWb%1gIvF=PQh=Be)Nj?{$TyB6X;*)pFZJi#^
zaCk^0K&CYwM1YH9yuoR6@NYAp0gI!EHw4^gN}$DzAdmzCGG>!a5@EZ*BdS?=g%^ak
zLwr%OX}q3l5fUyObz%gb(K>S1;ui-jjI>5-vp6E_a585Zk)ATVK!znHJ6Yo<QpSa1
z-6d6v|Jxc?@m(euwj;UIbQ<cn$P>N)EOlsnahC73>kZLl+Z#o03Cf;P0o0NhZusUQ
zGW%*=|5N`5J{m3Y-P1iY$y0RXx-?TOPZ4wTpiS2b&LQS3ZbdZ>zMsmY_kO}{Dl_#_
zO3A&1djP5%LGy^ifYo5OdeSrQYpaT7RX=lLmB~%CG)#Qg7Bean9dQ!`RWPYtm#H%3
zb}PUpY<a<gc-~k`&lID<Gp+_DoJ#4FKy==>BL7>d*NO2vzLmZX9(N~U{E%2lbE3mA
z=U<M|FK1k!SjTVc8|y|F!#U5!I513NN;)53<oboc^32Vtvy7|?ANTXiO_t}bZW)kM
z6UXIzVC?XJEPMibS|JOFJ*FKdk?ny~Ca<G&C=f~(=?Q^w#%9+z0oqWeb(@xumyFpr
zV+Wil5q0uV?;;cOVgdsdinr*2;QeyFYNgmfX|=_wGyPdz2P?UtL!ky1!9*GDHDRa1
zrcio{U6hKxHlf|vpfql0q)v~0YHKCTnLYh49^5q0`nB3@B%}MQyrnsjK2U1*RBI`J
z#FmlM;Lfltl9yi<lI?Db>Q)X(E;V5~Z2MK<*j>9-`BauU<%T+&SU?+Yj)fp(BwD2h
zOCeersQ-9w`@@6gV$SLzS+4iY9&2bbCE6Aga3YHqb6wX*<{mn_a%{gB4cs?sc?Jem
z=S(P}i3s*tICm_%a)iW`5OKdP%?3PSGFd)$a_Bv27-*IVL(WK`k%2n#XGuNyt2I)E
zIZxv&Q&dMJ0GffwloKmlHf7(4A_Jbfko`T&&;;DIEgYnQa;uv-V>x}e^XOaKd3NpS
zEwaA+DHyA6sYESogs>B4!BKL~TixZkwzKj(UjScl+a-aUv7J2J+g6lNGEpD2bYcDc
z{yz5jR4*33g*uB~T{D{K+xhe9!?a#R@7UdyFXwP50t1LI^+eL4+$WZLBd<|CrCY<?
z37wDn@f>j)f=(NS^b`U}g30)G@IjK~6~_Mfny%ZZ1UKcR`l>Aq@V>Aa40H44hOoxS
zsj-KE-|}P+fjQTPu4*+aD<@Y{OpTfmhkkNonASJTV*O_R+={;wt8bc~X1M4TJ(1-y
z=8zh?rwp^`U8QHQG%KKe>iu-%5rdgk9W<b^N<6rFyw_;Nxk4~=ZtQ%?*@z}JNG7$b
zNjv9M1|`sRR)%9kIaBzH5M{`y84KWD6%d1i0MPCkJYx+U5>p<_(-ohcD>a?zi8d&I
zbbB0)ZHeO3UY-lDJHs5IenCBl5iy03vubIOv34O8^)j&`!>lPHNgbiSr3S9$NQb_Y
zkrk@5e9{iTaBh$J_$rpdIoY(!-0c_Cp11Ij{xr1y;dem{2~<OyP}!GEC^oSjkIDfW
z0wPrd0!;KmS;~RJbFm5BT^IaF1yE%5>tKl%&Lg!W|6QO+f0FvZjV<TX<kh|o8ylu@
zE<5(ikR6$A*3*Z;z|n`ZxPx8Z&4|n7GfeFNsVtmt&A4<I;ZrJRf!+Vc4jmRkddI!(
zyOIuRK24%Dr9Vq8Vg>Or>&=tFuz}pW`=*fA7)QmBY-3K|#d`&69xQC1CIcT>);to=
zhY<?d9@YytiMu-AM{|xPmrt@*Zq{4o{iFM!|Bv03?)Q9Qu$u)<N+z$C57rzVKjJ1v
zBqao-&{<R@#Ih9FSeqsWJERE&yl}y^Ii9OhJW|l013_ko;Z&Zg3kcMDTbnN8VO>{)
z86=D-T)q!ww%Zw?eJ|5?E)om)=?OJjUeoCsan-VIF>F$X=oc?zUlldh9j63GG6Ci@
z1f#XIAf7aqC3u^33M5XL!k!aIx(tIP{>7@&8y$brBVKE0NOH(py*;z!5vAJj%@Q&=
ziWkxT0*sKi2yrP?36f0A(j|G=x!5QvjR7UtHYI;%KGUxuVic*RcrG)I2?Fnb2HZz^
z2w#Pfr8r;vqcK78ZBTWX-w?9YSn;aEqT>8Fv+W|XNH<O!fV)z(sW9<H#x(2cUEJNJ
zb(_6KJE!%NqheyXo9?@9G%n1A`M2FjNm<rgE{q7wqaulbmm8`ftrh9eIH%IztCMVG
zic4h%WjS@qW5v*Fvy>ZF_I0OIcPITas~?D5y4RuOoaGz))#AH*Quj>1`vJ6xVw?M6
zK$%!Mm1#d2(PEAEkrLMvtok{wZ*I(6e?PJ`f)lt%hJIz&5SvhABj<f}=KoA7W5FZa
zCXC3qj9dJIpEITJ<{3}BDgIF4lgj$LW24`?RNkGf#M}eFWucqm@C|bPoP#PbfjLNv
z>0;{OBkvo7J=UF*JD_K1NAABQ^G@0CZylXe6sPAGM{dXt-jI=fJNIAB4QEFOmUd_&
zzcg415kj6LGWA~ez?UE)Ul*k*2@_d}JBL@vxYw0i<$a#NiA>lerrU;Y{`~vG{c~?9
z#bEFvhfG}}>LhjukdwZ(#l4Q;0iyOFPWmaBB(QAoOH4*Ks7VlZZ+TnT!7PyBO-M&g
zqF`*FjKT+VLh+LPTR+n-ny9Z7;qcgg>*9nu2YNc-rE<<w|DpHdGhj`HXN3&HUIYKa
zrQJHi;PKQbu5XoB=`HczdvSu-SpE7;O-w4!W$}!Phxc9V^7**UgQ}`jCt+m^d7VFt
zNXOk*fj8`#L=2tx?s8<(`E_{G=tb&(jWO=IL$Ii%E+%BuM1XYX@<^zeZ}85w?G8Du
z=D)wcRXR90_I;!B0TY!}t%(lJGN4g21H@if)GpR&5xU~}dF}W~hHtFH0{vmt$T0KU
z!li_rfGOi*wEnjAazgI-iF|9zi;Q?+>Qo!$PVRao2z(<zW4oBJn3x$HGkGnU3Js|T
z_mOOVQJt!6!T4$dE5WA{eo2PbMf2Kc`IE%iN1lAtMV}<d4~)Rw2s`8{cyUW=8pRv*
z<r>!!F$qgIwyEw+v4>qO8%5WfRKb~ZEMLUZ*Ae-bh9z4)FXwmNE1ZTEI$BI;9ca})
z{WN7xD;@&ivLg*AAJl>kA=3N`p09dqE&Z)P9QI3xG0XEF{kmX%eH+UPdhL)uuzh}Q
z)r5d;44)2H6gnk&YbaUvi|0cmN<%m^*hfR06~k>=pgZV*f9Uv=X=znoWS4W&@YPBJ
z>D?${cj8K5s@%cH@m-%?LB?-!hC#QPoN;BIi(T|ohf{<9tEi@@GF(k9twLs-Q^1~Z
zMsI5f4T-}38V#=a`Wp1`OXZmw>;xLe{#3p_9qe-HvEZbXU;;BEzpAaUZ)qzKdg=oV
zn*s##ejk3ZRf#HUlF*ixf>IV}ZES3rP?JFr!c49rL8BRmP4}Yem*sXKfxYU<-sp4R
zF{*C0rQmZ(Zw-z$tf&b`Ear7DVcuUlMPI?=yirm?$Zn#PUrYLBDjOIOq+3+Q)zB|0
zzJ#&_cv}(Tz>35V-r!PX6DXy(y8hH#+`r1&7*%~Mf5WnxBr<5+Db~q1`uiX2k9m6L
zOo=a$yu$n<=WzdI687$#IA(D<HUHUuzcS|l>DMKRW$5hxE*zCiD~v`#Avh(JX4DaJ
zLKm1LI>`_!Vy`yIZnkJ}Ppiq1&yNY7G4fl;Ou^PEH659RgMFI3)ls3<rtR%dC1nws
z1aO7t@<YIl(oXVB#mOT-QuP5nij8^H>DSLjCBx+YE&U`-vPq(J2hFwjc=1i2yI>w#
z0y>ALd=G=#-|g)9O@3dYF5Ty4{-9m1ktM<v+ilrxRUB)YSEm$@aWd-=tA3v0j}~tN
z<KOgXUXsUwx)`PW((|vAJ+A(om2P6wy<(4MAN@8fS$)4Io{`pRWnLq0Nt|D;8l1H~
z)BVz7R!AS%Qdq{C(H_OQ_B#kenma1ZES@+QdxU6KEv6hh<}UocWA#o3!+u}D|8w*A
z;vAmXex@rk2VxY)fq_DLumGMJID&Aa^gDnDB=w;6+?5<kTpX5(2^{y{yzEXWpgCv$
za<JvAJ=*ijQA_41rI&Tdum#dC#m^VFUvp|E^cx41X)hfh@J!~RBv^O<_qO~$@ytUx
zoE$XX7bWVSU$|nERPbkS_)9?3v~ZR<Cm#87=bKR&-P`Jo$)2fI{VA~_u_g@iCqqln
z%T{Aw-X3+d(XX1gLdM{A3``s`XHmc%EH+b4l28e>N%WP_mou?Mc~(>PfNbw(QPB49
zysD6^9OSDO%gjQ74nMv4-!(I*LQzLo6XgfaLNkZpOGP-xzqXfm10RjJGQ+J^d%t%=
zrQa>d+*WJ+zm3L`cxa|r3J+Y;|LXoIK7<q*kK;wA8H^vm9rT`be&&81%Ka?;!R3F>
zE*D;>6gPB+Dblj7f$b5EL_|UxIA68#h`N3^v#X&_=)><7L(_kI{c}l!0uSZ{5VAR3
zHc#0X{soKL*NG_vRX^P5<Tif;4;lv<EgR1zW0_gYtaqI%`E^e1Ul!Ea@-ufagWG9a
ztUYaU{ZQ78LN1_%vb22uj-vW_yy8<MfI!=$JOR5>)Gcy`y(0)lZE$?@vMIdN;lc{+
zIefv52G=9YiK}o1r#}-1MiM&d3y;odPHml>oX<y!SY)t9YF@|L5GEOn%t1vvwu{@n
zXSQsH{q9j;?)2_9rcFj;7SGk3osf8cx`-+XdNh`s3&{1OM;<_2Xju4iyA<6-cXlC7
z)aX~7dw(`dPgN1?6Xa8dd-M7V?p;yK^Kot}6?1xQ1Jn?5c_TsQ_ge2F`wS-AY8s_V
zeztysD_%8tF1_2dLnq;o6W!=xXFALpQ)sfNTP+xwlM*qK+BZ31AW-E%6Zh3POEHF5
zgFAY&vP0a`5#IftVpa7`Ka#ijy4cU1A@equ%;kFr<a<9|b=cwu9@by#^!}ay7}l!8
z_Ofa`)0VJdnGtPnmb|8+J1bfSLZ_)|ECxjSBHjf!-lP5`B2$eFoy}$MP>F`$f{Hbn
zN#5(Vd}1OY)a&GymYiBX9+I_cr!`eQD)!>(k(l6}o|HVZumAmwzc+GIH7Az$?Er^e
zwpET$(}d4Ld5VBnra)$9;4RIvpW6n41-7^QuU~ZV4M(4{Mf@zh1#AQ}7LdZjdimKq
z5nRZ?M>v&`xY*({2d}oW78Y;*+mpNX7@zbJdD4{^pY0_&_SNT%QI*SqE>RRkSDmZz
z{WiUU+L@B>x`PwtD-tU8v_oQwCr+Ck<G;=_1iP*Ke|4LEoN20xK?|a#ZQIS0V0t*K
zl9%uwi*ch_zJV3}-HYckOSA&{gRbqo4azO89Fo<wN{{#N_B$dNE2I0LP5E*4<=<O$
z1ksI$#62x$!}Nv0K#2rx?guPWb<}r)A?6ERcorKwYcY1^N+61j<D~Fi`QY>0pC^NP
z4B+jl?6$uAfnI~R+@3a#a;M4CWu^aT>)XQvq3w7ONF0rC6OJL)(4UU*n0CghKi<f2
zkS>=JEL2|0TG~-!)(RA}yLY!R%xUkF$Cm_6kG*Q509bt^my9-+4R$bd{7I`6CRDS6
z%bJ=S!F@N))E`P2&qyzy%V<&fXOF-x?E11T<(vkCh{o|5TI2e>9$9V~o&8$!oS*s#
z!WqH3<P4<$yyIUEEChuIEW*#sj~zY~=+BsEJj<pr=}LDHO-|v99;@l|?!uqH<$av|
zF3OFr_tGs?#{-_UMTyoWNg7VR|1gBg^HC^c#N~+buFo1^ZykaYri7EDv@HOonv^74
z%}SWfiAX|_msIZbl5y)7_9Kq0mr?fxXF|08L_KX`5sD0K)7O#ImiM^yAM;mbRi4|g
z=HI<FW|Z4?DSb9eZLE#EsArMv<tk1T(cDuBe)gHUq^w#i47c0h*d|<mj4(<0vFEjt
zvnbtBA!glYR;*v^IJwd1x?rsLaPv65b{<qX+I#QrLg*%y;<0v<(u490Vvp7se|Jqf
z_^CwyYq^o{C&IQ{s?4?Je39HvPb{#$XZ)QiR~qfy!<|)0)4Cj3WZWu@dxhceI_(!Q
zh&V=^2GIB@pp8ejb*#!q&gMXEnce&UpE%;J=x1)q$LNw*P$h-$TpD7i2<f@ru3Pd0
z|LMrSAx9Ey>6D&{XW2xC|J!nAqj>6v>wI&To+zag>I5Sp7}r~Bd&PvGE90LhB>$^z
z_XhiEIgif*15uU$^}<sNqH$7;+p9owAi*J-Kf?LHbsfiNHYq6M)-+>K)q~}U^@tjH
zG%fu{Gx>w>wx36kInsRYIg@6L2>NB{(>F0}ic?Atv`g)k2j&!ni-MXX{{)a)C-S0<
zQE!8$>I+QVIj)?@FBVAW`J8jB$(-sUCys0;6kOsoWB}O`IKKRIcwjBkr1vIJWJ$)Q
zX2Cqe2&Ml1<?B0q^{p2jLPh+mE`cLY!@>Lvmk%7jM#5{nvybWBAV)DfePg-^sT>y7
zs%N1Bc1j6cH$QVC2xf2PoLf&HQ(+k-n&i>=ohGjxAGHT;M`>lhIkFD>-c2I>j_0#H
z83gNsM#U>F8TR@=UZ6?b;J<U-S0Gz^Y&mOnyVRi4>oez*mSA_D;eJpUl{zoBcI8PT
zkUu9g^!&l9tBYv#ns%rCy9(>tyejkeLf)t$6PFi1H)Y$Wr+=L!UsICn`vZtS$VgF{
zta@k#Gq;YG_$eD~{<5jHY1-PrWBcV=kJO9(Z@G)F>o&M!^AO>LNY-_J`GzFZY3qrH
zQ_?8az@sE}jdNYTvN!N{<vA`Ty4@?$Pucmvlq~R6bE^vr?KP6=FT6d5QYv$qgPD3A
z&zz`FPN4S^TE35Ig0}-nF`<Rtefx)u5ic^$rFK}5>sj5y29qOwyV0ECSxyhfMT1l|
zgVie8?zY7L(6scBzRw|;uK2bLlkWl--YLyhXB-+@bePO{>Zwrw5{t}vFKKgAoBVPA
zx_b{~@#dGGnv}KJ?#cdN13#lq7C77Fw^~)Z3k)87llHSl!*_yb0)L_7F*k%91tsib
zVB#4i>5cCtOIAulY{v0+F7*XAJ>Sak$Z`Bo|2clmw7I3TmHpFD!}r_o6^(}L9}cg4
z=Q5j<SZQmf=RO~e5JDP5Sg1Fq55!26LElGujfr@dI4B6|MK?^7YqjxPCJqjH58P8}
z6ZHZ)3)poZNjwWW7e2oUxEOt+^mR@pmyGY5Vhfjx_w5(8QqBEbb#roU7l=l0Tc5PI
zgnmw`fG$8%f;+>yyRKpjB72+#$pg{Y0%#A}$d@R?@y$P^cte$tV80q>pl$cJ;y<9N
zIa%K`e}FUb;Wv{VstDwWxAj+kcvIttu9y1E=0`#10U61YPYdRbpQTS#R71syN|1UI
z$@=~gTqqztIdnyE)3PlQT$L7X);IHQcT#O3Pj&q7!UYsf$g&FqFhCgH`A^NMPOp69
zh&CjY<bs9g*0p`j=8l3{<0QW1s_GON_4PJ9mLyt>?!CH>=`F$wn2f0zQId`_$aSme
z3Z&akAvop8zHyQ~!mvH8zWA}`sOY|ql$w}I_kgk)C&QQYf#Ws8c@8Cvzz`RwAp-Q+
z1G4pS2=gJ|{hx@$LZvaBkU`yibKN~fYxB^FGX5JAXvR;o_+bRvwzlq;`OTjf&qKOk
zE;PuvzW-go$_&s<)CRTZ)J5FcG6|H;vT{i9`@1S8c#$jTV`k|cD~Eu7%g<0*4NQDf
zmBmT)x=q$yy5K28o1<virt0bB(jCxyjyC!Ikdb0m)G0Opv`Ovnh2X8T7px_fmT-pc
zPfMnSj93+O>$1(sOuOp6!sE2I`tc0UZ;y`DC**yVOs9gD5^~wAi1eZ>8HN+Z?}e~)
zvB`aYBH~=0LH7j%o;~&uReB<eS!X@JzOyWaaLGD#z*5wA<7Bo`7K9@D(M!M4+pP1O
z_8!&KxyfT3PA&F^?;gB?Na(1=4_sNJoS0mOpD4HH+2rX=EH|awwB_tJ`oh`T_3rGi
z;Kxctdsu$7zxinDlnFm3onKE-DA-9$SZmIeKxY%vUjJdaEuMVsU5z1~_P1v@m`iUk
zYP<QcbGeao6vdl4?v+|6VYREZ9%#!s){7q{XV{on?vzf+PZzo8xNZ>dO~IbtUE>_$
zNPPeCU#aNq18u#g#gq2(i8d$#C3nh-6d~k0(@sY)Z@Q49sG8*RxXSgDv=pt5lfIcG
z9=l(w6CjWk(7$)MlN&bTVL{ZnDfz_P3j({4`?t#z`WkF7qt~hW4S@FEG*X_FGjZQ~
zI+zJ~L>lif!2qdy2-(AMgv)98kC~tE-XR#eGI?+Q_pa}fc2d)6VJ0c<`sPVRQjn8~
z^QTFLw2KCwkmR6YIibFz*NVkY@tOG?(_{VPwa1F0$2a?~=js^xI{mB;Wr|zkk6=Za
zfKnKO%vB(D%bX$;=W}OD!I%5EhhLg}xRMz&KjM4!&mhr>UN`0Am#q75<^9fK*2rU-
z5tka95ulVWdSJXS%*TpDKgH13{@{+v<howlm$2#l@LEx*&!$CU#Hj5TOf(f=XweNA
zI$x`Y{C54!Ki%~FeWg{t*JQ8O!%Vn&bm#jmjQijN`Aum%F?A;Z6UU>oBXp{N$-h;D
z^`>^H8yJllUcSOOXS{u;Uh@Hvg9TPH;p2=aun(FHPP<aOn0F+D!@S%INyZ(mzk=>u
ztGZ%-z6$g4%=9ZwbQ}<TC$6`b;e_bvtUA?=7=KnJaTFQ7rnc<%HS5BW8aZ6=<OVO~
zRe<PBq!;<s3e?MmeJwSH3MJ^MtFrugmofS5<q>gBJV-9_otb$>6k(%(Ltm;JD<;ve
z*RQ{2Ibq__qI}PiWWkzg;iqTWzxMfspY+e@l5OH-sRT5^u0Hqo{_b@uJFtZ)_VT6B
z9A!}ob`zh(KEM{2t{3t<F#?@^-(zYGn<KpvdGeGeMq@2jwFJ{eg<h=fmma+Z_)0d<
z<$!DwQ*tCHRYC0@GIv)WP$y#yJIGS8t+49Nwij;@%S%{q);Wd4!Xn{z4Xl4;nfEuz
zCoD-Df_wFXZl~duA2Zo>zPG0vRrj)({-t}aGgw&jEBQ@dgca2R&?LtZk9&&}AY99U
zzswQny4@!hF%6UG({?)Vc8?PK24WA+RQqgB7_nuWic0=?yWg<J4dR5|7q6ABw|X%4
z-(VBz6v1%ZuFy3h^gT>cwSs+-N9^k~)=GZeEa=~zLGD9eeJk_#r5t`<13CGQcJIxG
z8|I-$fi;pQ&FKalxo)t5*)K8(hoVB%Ua{VT?mYkGvaD2Vlbt0dfWDg>@)g1q*$rFn
zy1pe<iWK>8Qq9QsBhsM<ACp>IGY5N7etvAwm^v*%Ka)-=&t3EylK8uS=XtF})EL!*
zOy9@PGOfnAbm3eyPd#FBYAvt3i+1~<E`Vu!?mMO_1@wF#v{zz$!HGZcq+{YQ$-^M*
z!|VU73LF}MQDT9N&DlFFh64zg4p-`V+0~=0(0Tv6XhYVhamV-$#z$(ww8Vkl)>#mB
zFIGPJt^SiDx3jDW0YH_g(^E7%W6k~dbuejeH>RzyCKx>@DN!#I<H;@5oD=wxtev3V
zH78Y{I3l1HYZGA1BeMU&6F_yvSG(4%a8?6}$T;g*@l;uYM(vc&u<<QY9ERij^pKvG
zy&?=^U?JA$7T|5(v-(A!)6R8L!j;0QOq>?ezq$Gzt)@k@Tjl-FA!Dk2Xa6V@y8W#V
zumQz7*E%f7X{5E3HA*;@j4bW#V(#Gb#UR_}OlQV>G&yLAQrd@TGWG4;#u2+>k4Xzw
z79D*XEZ6yruq4kULETdfkwr(*;}HzPuR~6ysNh82D!fu8DkzQKakh^*qD085t3qxZ
z6m4&XRRyKcJfyI{tAiaMUy_(Jk{&g~ecns|cQuse>u3T$^DhmFh@}Wt%5E}MwtQh8
z<vdnC-h^O=t2}-=4f>Ba*{yL91l_EG+$J5g$*k1Nig|I>K~HLe<xckB(JLsH$$IH7
zI1iLZv8Wm}1%Y-#2?m7j&1x=(?)wp=V5Y3WwS@P!CUW-L_-|=2&OAvOHWED2gCX}M
zGdM{nk~Jx!tC@{zisD(Y>_<09$|AW_?`3cHJryO$(LF~WzPx8#&zid_hQ4k;t~2U}
zG{@0zvOV7$3gntvO)hW9m92`)f-u-HM^%aA7MqqD`YHwgOav6<mu!db?zm9y5A?ot
zNrZYL=mF2ZLTSozyqau@cdlb0XX@B?P`Ibfv_8^IA#bihvex(S&y1SQ29ux-#92|v
zqL_xyr^^H9qb^KTSISI}N;de^;<<OSGAQ!YFtT4Gh33(x@gMfuag`{J*nJZh`V9-o
zh7?WA-RYFx+=iC7BjWwlI5W0K-Ah-X-lNe)mrw>3NEH`GaKKDjOH;FQD@A7XtF*+&
z#^RyfyVo~91CP3G?47pp8YLOXSI8G%y(1ita7Hch9Y)m)`ZL0caxf5R;^^gz)I`k2
z5p<#j0H;c%$KSBX#3g1)H9JUJ9aRj0BJTa~!gtE;art;`Q6j%cR#?JcS9qv)Y(vuU
zU{ZJ?-O2jHR1T4<sKL*+Toc8q$(yS(%-oq(6J?bK9QHvK!{SJlsVPoERd;?hQ6$dX
zSm_9{B5sLE__^*D*ukj5245DTvqMaw=~!yaCSzHdjGNp=r~1v&DvcO($4{kn4aUdj
z&ZdRTXC)~2Q)86jL=Yk&f^p{H%<kDQHBXAF_PByB7V<`eA=gq7!a${0_!cf~!oDe+
zooC(J%p~-Fyl!Vp{@u4r0D^kUWSQxe1}_shmUSW@;DfW$$N^FY79Hdg7yU&s%GIo@
zn%_Esm5&#l`bN%+Yd7lzvtOo+e(;<O`L~mk#57$L?JR#*pe9l+vwce5?>#Z27)Q-4
z`Apof&v1fscNXgf&*gMH3VfF960i0!!%$k`LtU`yi1zI2wN1|K3lUELyYNjXLJVfT
zs7jVeL(!DFPz^sdhH5|zIHK$P6b?Hmm>vwr0<!tECw5rZ4x2z6KfEq~ni9IbQ-;mr
ztovy2wZV|*k8%-B5v5F^r`6ix0s2kP1X}wR>2;xs{FAdR>82tn!IkSnmR02+OS$y+
zErZ2PHohP@-jWR~db!FG#;k=B%+^@@OlPSl71n0K&%Yq&@J5<V)uW3UFZ3$4WnFFq
zfyCo)yBx@_o<inEusS?N)rn%=SOL5DsCr?&S<FkpAvOi!erm`}6ZL>CLU%Ark2mJ(
z8|LjIzJsNUs4Gs~q&^iy{2>otFvj{polFqAEpcyL*;xX)Z7wE*5X7ZxJx-rh)E+8%
zg#Bexjo*xroIF>e3Q=fMHLkYwaAN1^)lIazC?21|>TO6&$DP26twlA;)jxrHKA)Dn
zxV4*4$`mzy4{aqserXMJsBBu${J0$nhw_6pCQ7|aubr;|o@MZJD1{?ge#D~JK0GEZ
zF4*YC=1Zymgi>V1BOG{mCpv-9yrtq@{NAd8L`9gxi}b|<2PYpZ>L?9C+I<`SuwKg?
zx#SuT*5!sj7<(@&7N(E&{uZVZ(Kk`BD@738@rX!Brs#+ypLO2YlqbI{WX~r_3X-gh
zJ4&~U>CDgmbT+`W^`wG~*M2NDVtNgj_)!*Q>ukaj?H2BGn%<-@N>93!gxsC<zGv_F
z_;z#jqw)d74dcHdL+&uXj;8Cka?ec9ny8X$4kSoa+N#~6&PNC2gkzB|>)<tXBupqP
zD<RPLzWu^k;rPgo+T2$0%`dScHrU{dU=(+RG#Dbu^e@m8B4Z-hzY%shye=`Y+PAb)
zVp0x9r0Na}i)(ri%GhS|-{LU0Cs+FxGs~Uly_+4sQ~LOCh0~tGs87d&7~BY5y-Sy%
zF;ss@luf@216Crh&VJ89U8yhYi2SJ1t~syVZeejVeZBeI=Omxpr;+V>r553lVu^jR
z62a|%jgCn?Rga4pNNd(RUV8Xt(Ap@_B7als%eZ6HpN&>KgLEUG(AJjtd1!KSBXkGj
z7W-8@$kSnSyi+mXO1Jxcol0|oZq;6u-H1=FjssJwhG0?wq-T+j%+XV06!w_>w@5Li
z+7Za^Ravbo@lyF?!yTSl6=C$oaS#?sHxid?n+_9@JWW(lDwqfR967$qB-<Nf&+?WL
z96(+#l(xx<#&|3^ERB6u2SM{1%b*u*WUu(EPMX{3fe%#+J%ka{yMv4I2;iPxm`Itz
z3424XtGO?CC7r7P;Pe2(f}D9s&WZzR4Q4G;rP`y9cE~_2tOJx8$e}_AotOT?&*<hJ
z&tRn2TBiuy)=84hEiSN@Rx7uI$Q?b3_-Qu?I7QF{YhO=<^C<LYkc&8l%@f8n7*R_v
zm|hP`xHgTZ_!X7F@XmFiMEXc3+jRqf7>rl$TOGsGFasWkno2u~8<8<NI62nWy^{5r
zYL6E}mpcnJGJO=hk*XaInL$(Fe^omm&sSTm{zU78tJ>p17~!*dVW7Pwc{AGI8%aBc
z(MJxLY?5PWMa1iCTP-au(#>%r0w3P=p3BZq!#=_lb2+*(m*83Uo^gi|&P^Q0G}WM5
zXsH{+)4~2?q<Yrb{vR#h0k@Bw*YQgFW89~ddRF-NsiVTzr-oDsicT+mQ5?6^(P!x@
z#^O3JGThuN<QLMw9Gt@Q=wV>oo(X&!-$E*3x(!L+Evx&<quk&39uGlpYg__~hy(qQ
z_`*BT8#pd($B9V~xX4MbA;QG6sg&znMd*a+s*w6>@Egto<QH!gcW=%bASrX#D`a&l
z`p4AVr<M-Dqgi8Dzq<59FN7A{zbAyNE*GpeQY7peDU5NRp&Wf;Qs)BR+|3OqmNv&s
zLWS=%GOFMqeZe)iII^uD@>tKtxgFW*(2fcrw?%Fd$g|pt^6QhO+F72)jWJ@~_k&lf
zs_U^<v||O5lDCAM6?jWkHH*{}iEXX(&pGS4>k>vj1=Ls<ylfm^GnOtB8miR#X_?6#
zP{sYOCLtrYR9SS0e@{pKR5N0-=mN@t>@dJBRg{K(<4YVK<)_Mjnnr<`=H~G|_#$(Y
z9?B@t?~{p-`*>63AKJ<Vhj{_@nt37I@r4;BavDLWw}=lYJ$eab*MK@LdaA&(OLPQF
zM_TvGxSrO-1O)`&dfQQKu5VUO7$WRy?Mstb5~ISPeCrSJgAOl~;e42`yGSEKWjXD2
z<^%VZj9B~Zb$Yw5J0LLwxv@#$rHmNUUn|d`GSP?EO3n5pD%T%y)gmGZVxJZFhLKK-
z)Bo)5CrLY=*HQ(@&S((dK)mX>TI+4Lm0J`|l_^`dY3udpWIrL9V0HPCgs1(=pNicW
ze|%#zVCnsQnoI(rZFUnnUfG=gUGSdn1Cv&)M86qmHRvA7ueRvvayQR}L){&=nCrCm
zml)@g%TfJWu|(AWE~sV+BsL6!JQzQ}Mt>^5|MMFAENQm874gpF3b3Y3eeWc+nX)tb
zeL7TyYIiC|^_%RFqhu_XCl}G}c3h++5k(SFfgzMI`#d`+D@sZx@o+YH9pU!rH8<a*
zKHT*vTW~Gw@+QT3?puYXYZ=RD9iR38T_~S!9z?)zx#zx!x#AI;x*;gR>y;ciCn)#b
zKg#js#yqk(CCAk&MX4#{eoAr9E5^W|cCYBvznZ-gtGSi#I;EjmkZ62yG%!{3;3N%&
zvUV?g+URX5W)pM$VNx(pDQ&-1jj{zeatX|zQ7gV)UL_vXxo{g@bH*Y0{a&acg>8MZ
zS8vAJfZ0sXysTOu(@<V|UBd)sHnbmD(6naoXc?2*c6A^D>Xl@4cj@7;4ztkEQz?{*
z1C$Y&yGJr6pJPJ6t0`e+0bO4c2~XIODkNSXp4a*Dgyw;%CiT-a?k?38m^gii(xA``
zEX5V_0B*~O*hS??+WG|dYHy0y^achg(|fETI@y%el**vm`+{RyaYx~(%ky6PI71b^
z0K4l++^GptrmyHG?q18A4px771yI@xX;|uGkke`JXe;cVbQ~t_#w9;#?P#+3(i}w;
zOkcDs)_%wG=yhS205bBN_LLH0K@l_uhIPSSHxv{>G~w99tHKslD9|Kd)E&aoO(fKe
zyoa>u!ExfSjSW#Wos$q#T!-Ah#tUQODYKAj@}leeWn>6MEgaRXjBjQ0QM^_tj@C-5
z5C_B$&}u>o@fG?3bz<5Xe$gwpR$HgvW|QW%ve#_?3ViLk82dvg3SFqfng)v8j0m3G
z4`R4KS0vSJyIYGV3y2SjSE*`Kx;nb9Lfz{SUuTN=aV$tr=b2h8<}=kWB=)E9)K0~O
z2E<q)5aAW<q`1eq`y@=+!W38d@6WVOo+RTc4U%bviOO~@%>4|#!w(gw_iEzvUJzta
z({h%I>{XoZ`{P3$daR=?_{t%F=E#NIV?6$Gj0#yExvUB35ZXby*6@E9F78C!86^ky
zIrCDyfzrogGM<ect++`w{cQGk-sFuLv)@h&zoWa__dX)81P*`=b0|%K>Hp#>poqda
z*8|}==Ryt;p{epq;DXrIN!;Dp1$!XOU`m)G)62xFNiY~?1cIqX?43j-Iz6848SbN$
zvIV?7IPz^@jpZy8`xkljxy{W-amZoOs?6z%gdY;_zZ37H^?u4m%PO?4+4T?-(^HhC
z9166aP57Ld!~+9ygkDFHJOhPdNkzI;x7g}xn`E9E>lik=Aj_pbAu+ucxOU$338Y`>
zs0Oaw;ShRdM39MIPkQpcSmKC<+m4iA<=Bv72KLp^wvhi>1$cs%-9hYt?)g*=dWxDe
zUn{8ZT{cM_B_UXl()jCZdHv3O<e9`KDHH2o(~JMPwZoIN?nu>N)>QqNXlfRZ0aK7u
zM(|fOG$fHO`jk&+aX8s^4fYv3j_#M#mmMlQg`J+Oj^Bc7mYP7XltYgq`@VftcH5+N
zv)nfsylb1{H^Gd<7Hx9e|KsgE|JnTCKCDv}Ra$%1-qcn!+A4~o_A05Wy{d#Dl2+{z
zwOg~bQq)fDQDPLeSH(=M+6hGvzW4RI|A^m%JmN``>$-BDpYwelM<-ygsTxka;DKEp
zSto)4|5<3M)$Cu~50gF!3R>@-QEImUHex<1@<0^L;}-rNA04M>C@Wc7m}>cQjXgP`
zrA}Id(IYG4drcF98{AAIo~v`=2Tan%Q`c|STBb@aZP<hUiQDukI?a4uKQZEXb^nk0
zH5Wa$L^l=7lKxqgC9O%SyD2g@*v!;2AWf~AHw(draOJ&5(VVV0^r64#2XnRX{rEdd
zo_;}8C5z}?3?v$ml)fwMZ37_IV7l}`4rfK(a+9FfwXvd(VG})n#|)a9HD)-M+sZ>p
z5=+i8gvE#p6*MU_g=E@mQy<qRW3aTiO@`SlNRQK(w`GJ%cuw4l4QaHnZSc-1-;P8^
ziiR~s6a+47BmjavFgA}>5!eZpY_TPjUq4Z_v*_6}K<u=N1AKXIr8AR;hFmojX?(iG
zXF6HA4>!VIHiY*6(RkB-XKoQ%iv{w>ytjn)7kOVAe0{m0+8&AVxjhgVD3msoU(bO6
z0_Zwcth6QiSL?>z13uw2-H#3Kmd4!U31#4UJA-tITiR3?0q%MKO_NBuIuHgr78jSi
zn)<zQ(7tHXB*ph#!uF5yG%)p+!~F(Bf$}aZx9*7q>ldi^MLM|6ly}CZ-`ItCY#^^w
zQ*A9L^NRA&u@v74Nq}Z6(s4oS!wnRadmV#1_`Rq?%!H)E1W_d6aMp;~)us+ZaFgL2
z%EQ)fs7^&eg)t0*Mg{h^H(CawaV-Ns5!Jv3fXKv!lsoTTe|mk3#_2YZ!S8OyKx#F4
zKx>L3<FjOR$&Dq&-c{AP+@olKd#I>zbM$35#C`vzc9>dZ^1WCMZ5aWrI4UOrHagjn
z5AjDEJ!-*66-q~1SgN;{eELjqPv6E5L%}XN^Q~KBSdyVjRKH95lAF#o!*}1*4JB@t
zc9vU@q?MTEXh}RV&`<ZWHV~Zp4uLvKc00fQU7c1GS8iY)$w?dQzy2gmwUnvsrvF?J
z>MjAr9I#xD4!#Jy7{vi!YHW)yvAy$X>gYB_g7|O(NDuPc7<qc_0%LHx@<JXOVv1E~
zmzI}Xkg7+`PtuPkQXHJ2SxztDs>JE{4!mfQZiZO6Ky6cPvb8^_#`T51w<V4xHh{w`
zJ$S_G`m+3NdurC_Zwc967FU<|eJ*YqoS8u_mwI>PNr|16_^e7sXg(t5-Iis9x<Q3o
z9fF8lfQn$1Y#`ra``0)_bjua>CC=(^7qpbA+ZLL;3HS`o+a9ea@9<?}@!M~INOJ`N
z8&~vWANgNBkY98PsK1sk@#(FR-bR<pjG^^#2C#AoBXz1vS>vl(M&EVyGnWnInwxDJ
zntJJ()CL!RBF;#=eJ+KPSO3`SzAlI^;?fFaf9H@=5EU0zG{B}!qtc`5p0n3}<l;h{
z?f^4l60eX`x@>~ogY&SV7XMLM5r0$)vkV=Zjf3@D<)50jkXNgd3K;9CH12Q2egi&0
z2O`g2=WXb%bu6n1^!03Kn;0={hV$gQLM0nC>lq1NElgtLr;tBtjqmML^zh6tdzE$|
zHL?JlD#KCpI9!nOmaK~xQ<n|JCvv`oJsU@TG^-)8lq;otca{BnO4wBOI?S1*R7WLi
zx{qE@7{xv8dP9XMHKGCvfFKfQm;HU>`bU^<F*M4I$bDG+g^)UiQnomCE(-GY=0k^c
zfoq2OzrIPeHBe3yS2tl!dPcuo%O!o~O5Cr5=R?KUjMIfT3^OK*^qFnK*38ybOk4G8
zQw4E>KhA3PtYFt=I1@Wug6wVeIm)oNQdY_i{}|D0*S_!zOWiR{4Vui<%dCs-)d190
z<eR-+7wl6C6U{ZFXa-LAJf>Bmt1Kw0guIKOCOiJj<(Wo(2x~DWYd#{bQ*;&nnR@Y*
zgq#;YYpBM|n!Y$sgR^Xc6sBNaur{&g3_Frmef%Nf=1X$yP77lY!B*m-T>q?jBN3<l
z>E!^Is!}GbWHp^Sc|kc@_~zYEZZ0O>(hk8lH=bS>yOa2NXAWr<Ut%Fg|E+4^K(_xq
z2<(GH_NhPquK5F|1Uw#rLfMd<P(qQ?xN8$Ce*8GDn}wr;cm$zWT3B+Q;xJgKtm~9|
z@~jxCoU9B;illP`>^}Q~T-2XdDUz67qVkD{f~7L98-|7M+TteYA`{c&ZypoJ`~?zP
zLgSwuR6L}tpv(8k?q*vS<|Qb-mq{fYuw*Z7Qi4hc2K1&RWUT2p%PDFbOT<1QH9>Jh
z<6X+Yoiw=~{cjMc?3;4d!~H|y`)(E9kOT>A22+;4+InL{Lqozo39CM)d)1dkky3gw
z#WLC}(w$#;UZUYTuX%IT?5@Xb{$TPW5g%$1D&*JcLs@(~&H%C(ohkDXk_SMIh{%{_
zdSEv~2D`_;#RRk;jwHLih=|dNG_+X~B!{0pz5mDn6!Q1x%WkG;3wnb*hzuj#{*3nu
z8S9+BJ1ujj1=dD>mNeg!4lEVDR(lXS)}APG9ipjRkmUI7i|X7^`mJ&X4@IHvBHOeE
z^h)J04X`+vf0E_C_Ql|3X|Zoux;2O1O=v%4j!*RBNTEQmFw@{HxdlF01pN!RNQ3Z|
zA9GbFy}Vnjq<y><CU0cOxXClev;|33MLdoPsJ@!L`%cH<rPMSwF)Em+77y&ZPBcZd
zF!t94Hkl9pAQe2>zCCaKJ5a&tvuC>SrZ0a^QA98=l0f!b`ZG0PL(<<kjp)tbw|xl+
zi}f1bm?#Z!RL6Pm439YI1TXWG^1>?=x$o!@d#aV1{nX>sr+o+5Ya`h{4J8ToeLD7j
zD@3*ZsE~W;8F=81x8AXrp0Y)at=gg;Pu=v;Im3w3g>&JL)QYKrqVjQrcFnUEq9>T-
zLt&zAlv>)OM~9!UO6B8t3XtDwRR1l1G8#Z&23vrMJ-Kr2P0t0*)W=ur$IhcQs_SVF
zI#yg}nGbb7%ome=maOl11m)5ZC*IfXWx-?KbR-(;KDdIUA+)_buXGF~(~`WH&8^4`
zUD7vx@ul~e$o8n*<5?hAV){;skUv{(PKP*l_b%X11}sD1Y7m`a=OlfZ9w8S`snDsd
znE?ZZ!};=I!gvpl3~)ZnJ&YfaupO@Ll!_?8Wi*((NtF*M_J2QMy0`t<Ur=;t_nOB>
z(^0kaSdND2l;;@0jih&ggm{(+##Z;O_TK&eZB=u%c{Q-7+4i1uqm+d$XQ<(h-EZZT
zSzL@vJ-^b4L(DX6hz|MwPOCZA@%^p)Ax3miovuuL?mBjDulv#pl18fKq1ShJlQk_T
zzayv=Y@%oETder5NJ=Ka64xk+h*V=1Z}}88Ri<rHIxU!o8N~>WHG4_#wMCz17b~K|
zu_4SLr^o_t{R72qLT>5cj1+jIZa%Vz?Ssn~5xM>aQ&x0R<Qs^Yb5hLQCEPYv<+Y*v
zj~$flGwH8(&z@zW7Ctr1#c&42-CcHbnM+D8L$l34`{`hnaT?L{dCTLiOFizTywN9}
zv@1!p+VXYUsp8r6{eQf(-UGk*)1dp4=>Mn~{w4uRCCijTi-0<kkz~E4{A)!_eWZ+%
z?po5Mv10;lF0(n3YQM<jrnHIgi}dok>>&S8^VHzhfa!0GH}p*FC9_W@+}A@xVJ*XR
zi+}u%9L5jzD?hZO8R9_qItYy^gv!n>Zkf&|ud~JC2!?3&#}3y9>ly`X6^^E>x-3}$
zxLu95a{3?n^JZwUj+rc%LQGZql?SHBM$bPYa}O_qz*Oqoq=BPgAi8^P11>dAu?2!@
zOwfal;3l`z)^rrg?R2%ZqWn#@y{2QyW6um9r+|f*$w45e*596&R`n6z@}iy{2;F>3
z760l`Lq@Yt{Z(+t>Ga<jXJv`56)1-aor0JJcB)IC(LO64Am~~sgvQ0Emut>Ujuxim
zW;MeC93py02CE^}X{#nV?kcV$1rjC3Im(u}MiEpS%BajI!yI$|9~Iuee?fe*fL*$c
zb1Vlb+c9xyP8Fd35&Q^%yGnt{B^Zle!xRDB3jtmw4KzlM=Am!jm24Mvy6N`mkKprV
z#`6EDLfX$888&kMwMXcq8rqeBAeyt4vDRIx|J{pk=$0xlxfOn|@eo4Fi(TZdDM*Zl
z^NMQ+%GGxaM|5Re%~lGeqXOBLhZ!ydgy&^#B5T5Ng?Wn@fe*cMop;7Eh|4db@vM-`
zzoVlPLAo4Ht|X0=JgI>$W1nL^zAz!kW_k43NM|1z$ES5WYzdFA>b6whlSzT@_~m<C
zepF=m1%BTbU4s7fYWe+r2C$}mx+S%W2@1j!Tw7c?U%(SQW*N$4uxK%vviWXVTpV_Q
znc!ppUT*7)qV_mWOKb0IM$qKdRQ}YM8744vXvDXPkt3)hrC{I!a*qT(J&N4=m7+ey
zKe`Kh_<g?ousCfQ!2}Fxysf$I7Zzx-MOa_hhx7%(>*ks#zCSdJXUQK;>mnaR=#d4X
z9zI;XI~K2JgrMap<kGXwRl`A2)$iv;wjpADXCg<<t>n-mn0Xb?4K$I$)WL#odk`TF
zEL}BEb9SBL#Y+BcY$?FqFt!MgniD#wvsWPfA>5$OgZA%ATc~4)DoppS$qifV1z&?3
zH}a~lcJ#gxQ#Ir6TVD2s=15MwykxSqGUM8(vP9?~?H}K<DK-)_M#<)47(`4FB*fPC
z_>^+Xhi+V8pf#7?!AaG)QpjYqG|ja{)NIzO-n(MUsoJk2Q##@Y<q6r#iBMc0)tPZR
z72{JmZ$H=e#RVW)tu)2!mkbDzWjUYf3pZ%E>PYd7^#A@t{Wozo5#PSOLp<w&^AhW~
z2T4rWZu=V(3e6r_ITiz5pP-pXGK>lbZAFfv_2Xz=sq$}iiF!)=t=Y1}k|{+k$75QM
zRq{){V%o52dnV+VvX*TMp4;c$r?@q~OMafnD|P!{gW@o@Azjp*m2)_&mxA;`_?e0V
znqY@2VBS`keBC?;g!KzyN6y>J%=HY%Ulx+n;S7V}{ush~X%ZrZYfySj#l#q`kutG<
zIdc&RL?txKtt~6Z%-4RHI=WN+p@{f+{1iX9yZCGJ+r(qr`Bsd_Hy`}1tnUUS2Hjt&
zIvjI9-+U23GDCNyuXgnb+*n5Hei*3DmmD(hAzr#zSN9+mn3HpenTyy{sqVCNjE_c?
z`s4gMl*ds5&$=0ra@3TThQu&2N^ArsKatvv=UaK|qi7x*0jwAPGzjc5AaR&aNbzTA
zw}kyir3cu^qK1th&J}Y8zB8`02}m~ojjZnAlk{3ncv%9hh{{}cI~nzll$1+X^4iap
zo2p*tDah-scu+aBe{=FayD%@i_FITUreWc|X$2EAu?<E4IdJFEW{SZ)+%bCu6+cK~
zvnjP7s<6JH=NsUW#VB}UU!v<emFQ)jlbA{Y7r{sVqheDR_)d|W0?`AfJ?Dwh{2!l_
zL=r0D_iV^{`nBUsgzIh1#Nv;R__K$42gaEyS!bf|`)-VXo^7b_s9{$%_5tnSu<0mB
z_+o0r3L7F^hJt3<8_20BW6nV7O*usk2?P_Trq5Wqq#J|<Cy@aYL)^v2a#bH^Z0`F@
z(`>!e@&7uOLX8l3(<2l)i-3sALs#yIxqY>>{x$^?fyU1l;+)b}Bqa~CvZAjJ_}z`@
za;kq{7WK9{MqDBTH0bX5mK-dLbs+u|n=S*-yjWX>l!?2S>*~GB@_tz&RHOfN=trWI
z)lCdZ!@4r2Qrt}R%w|{GxZsJQ**E5E%&v{Pb%$OH=j|LTRpd_M{1%*loC5K}+it~l
z?Ue|ZdNL-j$=_A(T#`w-*%Hf_zNxaDYkrw&yO3cs@#01n0mu{9*|Zo#1J2CHoJp*a
z5XbKuHg-n^TpYz;Q1ji_V-dB4Pg&(pXx5T(>~`ML^o`F5d@~s&KdbY6xX8j^%Tu3d
z>Zl69{*CisscIz_BfT&;Dw6VDy}yN+$J;P}0tF=Bu={~xKi>n;8Z2)0G=NfJpsLH6
zT)s3AA6BiA-sH8fJygD~FcS91VC)%I^v!O;@4nLUqJ#nyfAcr3s79sbt0$Hc-l}y!
z(38p`IVVLA2yZbC95n@E{kP2dQ**Kl1`BK+2ze~(7h`lb5goi&FGd!rVIjcQPY=)4
zaZERPwFsK=g8TvBei`SH0_`7oIr$M<-;qRaKeO>G(hS6BvE3umnLepgI?BrAj0$j0
zJ@e_X!>#Y|5x~(rmx+npgMipaiRf-mv1uR|;4ANvEqY`)tkqfCI7eC}9F}RhLHI@e
zI##jo`uOkb#0_nF`ibFt0cZJrE1@5%7&)0hK`*YGRS9yvSz^p>SypUZA=30*6tH3G
z-unLGdhfdj{;{kwRs6tF$W{_-(nTQBN<;1+iklWzReOz@U@@ZRId}0Ke(&O9QP(^K
z69?~SGaFrz<Z^R{Y~qQZfwV2N5u;&_UgaG{R`Z^wR3}4bn{1SUa2_VhtKM$~IQ;x&
zdX#)#Fv7(A19Vq*Q_i--!tufIvCiXPhaHttab4r^VFYsv*kQTDhXD&t0O(DeUAau;
zs9S%5f{LEJY(0+75%;+a#ph&7i9xb*l*C|s1QF=J9qnC$!F4juUBJLgf1Dz8){fIT
zihcE1<T=@*J9YIE&+Yn`mmjg)wS1iOU8tu7I^pw}H#kt?>ei?Y)rADYL(rMw1e)GP
z#ajxKqiPjyS+|eVGs<DpeNijEc3rkVLdYyQ+g=sP$t})SYCn4|VW8&J>bs_1%#*YS
zV`X}_exsSDmQCr^X?w+=xvr8_uEk&h^T=oQ0d7;;2OfqmC%ME;%DCqwH0OaR<emhs
z*T9!AfbPeolj<;<9@Uh*=liO;X-gMUfX<wjywz1sSY#$MJe@q8{pc=J>5{Mvw0BwX
z--^+EN%tmA=EMtW5nT8eL5{10mXBBs;wbn=+vF1BCe-mU8NWn(U7IM~O4y4TBkT9t
zbB!*F@qUDvL;UbYObpDu`B!iM%@tQ>bf3=Dt;bCBwM=+9P5P)sQy^z1&y_{CH;5aL
zI|cv+Nm9d`4-sV0vwK7<Zq&nH%xQG(%#mf{Gv2;o31UKhwp)n|7XCSz=J(Q;75$6Y
zJ=oo|ESwK()un=czkOaI<I?y6l%^z8mx(!Z{=9g?em_&dYO;Q&lyJTF-cG3RcenOh
z>UeY|{Y&>IyPo_DR^nhL*=YOr))5X~R_=y-p5De|JL820Y~AHTN>lW{imip-ziJ1#
z)c(K?e~(cF$R_of{$O<ZLe(Pc4~mTAGVg7220;NxBlBW&XuC35zASUg^xF7z=4e_F
z;fVx~*|V&3d2F!hc}@lTr;ioqS%UnIM#)wse5_6I1E3?k_?<_sXuvh>1I58BNvHd}
zlK^1Hp?O^Tk;XM^$K<hH(F%dj>HcXidf5da!R5ty!2e8l885*57HeD57i1^??KpND
z&%uHw3*)*}E4~P&HhCA6X@jV0?CouIQGax=j{AJp^|*4S^-^Uk9yUw;X=ypU2VVp0
zF_Mb}m0K@YkxFc2<1K3-s3#E5ymlAUnPDqKx%idEwK?#o*9{-J)h%clbDTzy_Czx`
z(*Y7wgxJBsnbu8cw5c2F*ZG1gYLG@a8N^4{Dx`3b_I75Rma-7^FzAT-)!a*yGA)Wh
z1fU{wjiYz$&0|!5SVlH7&*(l4Ul6DPu$wn*aCYvhhIvXQfj$loSF;cvQsq;X-*86f
zH~9;VHMxv;XgDOF6+FCt`NM}H8Y-SIE7M&8(~B5K4<!(v(M<gjG}LC;uxaGq`D-H_
zL${_y?HGnOOQLLEl|ADqNKVr&&<{0ZpdcZVyl?Yp`)+TqZK>9oD|GAzOmcyREJgfi
zFjZ*F?Ly%BK(g%Sy-hL2x85$`ezMgGzdHfHP1ezFCMite%l~B!dc3^&J+>!^yjVAy
zAk=w*5ZMHuGMCRS%$^UQmq}vrZ~cjr`3K@wU-aIl=Dal8{X1UrU?Mht^=i?e<(J2z
z4V@qq4SwtGBweU@18iNXYgzVP*GSe+!*B<7lW>Pf`*B8-yLcKg8yg|kK?zJ?If=G+
zL7E&znAceXcRbYG<`|4d%EW>1zCx<C%HRVsAiSBGENOfU9wijLDXDr;PSHuS4*pCz
z(RPZF$pEx)wgBP<teknBJ~w8_`W;PgYsMwhb=SYlS3sn|#*M%0PkSmu`II@*E5FZW
zG`6%h1_@`naZ1&@M^Ti>et4M(5c4>Nb!mXQW=!Ek+Bw~$EXL<B)Wy6_22u+B*rnP!
z-WOWFbvn2_7*e`fzdry836$vHy*^>M=WVFVEBdG)Ouk<2*9y}k6>5~t37xa!Evuy(
z@=)&0_=(wM<C6GtR-YdPN!+}Kliu##{1fw)Rk6?^YVooM6Tjt^IX<6`tj6=7l)S1s
zSY(Kr@w3&NY!k1+jq37#w%}nU?O_LR9^eCkv$^oa8|t?q?a}MlcC=AUi$mcC9MqWA
z&EO}M`v2&h=zr&`(}pCwe0L^#9qT;nNj?wgy$}ho?35M!9TB|kL}0k$Rs&OLX(el&
zy?E?F*o%hWCmMZh(O;fd#_z?c%M?NT7xm)w$SJ5fveA?F#%9%lrw1MYP$S!V@H_`#
z)M(S>?yFVS16>Eued8#P$zTX^*qr>Bq(KnQBJ60G0P_=(&Q^v_IR7+Eh>#_WX&#l@
z{Q)!ZfGV7e*aGc<m#HOk&PFIaP$}bBY2^1C4Pn@W@fM?RFi&D`GhuNCOo)n7<PEpy
zo}iePLQw!D?-r+73%QT<?)ay&DsS|29_jQ8DG42-a8kizP!isU*4CZn)UdJg<;Jvl
zrdM4`u}%Bt7Zyiku1<9KNVf@g_;wNaPIzqRWAn1G<ElTI=B17TiSeZqB_<K>&>+(n
zM{((SwW&Mgb;eceQ1vtV_qj}U!bl!(BrnH;?BqAPPPf-phkW`siFGK$N!Q8m#XGEn
zCY!^R0Ex3=dU?2G_@hQG<amdZXlY7H#2PV3V@Q_0tRMwqdo;|EH|~Ostl*Y^1E%a7
z`f!^ASpFI)*IOo76qI0c`k^|{Clzde3QZR_RsTgH?n0LdsO@zUXRpoTcHfc;MXY4j
z0B{@HQ<G=z{zpYjCcoZ#Jien2CZako*jsCAtEQ)pyJQE84N7OWrdhTMG#%A#4BGM&
zydMC#XvC2tsj^3Z7ztD}QP{J@>kDMZP9Az79i(qW=eoc&uI{jG)uK;GybjYk{|d83
zJv=Q=LzHcS*lMcCPI&b6dh(RVxlE5m%@q#<&F}V`<mDp^G7xxph8dOV9FCu|=V%>K
z_bQ@rdC~qvP)osF2m=Wrw#1?QIs_V-RzweEk#0m1j<wTvTJ)C&c<IT=18p%SOsVZA
z<9RLuEZDjF1$i?^wM8qcLobyiT|}pShkh`k^2=yEsp^}`>y4h4H=CWr7bS){s?36f
z*6d+{huzL9bUhG0EcAzyYISF4x&VXi-GX@RYTBI+L$p&=Y6<%5v|6f@YK^h3m@qsE
z>em4W5x4J9#Ih{N%J@VYa$L_Mv!W06#Yp)wH_Lxiy_Uxy`H920zuPc&eAWP)BhLeX
z14P@(adC2(W3nKnVGu1;i7RmZdLm%}l(g?)_QZ~s>M^+Bh6cNTB{g}O@TN&7Y@L*<
zLGOdM)9J-&=P)NG9s)-^GLKs)dZX{P)_duj6MMdKS}!~qkZLX*>L#|_ITM0UsDeMV
zaJwvfvD!{jTnO{;`qv+mSW<3%2m*4&!YL#*8`7<M{5%g9+|o7*k+}tp#ciFvo9#+)
z2rSz)l>FCfCnE(b&&^oo4c9>Dg|&&!yTz2kC*cw`B%Pie`L0|6aw~DzVw9pF1Gq(t
z{}k3`wtrM-M&KD}!A7Ov{Eb?BJGa}?UkY>}3chy3;`tsrj4=bgDs#fd-PW23u2UuU
z##sAY#ieD@Q0FvDMf<pw^630;bXqk1nAM0PRYhjg%wi6tM>y7E2&$tRE@obI(-<jk
zR<=|SSElWrN+?nFOH>z|Tz{LDASK=}pOA=F*CJ*u*GDK;M#9yILs?6Rc#y;x{Dv+u
zu)9eo9y6OryHQs15a*tLalfY3;EMg3SL(6J+zdHIpC!OD<LI{An5`X+BQz?<7T&eU
zEZOeC5Z;b%0kd1R#o*5puJqX7!2nZ+sC&ePkN5!%I=4)x%J*$NHg<oH>rZ{cA+5TK
zF73$Br|zo3^T1EE^+Jwu<_bK;rXYxAMOXClf+TIkb-XXf$D_!F+2a4GaubHYf+-6D
z;-%e%ON<RW)RMus82peqXO=5ym1f0`5U4{zc#$~yd4O%q_o_|rHU<vVO?0-4SZB7S
zny-HWO<lpzN{Z2uUiO`2!o2F|h`16CX#90hgos_YanGw9Wne+nk$uQ0O{}LNo2Nn+
znNDm6N(X#yGw>#!kusuNd_Y-2BzZz!0w#|ON;oh`tMK${*|?s82j1JX>0>YTQ<rcU
zH|lSbP_z2|^6ohf<kza6<NYiB6wC7(gfs966|DxMsYb}$E5!DA!S>n@>MA~{$-_Uw
z%}D}bvoFRKIK52v^jKd%y>XhY6#Z)!d$+HW3%JTNFGd%{&okTK40DpFe>&SDxVNTl
zj6Spoeb?f8{4Z3etDe8#%Uwp+DQ+j&BIjse_L73hljD)u!cyZb4GDNx9#LQBeXvpI
z-gTHI`3zsuCJS>Te<*fC+=e8$^l-G*msq<7s#1(S>MW*|j5lxF+HW!z{Z>}ZEi3H}
z4F!E2zfpu_=J6SG`f^=A_Lnc07vL{dV+ikFE?s>9vP~H&u;fH`<KO;sGCz1NT;lL<
zn_fIsOj+8k&2>E7U+3dzm!LLk^-iMYwbcf3atr7dd$CvIp!-B5>$Qlk*G_D0HWIkk
zvJFlB=s6Sp<*d2$uVGs|Zy!TE9=1$P-^co0{RP+knky@4!uRUdw6>+mBeiE6nI~}s
z@J`v8Bt?(}Tvl*Cia$~M<1!#>^->@^b2bn9*`V86zud#1Cw>6_!P3Ek0fl7kZ;DPe
zYA@wq%Qv+MT-@|M(<Db7y*f{VnG%emYJl-!^UKCD*d@H}nL*W@tAG{K%6Zb0_R8uU
zuzWDgTo|i9;O2xR2<ti|Odlv;(DV^?E@&`>KP~JI%e<^^ynt5JeVF|T%(mPXin_QX
z(V$@9JfmG1gmRs#x5x}g^b<}sE^eH}7}dG6PRkBTnqaR;)%X*KqsVk%8fSIioR*`Y
zhmy_$G6PkOJeS$B4cz~UX=7ems4*H#f~c=V#h3IH>9)D2q$H@!D>-$wAQFC(EUY`M
z<@yS;r#kVZ28y;%EEFcip;#*Zw%}tC05f!y&{O2PmmDu}cV&0@?}6-4lI|UepZ&=_
zk9$8?G*6zxUun|CzxPGTny7z!a@7;oaOLgsgI>Ss592%&f0nI``JcW@y7$yPo+>u>
za>aF(7gSeJY~SN}-d6Y}%e5r^{QG$6&ej$<6=d)BPNctZBB&g~&0z@id;eM~iBkpa
zdf8l!L8+lzo@>CL0?=*Kx?Z71>4*CWd=;EKc`%AhLlU}w{e>KGRVP#R-V=NE<5BOU
zQ2J0YQOTAi;0T-akAh&Zmsn$9mef4@MK)X$voR&g6Fym+G2Yd@V5+<-zxU?tB}cTV
zzvt1tWewvW&RU@;9;?64R&G&9c^6e3gCXpwjx@Es4C4c``=k+OH?8ut97b0pq>dB+
zk7{4O%l_1UlL2KUe;`7r_(<$I!y|Th^WE)bNx}(!1b`_UIc!97PQ*8^PquMWp4TT2
zzaXxm3TLg|f!qwXV3R}jrQ&={U2992uIJa<1D8u}vLqdB;`;?wvK>AVmjt@!mdi`#
zEd(^**UD?5&3NS;()wA*l1sGzFx?E<5<gTQO3<fGWJu)n05ML;D7LEpN2S#=!7^Y;
zaxQ{Mg)3VQdz>1TUkrj2+Q?}^fvkxzHHJ<DTSD6x63U!7mwRVIn1m+<WVn)wlN<>j
z2rB=c!5%<L)Pqyk5Ol*OJxK_cZr{~k-qd}(b(P!S@CRoi?wR%lW$sOR@f3L=f22d)
zGOH%(#K1W5J2E!FT;#qL^o<=kPJh&Uw_tJyt;WE0o=oyC_c0g@x5>e@7(XsG;D#4q
zgQo2C@1#2&3`>kgx_o|B5R=P$+%`-bgWBF4E2B1)W_ASAhfkSiyLR`xXJ;1|our3;
za%Lu;6g!@Oj4V0Ndf#i-`NL@Uyh1oa%OuCf?_Gu>`-`sEg{^=3f8f~~b&{omsXOTr
zSfE@}E1Yo~myT5!j^*X@&#Tr}IB~2RD+kF@tm?+4;P+-?3X-vSSXHOA!p5lN#Xvz@
z+*N>BrTg|js{6nmVM1=+nastMs+sOLD}9k}FF*YdDQ!+#pp3P_1})`9Dw*`UT+bJ*
z&3h6l{ARQu^}g*@%%jp@j^MsM9*XlQMWb})?*i8(oNJ*z3bIua-sG~we&(((;BFZV
zKwQhVR43{g|KPqX+D<?Qeax#Gqvy3s-7~RuY4jHbL3djMyM~df#g)XwUc^oRf&Zx9
z-*>fF%XrZ~g+nmIM*&c5>jZ{2M8YF(u@3x~rR|<vd22)(2K~<c6jGkhifLhihH=N8
zv;{@ur{f9YpAGN#$tudL8w8%sy(!U)Ahj*XWv?17q!^<cA!|OxsKu4fFG+YPoUM&@
z=>EU`?T6O}=mg!h>(4j}gxE^c_4W;=cCL9z!)lj(X71qYP>AoFncyyP^gfn1y3#-H
zTmcLXrj@Y$L_hJ)H51YnPoJJVB4%#tE2j{CLr?S-=szmp2Px=cAdk*pCKk>CK&h9l
zF%LsJ7eq&RLRq_U!XNy6+^0Fpzt%L3`|w3BJgZ!fR(GAgUDTy4cDHVPNXWc0Ov4FG
z1~)BsGf>0swUAqj$SKd-Ciq9tmr4yt65SSU%%g8?v%b%2k5RM;p$byjew}<urt`DS
z*DV~xFB|Q#{#=|H=*^_==Dj*kMlI_^9S$&D^Qdd8%loQ~&0}=i9%jZ4ODfeTQC>H&
zcnKH?kNTm&8>4MAx4ztesz-^FT54H~L_`y4d|3?C^EhdSWstng4+e))3ph&U5=86P
z#v>{bL3WF#hmyT<HKiv)bP;dZ3;kX)+xU|vW!Y@r#-UUWOuVHFR*enR_Rq7V5=Vw-
z4SQcSPG8W}T#T@SYb%hw1n(S~gp@ATfCx8{SjC5&*iTT^UXzbDv-uuMKKve%IQX}R
zwY6Sn^uJm6e8he2FOi>s?oix_e*yX%L5K_m-Q4UYSjPKcun2(Z)u!AsMG;kJEVZ_s
zb3cukKaP|7;lIeaX|vXlUiGsnpb>>rJU^K4=B^w;pf$QmT9m&+Ejy>GDV$lR<Qz!Z
z28-jePi)pBVs!1;zm*Ba2ZkxvQ%dc~ovvPmI-!?o&`Ao2hdm`8tb<@ic;5mCS)%~j
z+mo3Q22yZu;|HY6Xx^QH#E1nJVns7CYDo(j<s0g92Y8+#I$P}*tRS>3tyZ3SJxu|v
z6}UNCVx>^y#A_zRqgM}G8u(lFhWtfGu>{wVuT{QfMt3)dZknSk?iSd{6@>!zsp?yA
zO7$GY_Rb-cRKb%VbQ2?C(K%IVO;|UCY8f)5GZv{<q^6m_*%(LNOtI~Mb^$^xRlghb
zI}3)rwF=a;eKD$>`$L1ETm0)u7?s&Q{6Vsutw22r{!62VcYEv1kiuR!^$Gxb=226$
zMocZLNSKJ>4?ta~Mx0#ucGU}%<5viFRgFwn;8t?IsUryIN2h}^0t(8<d|kST3qZ}b
z#HoG$?Lr#ZSJTZhX(S0y44Ovv{ypZB2l68`s)6rY=tDdLgps1VQcfW`CIoc@so$pe
zpC<6V5xh`^0+mJ2;?+5@+XX#|7fIoBD3P8w(jS58l>Jp|iZ^9;j@_r_Y<ShEb4gAF
zsr9PVN{LD%(zn?Bvt)og!}~7n2#7_39>g6b^b4<NVi9M!Z#V!6wL8-A!K=fWtl<od
zu?6DjRl`CTJtpInR2R{|3o&AX|7;5WnO@Kw(1AG5TiX~n0O8UdZE{@6Mwoe&qoEYv
zq-R(8ooCQbqMy3hW5w<zn`K^LFRr?BIA@&cUW^6cERsC(|KteZnfq~WL@f``dS&=+
zzd%XndGo8oa_AHlkjv-p?DRg~UpkaKE}icN&$KAgq_$S!g6plkU7_M?AtG7B0f{f_
zCT%V*jy95<z7#_eooA@7%?>iGIU&%Yh@%)_!8gNv>>n>LIr%_)5`wA=>sjEXgJzg}
zoa`2)?Red581)aC4T<Z^uWLw>5=g3mHOy1ew0@m)@*y3K?tRM`Eih#@RTv=MWfs4a
z;xXg+eH!9qpr+eBl9pl_@4RS=mv7%b&a>#9E;pjqm+Zk;gQjXMQp!J+JW(hx87!Q1
zt@jWS72QRjzNY=|C3H}sfAT_<Zh)?~VId-r|4Fie$ilsv0<JgbBL*-v5rD3Tw811I
zK}>c~RxHlwgSt6spev8j=R(kE*=l!pw}lt6EJS)^W1oW84`mzns$A5LE2hnw*Oijw
z(P`m#WO@q3t^R^JLASTkRT*Oa^Vm21TycAG+buM&hOez+C~fi?794bN_B{Q@`Y5y7
zDNAGVWUKiZEydP+%)bHdXpiVKa2%MUjRnT~5!+6zQP(|>QI1zs8lfnnY&L8bqZLDa
zjIDU^JLq#x>}fzr>0Ee(Mv!Dc<Xsn}@+bAtvLP+WJ@Iaf&KLct=x&0Cm~l}wb|TGc
zq64Ghr7LaQ6zFXd7-rMTl9VHvq1ZXvZ87MmNgIh8u)uKqTc$DX*3z6YOIdR>w=lLa
z@hVK4&+7tFjUZe(_Ywoaw?T3+p0RML&>v95&!)+!u6gP8r)0=d$t({%1OIe{<-nN4
z(^>_>lsu%!t9#dd3SuEO=~5Qq(?`?kO^H3acCdz&BV?=aQ#XqjJAt5)LgCv~ixSFL
zv){pOF6u<ii{Jp=rBk*L+6dzNTjdJ8-ETzgjHAN#+KE-tn_8{Q&|rhhyF=XG<EHU_
zv_@_al<k1ml^+K`-roQ8AC<^r-3K@6HdR}xUk4dS?;9KUJNpH7(h2LAUT8m!cy{$J
z{xhXKS$?)lCBBzA#o4@i#^uNzrAZwLSg~C6vaEtf*8C^-SkC{gEzQ~HDK0Ahes`0N
zPTK8#LD+A5haHL6)r#(hXz?lgh4^f<Imt11mWVO*t7WHtxDFfu3SPe8qdX@m<@_MK
zJV)Bn(lXb7DNZ(T2uy$Em@HbScfdz2BfN6uYB<-Gbzt5DVj(x<+hfoVMS240QO^g2
zdh(=&RUu>?&?3i5q%a{0^9NY_B;C&DOFkuQ4<EMf0IG~|{Vlg*(zTrK?=fE^zNXKw
zCcTu|yE+o7?eyp8y&+P)vv2m!Q|P!Y8qFi#*w$qHefIh5w%Ggd1u7n|+Ms9V3u=+t
zjAGYbmVIXs-us0Yffl!k3D<dnGwM$$O?k!2Ari&;O+MxA!_$suQDje!WqcsEkMZ@R
zi)+NJh{fYTSB?-bDmpK2)uX=>>y@}(LuK$4kOVgRamvqydyfK{KD2envR$H~N+SF3
zfDK^c@xZrPM)q8jt7yASjDAI)XQh}nL7f~v^yf14)BNkJ<Tx+kqbF(*YIhhCuRs$b
zWqUJ<=VX8Odh$-A_}iw1jm|W$csFFrwbi$yQDnQLcKfK|HRKFj_Rz|Gce>_+t70((
z@r9xVP3&CPnM94lwCHo@`rJ@<oN7T+q-AvO*yRkSC!bo<v1@c(JMe;Qk1K=Dv*8ci
z@@jWhQgATk#IC^G<T5O7j+Iq4?IO)lGV|J8MgYt70P2zV9>Jm^6D%ZC5YzP~bLwr<
zhyC@gGFxD72OS{;6q(lgq&o(&z)4jDRGLN2L&7yo-;dpEq{X*PL08Z-&}*)12{$hD
zt+Ay!Sy%Ca?6J_9Mc)-xDsQcbdaoB;1qxqYm`Zl3!u`70;jHX&J$Mr1(S%c6nOMhx
zOsK`Xx<s=~%XaS{r$16yZD}JrExv(td+GJl-IZ%{L{TfdbslD?1@#l2<%fVCs81?W
z9uoL)ID<=BdTH*Zf#`l;z4S<d?h!)qD7iF=h3;$l9u+8Y$%xIZX?`)>8{=W1W?D0`
zf@TOQzT@|%=7dQrh|Z*_HnJ(*oS)t7SG9yh+K)KY*vHTQDP<c|Njm$sfN95FS)z$q
zSuIye!XUcn_uqq_B%JoWm~d&K{oK|4L$MwE1=&zvi2qPgx<JTkzW}@TpH7i?k8jCo
zN}I>fr_FYlL~x{X(`X+1#TBP5Bn2Rm$94}nwjrGu8^}4@>FigV^YL+d3HsR5=-)!`
zHcJBOV=phJy?bxw-Lfu`0qCR{0Fi1>M$u-j__X3Ypwxyb^GJ|D5f6)sdN9649p~9B
zYvX-m|B7;to)t8xv8cVdq|sPOAD*t8C7Bg&Lig%WYyIkN243Zt`+hwhWa0A!4X+$a
z9e_8h1CSaP?vAYz2iv<Uqbxb7W6(GF>n1(D{C#f!S(M7HL|JPd+1ZEG+?QECW8O$b
z*K2qRE}u;jtFA`ku>JwtzqSs(xz=JbvTy6s$z$L6#hz0O47`K2-}`AiP}W}rF=gbk
z6Wi04O<;|x%Q6@$HQZ@4`)5l@cZ>gB{iR3Fs^2()Sv$OH(gfU=J+Eb_RJUS`+Qs#s
zDu;sN$S<)MOgYw?$&18<4V_oq)JM4`k;5dG_0^sCeg~E#0sy*fp)G)HEx^m+K6*`!
zI{aTypx2V@<e~p;-iuP2D@c#Or6gb8J(V<Et<iKk!{No3StGJp`_>$SvnoGUf<G))
z^y}sS*-MP`TMyz^`}#EQy@m$t2^Y+sycV%63p^@p@$5|3{-d&~(Ir;?%-4@m0T__t
zI$XXh%Mf%d)#kz-Qs`Ct8>ETSo`(x}NmpuXmHP(@7roT8`GJ%S7TNl<@*7P5rc5^?
z{(z1(quZW^E+irm@AKiZ^y8K5(v)Q$2P(&u<-9xp+INg-$azM%A`CsXRjsk`(wD}n
zhH#c%6}uCa^~<eX6?f9uw59jcY^q}~-1N{VmITZpCaEtjGk#Uf?Z%Vr!ZU3Jyx2qL
zBZI@x!~;ODeI^F8CX;}pj2PbAFy5jLL_S%fn-LmfMr~GO0Ddubs2{SUy)bK7)AB{y
zJL->Qg|tYf&?hX1qazCr#txH%v6o$CQU#*tzW3zRm7mqKRIUzl27S`G(&xip({us_
za@{2Ae;{xSm|4T24^kPGslZFyqK~iSA%AGQH#-k(rR-JM|Hbu2$v}qbIzl{{>}^`p
zej(KgQ{4N7kY)~HY`pQBy~{fuU=paj)XnGnmTKB=b)Z+_%z};E)HFv9)<9&&fw6ri
zKl<6GgNY%V#Ix)4Fli0y>{qqha8^0v0=@8gmGL$Eaa@T_e%6*Za`&t)YQ}-YZZ9I-
zL3qmq5wR0Tq9k6V(RAy@MQo4P;s*9cdL|ATILMJe;BPk$;uYw-Ok4I)`bIH&ygc1w
z-WiYnzEkKN9S6nfm~`8jTz5|U@{XfPCIMW_+g16#?kI4P@gLh#Yse_-4{fNUVUulf
zZODMz&RTsnYshO|^lY<f*00GgmY!OU<pwwHG_b1e5tuWX+pc|OWPOXV!%(G#J;O<t
z`po0U6Znapg!9UosRv6zc*ccJq3A*CFH9<enTNbMwWDvO^&O^#+bKOB#G}r|4j0oD
zqdKB;_#p#B-8WDbk#+;ZF1=fsx#?D1^L|(E(MSJ1w1N8X3wvqyRCz9j$s)}&r9r}Y
zz>iJ45Jg%$q5hn`*26ZG#Vu=Cl}fvJ>3J~8%2xZ|iT~PK(_}HaZeRt<+aX$5MH<Qp
z^a$~Na|9q`88OQDYkp0csF%KpmZr00Vk)-gSF?Mgll0l;{Kf^>w}uh_AohCsjU(xy
z&ELZpad%h*tFIy9B*BzqBjyVP_=cj)jZOH2hMI9{7P}|2IupB&9uQi`Yugq@756;T
zEFg5m>jwQ}KlMHpd7R$>u~<J_U?-jcA-^$&F<vSL@<Ei~o1|as<IJZ=mNe3wC<}dE
zX9$1AA>i-!F&JyBTeNigcGC6=Xs6)DM&{{bX}ODgOqLsyULLh00_Yp8d~ECQ`4=n$
zukLqU>Y@3yeM=UM-P;jC<O97EhlYno<sDZJjc9cHO$u<r9^>`HTVWo=+0!I%*QcOk
zahvvJnZJjTj#XLS*7kxp+rinty*U58PEJy=G|gGt-t2aTU!7rV3>*93>+}dZ4K!r<
z{VuRfhO5WIRi~WCydZm=Tc=PD30-gDFBLKvecd>@f<l9<ra{f`1>5e-1zD}KvVor#
z;(Q8fbSZlwftW;78pv=!rn^+dk^9lXhR4PlTw~zO&^2>wlLMYWBy{%g?yP#r>36vJ
zc@>wTgRWnDkKPRbRV|h-nelwtP2|)KI2_?~w=g05fUBmY!!4<MK@2T*Xe7Z_%vR5q
zGtQ;i^(%D2h@bFWSFE#VtaEgmPw9efqy378bLCAfmvXYLStDSbC{(WxKmefHg#}mD
z-}_j$IQ_}(*B+KoyLx@^KK`IP{J#mtY%%Sj?Mun_Ohg3I^U%QGH6xgND2Kp64`nkb
zUhKO%ot|;zeOxp5*{sJqSKr^Y$e@JQwv#nPo4ZUH3i)he^~L;1DX-N~eSdAGCLzl}
zc+9fBIb?G?^LLI@*mq)eRNXsdnskO_wvX_CR81J8veBaHLzg4ydCd|D+{+LjtP=~f
zD_n%BH&v6QYl*`KnE1i(e}i?fG?u!gtI9jvH3p%6gikUQo#I`93j1$MG?TB+gmWD6
z#s^n{Kq6Q!BsOrvaSFZ;Ax>XC^5|M<+_My=08)aFAM^Urmk_H8p{aFOLd)d6AbT|#
z^y90~;*-lmdGjeW<RH`^n9{ia&UMZk@VmOsFqR`|T_YOVtFI~+d9<d|1)zWbuscqq
zzth@CTgj5{E}K*^x&n24N-~O8cS3E9;>d|zQydmqW%k<D5grCCBC#F(3C2$!vsm8x
zNzlHRs|D}<;xfk<jdgy}u|kejiMI!bcjCp{U#Hz{(EVQ8Qc9afaO+7aSHXFe#xxJs
z?o0CM_S}_a_wuy&)2`s8P3$80nwgXb|Eo?in(?#WaVXU*En>ING>J$y8v{Kzx<j_?
zSVZgW(403`xY|(XeWl1Xgh}Ze*NnG~=Fy3!;gM^AH-yb8{?$@7^;JT{xh7%#y^QyB
zAo$#o{MlP1dCauzZ=0vROV;iERb?6R`}KZzYMzzdlhhM+wz=?aUqbQLvqoZ!aN~rj
zB#{s3=93os?}=2sAwfQF!Kd*cj_ds%GjGy_{<!$$ijFD#X%}8|Xlhra-Z8*)KN+xf
zh0*4_Wv1n%)@Qnd(wrV*_R^on(;%5$-+$n)c{I;w{?{ro?YG}t6r)Lak&&!9;5>a%
zF+tqSz!Y3FI8#_!BkW8r+8=@HrTYBlgj6RAEM@$~UzbjQExNgzkFwEoGw5-@<yME*
z8$ihHSQy3SF>J>Kl7=G~tuqGw$~S&Ixe{h5omMCtC3#0cefjFNPCf-feyi_AS`WW*
z^D%AZMyH0nppTK<);q~O;oB(*^Oq{|aW>~a6q+?|&CR==g5p3W3bL)3j&c7K0F7p2
zB~s^hZ8S;H<cfIww)y-4mkF_V$9w;8z%T;XOaa>uujvO!`ES`eu29o(^nNa6W4rZM
z$3*^<?0WBmUpD$P&Xz_+&lS=780COHpFy7Zn%^h&?q47&x_%~Ibw`snD3o{a@pK_9
zfNbb=4K4tc@i)2WpJF?nTJy{JxexEGGDMQDR4@Lzz}L!(76yXPHRvY0WoMi4$l)>y
z&ET)#Wio6WB9dhFWbCt0mNP{;eN1{BdC8&oWRb#pUaU~=K`{F8FUJU2AH&p7DgN;+
z%+%-9|2)#nl>f}Bj<HF;H1dHU)Ae!ijL&ukz@55I<~TMZ=LO>Dd9}w5!5{Lj3X&As
zXo(AX`Bqwi<<Lbt;@DPwuy@Yg`@J4MirwhUwB;Bc3IF6E-T}?TK<R=s7c1DipPKSk
zb4uKRrm_}0l;#%dNdMSmH9}=#En`ZCQ+GjcY7g%W{XH#Q`92q9?K2^(lA+0HlI?rD
zL`(8v@KAp0rXE+-5kn@)XrV2}<BYo)CteEV{Y78vQX@~;dVD8d@qD$wiLXAIW8&9~
zeEr+zMOV6G%H-$xrTzPFC02Q30cfQ62Vye;@!^8r6@Hl%*tHnV^I&vkT2i6%Mx0Px
z&3JcRZHOm?{>g<^`BLWT02VhnpVR0gXC?V2Nqg!^&;VjqLwoAbOCAeEsZ2=%-5@a~
z9@#chZ-nQMZBL3Okwm#v@z<W0bSta!kNr!5!4jd~7=^gz8<O_Mh+^=c#o6Y^L9`r+
zv;d7CU(NVa(TGvcD%K<irl>^Rm?+*Fk}qdBDO}fk8(~v=yTnBOQ)=NdYad7!zp0XK
zaPv!iXfY4^?V;mMw%Ag|l@dJ#K5>614or}HrwPi?H2dC35nH!zWo<r=d-f(xQq1zl
z==VG)KX($>4W$|%*|ViOA{%;Wu5dqEazQQkvM=#+xoR-Au;LfFpcdQne=qoJJ!aj6
z0s3L2)mmo%Y3Dxfl`y7#T*hk`z4HY3NU*L2lS$3Fta#A-vE6ex94-rJv+_QS=$5$U
zDiWV^boEGCh~n#}5mn2v272^7cw5io`&#$&wudY<fuwTb6{MuJZsxKG(h7EqAHDy_
z5c;>1HJ#)3_Yytx^bPI80+!Q<cFBz!gjz}gHQhB&3k?SCTsKk8E2_!9NTL3$vK!+8
zQzj@kEj2qSMVD#&mmhTcsaA4UsJXITuC#MEtlSnOJh*=A@6VHlxp(r&l~+5IvRHD+
zvX?wTIgFyVoWP?Nt<cW+hjZ(h_j^{F+YPyNdMr=A)pvF+C5``8zs!KkQ3SJkoGM4b
znW5`IT$Y%TunX945_?sx$5!jdS~Ois=y?uNfbUYeP9aX}>4~Lkb%fX0JkQ}3Tj_m=
zckx(uOU5WHepURlc0r73iC#uchFW3%szs5)x_Df&Y}~t4bZqdK<=Wqsmo#Z(x?g`Y
zL`s3_MaRmGC+!E#-x;F}->oKSz)jpo6J}i|G7B@~SuEu@rb@osb>=#?MmOjq&~4E8
zVWo-aOX&+g|NS(1R+6-yF5#T1!S52rntOZm!T{S-E>!a?yf9K(h_=EqVc?TCT({;N
z-Np#q_kfG6X~?6|UnY@9m8gMDq;}JrS~ml;KzqR{*zt`(k2SWgHjYO0<l0mK%VjCy
zm8aH)(aH?P@OchT``g64E(8xufYciX;wB$IZ<(NQ5*qjX?R*t|ZzY6QTH|z!Htsw;
z4?iu=b5NTN`h^I#5Yt;pn$eGF2t!-e4tOAVif)t)rKw`X$FoZ&iuCT3uv?VSbh>q>
zItk|QX4(X$L9vnF4bGlVeT4VqxQS|)Ta6Xji2IkBrK$QQh#D%bLb$yD&0C!f-eqRD
z`=cQ$q*Ov(>O-wEq|9Wft?8UJTJO?MmGf6l<>#>Aa-C6q@JTPwCH0mg2<W4>z)tWT
zsD|E@zZK;%zLIHEH8-vT8e%nGC@ZHab@b8qtwQVb+21L}Iq&E`3$cF`quvnHtNnz0
ze<_U0G?M!PMfL+yTcW>b$=5nS2w(leZ0m^xz{k@rjSUF!D|pb+I-aPkV4q;WUj5<s
z{l;7#m6p5bbv*BU<5vyKrM)V5C&GotH>81M7K7psX1mlPpR{R(?;EN7+(E98rt%^#
zy}hr@m28$i_gHYbVx+;iNA6jl;CTL%UvgV{pWl4lLw?>M`%V`<v%GRGh5NnHnnuRf
z#>*rFkHC%m{mEe4;k5wVhT1HqXmkc*pBZ=n0$hDzNca%w-Z`q>$%hk4+iA_CFjnEI
z?znUo#BL6ucf?wHK{Fj*_lMcpbVz%a<DM|l#(geC9J*-Sf%k%m=9S^WMp$6&hQfSa
zv_92#m-2=j<WxkaHLja#(J1Al_d>sk(;nYtvhteyv#4<Y@wFYy--Jv&57hqIBF$M!
zq{H!ee8lp5hL`?VMwVQz9)MLTI_Fs+YG8P3pHfENTdE9$fxj1428zU1{)-bmR8z}(
zR5O!RR)(lu1k0=PKVBP9?f5X({_K}Zr2tIPHoT!$qQ`N6(+W3JY??6Od$(#P(iT}B
zh0?jhyaQZL(Vedyv=i(8kGHdYYx4d7KL#izh;&WqM!K1zv~;(K2xD}PoYIZ7^qbCs
zboUqn0@BiKl=KDylluIw??3UovEAHp?Ao>SI?vZL9>sDJvL1Odyn=9vNxT6de4GBk
zIgsppdq-q1&mvGKKJbZ}@54(oz>?+$RkG<!<I_djZp-FR)L7+yLW|F@k^hf?koGoT
z0<<)Fp^uXam#1ks8}cPD!=LoKbN`SC92eykdiE~i8v&y7_lny02V)b@lfpPdtnT^?
znjH=Wu@yikO9A~IIRxGaxcC(|Udn?i4uD+IywpK<{IPdj+_ffteA#qmU-7->GW2gW
z@>ET*Bx6M&{g%aiX?e-w4b+Wsn6T;TYr-z&&^Kg!?6EYD@cI%)1m5(I)=@!z*U~|c
z@R_yd_?%(*V|fY;oN{rT{3qj1>3>U#h~2&e4k}GJiL#HUt+!HvV~Xy#f%tn?D^kP1
z1wf>qnCbHM#`m{;>V3}0dRh#=X+DS_z*J8gI!z;IvNM>NLXk@1t4=hKTC<^v++uF8
z%xL@rrbLW$XMBVCq80OTBpt=);puUAO}YpqfTTCFGoawuG$D;G<_6mvi+1X7XFJVb
zcz3E#am36OXTRW6oH-NtOd}tk_(Zkv){FyLxB7_5#P^qsuQbWyhXwkNKza0PQ|z%K
z^hPAfDSdoAq={Vw#s6)x{Mac@a~=_pqLlpnnjqz#+_x>E)nWGBcnY^Mj$+^c5OiFa
z(q6&8z1haSngtaGaoe$#4st@S7N=fjUef2=ZqRN-a8jzgokVx*5ghxamX+QbP~1+C
zw~9YT-@+kXK!JDI0A1wtYK~*}?%^*@k1bvZneGVJKr}M=4O`E2j(eX&+r#|V?}>uN
z;#u)^Quu0Y&R{QXmtwYSIp;(=0zwC=!pjYHSls3yS*dX3ZEg)vS>+{ka{Bj7<DXiH
z^Xf4d&lKes=6HwAf}=)Y|Fj6+XpI#P5r*Bjp}f(@&UY8W<OUcK(JtVAICc5L&zMqJ
zEEAGyr1UY{7XVEBX(50954`v!Qkj4MlMx_&Cfds@%j%7Mccs7bVT|8YdX~ExQ|x#B
zTPQ?*C=i>Tmuv5{1q8IM$WF_QD>OPLJgjGg>$HWuSN&0ZFsD^sjf3oGsk$jsoh2cO
zR_x&%pNW~7?efKP<L|8Mr+esbJGoNUH=cAqcYhZG#y?}@W*1e(?V@vmht}Sg#N6}y
zJ%P6|;Em!n-rHhDu1RbG#^y^?FU7ujWO{{D55vL@*vmt)Kw&LKuw+i0TxD&~C}p2N
zux+=#Jt9kpE!It(J>t=x+cFA8bDJw~Rk13#yaZw8#=ohx$&oXw<BlDCi=P1;amKT*
zRP#%`4jKG{vMA^x(xctfHt)BK5_D|C`9K)M?5g?A-sr9|5|M?rCFW`RR~#K~Pe<3-
z0f$@n?9y+;4m0^DunZC0QAmR^5z(~Z#p^l>u51rq2*P6R(wrUNTaQI$)!?f!;!BAY
zEscx#vmx3q42v4e|08gLQe}OzBc+2d(zQMkvEQ`o6uSQ_e_*aK`RP6Gl2|4?9)ZHq
z(FZEpVi~*t`TVGRg^$9X^4rkC2F<3rj5cI~*sEc~LsyfL=X>Wlox!r#Z)Tfs4Rn9)
zCSL7oMiQ5_%>-5F5;Ktuyxa8UAHzlshmJ07SUa{}WQV^TgZP!LIQeB{zFe^{OyMn@
zju&Pgq#*n6+nN}2>>)Gbji%&=woIZF1NhuRHi9l;NJS!~I6AiSdQs7EMc<WgQp>n?
zX?NcYPKOP`;@{#6c+%C-FB=R)I$w`wr%Q8|d|c;;`a3R7UEttR`5bdWEV$Nz1#{=6
zc=O1Sr3o!Ab@pEMp|XmMF*gAU>Tx-p?Qb{jPs8398tWy^Cq1}<L@sQoMs?X%;9G}G
zK-7qm8NfC>uLVcORjJI=O(_gDHOd8NV3q>ClRvdO_^wnnXomLp5Ce171miJ`Nu*B_
z)jjH#1+c?3!ugrLU)!wU-y;J9e!-vflJmG%2Sj~q{>k6cl|MYLYxRaN24biS2>#YZ
zPxlm%*Vd7DSN~y?ORcg{EUvIHEzkdXp8ye*^764x2B{QL_qzr1VP<d!ELbDa$Xan-
zr0$64Lm{6JFZ!-M-13+z&8pPz<6QnyS>4&UARXde|6yih|8#CfQ!+l&c=5Eo(T;wM
z!jB30DeVy%v$6t<we^;Q`-&7W&5P{Ytp5?%yV2cP8soYXv#>>X(A#H2zY;v;)q#Gw
z2d{n|)w-TrEH7?##_823y^9T0P+HSzRrL{Gdfp!DSe()why<RU--67r@Fccb=bA2I
z>;k&1dqbEAZ;l#JZjXf1*x;SCK3wX~*>`v;=Gd3Qqz3016*E~H(z4D;$Evd!T-bFY
zj^&}4^(b&X-Jz!4f3V`AJF1!Hr29fK71l6<y%c=W^^k7?xiB~0uVh)ZYKX%CfT8e3
zf{%>UUZ;*WhWdYK%{H#>z3`k3d9e>{`JT@;3&%^{akS%gFu>P?#DSyd&t9X)xiQ`*
zcTZSBNdrITf9<s#13dU1a!ElF$l-C2XtL!><GXr|^;w#Rpkp&yDXDx9Mrr9W(Lz;0
zk1n>{ljwN6BX&lu)6@1Ut*Vp=g`F(C&@<_g!o2qlK55!5A~RziG+sPS<-F2$)uRR%
zp6RX@UTqpRZlFL-v44R7A+$C~4@dU}?39#{EtF%2K3ER6L$&CLS^v4XJVTcEDKfMe
zrI+f*fv+r6%}1J6l(&g#)o={p{N9KESNdCkl+7zgl8$rhG%yAa&5CM4iuYP71noYl
zNJp~l2Haj|{(Qu$xAv-T$_>w7FhKEizo1EHI4RoqWmAAR=&830A8BNJlKtvj)ZodZ
z@d^t8GW2GKv;>qP`Qj)=A~Ux%sQ+4OA4D8NrHa;}4$|($M%3eUBD(DC?S$k0o{+Ep
zajDt!>eHVHT&ILwg}=1&_X=~uq3G+KrEP6uU<o<Kqhe(C0kD9!kqMZiexb5?aeRed
zD_>)GMr)(*{5;rgL!MAzP@rEo&(!vI^t962rHxmmtIqEj;Rc2L$qKx9guCdi2wCVQ
zl~>HJXrHQ+cb@-MqicauoP6AozW^;EXfup?XJ7C_{Y9cWc##6Q@5o?LW;qvLccU||
zKEr^XZbJ+WXo`V~7Y!;$4Y0~Lb<UocPZgaCx|H`czmYroY^imBG{V9T&I<m{mFl*s
zvmA#0A3?(Zu|kD`?a;tz#^t*(Z4s0(;j9UEh$f*+WSDBHh$z`gkNx!G+b<#lxPLx%
ztekk0KY@XK^72~-pv=I>*U<8_6pd0Jl@v|i$a7F&l$SYPK#_^z@kkr0AwkA4W%~-n
zqNLkp9yGP<QtIaK47+)gt~<1VL|a4&%st{&d78dTvhR_quO<GEYN2>$@+=Ze2rGoU
zFu5(g4q;te3KD3+hps=_28N1yR%-aX!$+aDaEK)KkL`Pe7k?6wW`N+`QV<PU2#=?+
zS?*<s$cztQab_jDMKt%4;&UvgYZOIcqBH3Hgkn5gZ~i=q{DyW)qWo?a7tY9;(A5#T
z9`tIq$jWuQu$hh=T@5B5Sbm$yv;GO6c}LYPj0$<yI@J^{!2&W|_{7TI+m>63%7T)K
zS)1P`&bVE9w`S@M+kdCIme+4OHdVQIr8Y?IKIF!zOlJItEmZoeO7h#!e5mLzhHM1)
z`QrH^bO{J35CizQ7^GpjajlK|hnLj6_Tu|WC1_szv^rkBwC2p#>Yv31R0U1BGKE|-
zj`*dOdr_qt-Sl=<w>F^Y>MX<Xy_sCQZ{r5K)$|tWdPPOsWOCLM5`xkt^Sw!6$`IOv
zf@g;z0yp}Nc!x?e5cQ1#{&fYONqyl)>_UgGtN=|~(gG9(Khy3ByViN@qR*5Tsx@V?
zW@)-Ny1+5G&3hNz>wGP#WwW`xq9>IFI${!k`Lk1(Col#}7oSjE!7Rl<uyE0jupm<T
zIDwn`_v7+8?n~^QC=ek6H7}drO}ADNd7muVnu_uaR6xw4NB)_H`lC#D6L~-R-?7V~
z4|np+^@=qgkx&&=K=g~l`3(DY<7KL3BsZDmnf$a3(sG*}_eVXM6?O9Msmjd_s$=tD
z#+e+vRjCooMkb1;94TqlBc6YXX{hs~Fq21m0E8R-<ouTX-IS{f<FZ~09jB{p`tKYM
zhI@?s(Yfq$_qa^!MQ%!s5@9xx>vUcIz!r@L!dQ!_o^)!ZREGxIm1#<3eEW_#G~ov=
z{!Ar)PDksj|4)j_lBlh<Ia%%HaO;5})BtaUS)K~S2$PM~b{UuPf9h_G$e(SGvCpH=
z`&r_)%plEqc4DbrhZc^+L6=n8H?A!Ztarq#&7=}dp@NF1#L2DyC<i1hRt6QfnG89i
z=_MKHz+aWiIcnCsvI8y?{vINVr`G~O71okk%G_0pa(`;q^H*=>;QqZtw%0ZTHjxHD
zn1Y7~Cka<5O;bB;$RUZ#(a#+`o};5#h{UWtu66b_6d&IhzaW0lXU*kD_`BkPX8S+2
z)kv9PPlbT3Yr4K13aO2S0b}D733z1weIChb8dYphTEDiAoZ)Bf0Ix$&FeLctqrUZ6
zogFzItZ+=LtC6mecXepU2mc>?iMyr2^BO5X8@4brur4;}+hrffpY!#x&JINz$%=fd
zZ_47miz57p-U#s6g7q$z5R(9eag1imq52mUEg9~^;1grXZ_BShFyUtE_wVBg#QG<o
zN8sOYF5p<HArQ3<1WXH3jT@wGotKpDY4^iPso;Yv%twMbrv)c6S*uH-kIY+Ul7Y50
zH5bIg`Csr7bss9xBV6y294cEMzq6o?b&Jw>5u$hkb6Pi^b-ur3k<&UY&@=M_ws3gb
zA^rZ~^u*ooW-A-_ZQkmQ{!n7RLjr?=U?8(x15MV1=@C;gis<#k+&=$VqDbE?a#M_1
zUPNr5>RZRSNy#l<!fbT8TE?vW3S>3-tpbgOk<64bD@D@AdG8DR-0kyP*%<le-*u0#
zvp6c6#GDI0du!Bd5o~=iqt({@Rfih;#`{87cICNo+gh0zbqe8nTRLikZ@0fLD$EjJ
zx)IDhMCZG(MB9llU3BVj&d#e%<(Z0DNcS`_nw9*$XW$b1q0#btjAbeE4^G6+O*_3%
zWg^eLZmX-VVTTj;R&MJ9z0hWoAShClMsJu8kymTAr1D)MKS^FxqJa)t{R`!5#)U+r
zk(5-%GgBcW?Fz(__*xir$gsF-PAQ!fi4V8O4y@L}e={wrp{H`_=oa>6S<Q6A9q;T*
zOM}j&GDPtI2!v+~67rwi76dWi-dun?@!Tbj0ot8X@yCK)ezxddW;58a+@5#=9n5uo
zP<C~E=i8o(>s4f)m-hg@pdjhD5`Q*NDbVrcK%Y8CRLIIO-KfdK`d0zxdnl29?%4%w
z-8D&&BK}^DIi3O)gRy{92066iBe44nH{6x}k|XHf+c=jrlR=$^ue9^2hprV1Q31mv
zrs=P2Z|7keO9tCAe4~SxrD2a&<11hPV1Ir*Lh$5ss?C4coi{eT=o|8Y-@i9mg-T)E
z<CDh16pVr$4JO(KKAD~NV?XAu3OI8es2c@#>7vRbGnn?%cnnib47blSjd=PYAvzzA
zug(PNZ2r5We_=zrALUDoMWwwYP>@j21)!fQI_$~A<urfE0aG756BY3FUOTonL+nPH
zv85td5jQf~q5xfojv&_$OmqI+Hue7fcEw_dICNZGztlTjI`~V%Q&ca&Qxr?^|MP{{
zME(-K5wwYK<dIuO=F_Migx24PVhsvOFTJuX>8_E424CZnUgB2jplJBhb>}C}O<MW~
zV|K`bPxbjO?GGuLY#)Z@J{u1V>HP2!=vQ@u3-9DuVZU$X)iK*pbO{v`knuj5Ou08X
zO8@nKk{s^t3+H<Hjlsj0O{qHQaaSI6jHdXhdg*G>KrGRYgYV-)l?#r0){$1cD)F3j
zW1RZcVTm_W2t{KAJYY|b-)gxwDU*S|y;)9LBVB@jzuk(5mpddQ;BWIe_-E&)338n}
z$P}N9SYNjIxifHL&1jX-MPxjKaP<jR)$@*YAm4dS-P*w8|1JEH(8}2W{(&h@bal97
z6>0zrp!KyFDfezu-%#Z;*8Q^ijPjufvgUIOJ<D(Q3-*gA4Y%1hl8Ul0{)_NVJZK~7
z+3Jnz^xv_Z$wXl2AG}jsf@fQCDn?4K(dbY>%oDa`_iY|OMbz##L~Ayen>}=434z{t
z&V>NM9)>O(^hv~3F}}4g02FhchV5ykNn29PtN7Ds%^;9HsMDFq@Uc0O;Gv(Nv2muD
z3#)y@ravASF((c0wtcg6KQA>G^Wno(uZ|)#Qo3gA9Owd1f_qNt2H$_Dw=5vTrdKX{
z&Xg-<@|A1Hv(r4$HU|3W)FtMc3~@;@-g#W3^nkuDw4gY{Sx?)7Gk?3YV})!w)36tA
zaq!hODsXy`z7>Wszl@RBL@W<`xJe+FJ~mn|1y^QI(e6v@v1i*klT0AwR^NDH>mh7r
zdcAXPe&@jG3=#sGS9}q~2Y&|OP(e@LY!;AP!ZJ=Q6ZifGf+_L>#*QvJX3d?YynxeH
zaHNcODK#w+KY8%(eGE$X_TRNtkmPOp4JS6RFW>~IuERnNaX?&H!I$D0UT(u%k*_DA
zMsUY~aK0P?YkfC!;@t`5_cjof_bjV}Cw=EmwUs{@jLXxIUSVa-p!H!lx18fIS>bIP
zF&EV_zS{Fnx$J5km?}3RjzQ`?CGjjlkUZJ<a^YIqE6-Ud220<O0UZ}z{%+#FIAy8D
z<G9tnl-K?~;*v9#UC)r6A1ngPUY1lW=Zk-`s#pe2fy(QVj28W9Ve(G)7k5L`i=R~p
zKB3m12X%ecmf4-%TEN;}3k1Df=yJo+9s!6)r>mZvLcE*xLNn7csc_Tpy$*?tRE|r=
z#Cm@+4S^TNj-g`#xPJ>H+XG^vO1*z<&{ib;aB@fADa6W$b(QHNhYW>e4PcOj6@mH+
zpiHr^gp`67t;!kd7QTyD{g0rk$$>`#bQJq5K5xFju;?&<oMV3M94vt{D#K?tbMlO8
z@)k;FAZ%zPT$q}Vwh@b2@~>yV(o?;}8xw5UeO8rz)C|98)2tdU6r_Hw5;9{#+mW81
zFAj>iV`B`zO5EaW-1p0=eeW`g*e>d%`Ox{wc%;AXFHOhvR-8bQ3jIOqXPNVZn<VG_
z-oCmcb@Tz?T)c6)ZEj-W*6Qk+J?`?tv=ugoYQk#mGc*yOr2lJy45yO*{HRu(Vw3iR
z&2IS7AZk^GZ@kCBb%`Hw*y&%Jq41NXKy+tYCtdPytC)Is-Dq9af`!c(8cqob5c-x$
z*BT=C>%Y$`4MUIPKaV`&eD;RSKqdv!l~PZ*GGR(X&(>S?KLY#<B-I+84)shfrYH$h
z5V{><Yot5%Pi%~N+U>q&&}3?#d&y^1Z*pAH;x3TPiWFb$GOLBz7>21eTU0d5F=cUe
z&;G53N=7W}cc`Ih58jJ*3f1hkQ~vjLwT5<R1+b5Sv2Ru%4C}!HQH<-6t}YTT<Pz(|
z5Wf!b)WHYJ7}^$#RiYzTGEb4HvDniAtNO<S*2;3?DQ`zu+gS)>Q8VSTUk7V7Qg<t1
z)dO@Mi?yHXTmbsWftSEq^}zdW{ihiK9L(LL)FE(`SYfW%H)r)+Qwv-y{P@NL`v~X;
zz$NuvIbS9qZm7Pu_To%a2r?FQHA^KCp5B3>L&7R~Pg}xt?S~hS0aS;3%|JuXy}Mu8
ze#33T%`9{So{k;L%@Hky4i)N{6B2x+X2tRErkAUbJ5YB=*VHi?=O;%A&WJu>BqU-6
z{i(<pg6gH~q5VIIghF|IRD!%eMgfe<Sf}lx!OTsoe!+mBZMs0Mnr3#Uy#ock48Kpw
zYh=(~#8fz$=t!o1v}=9(fEl_L#DkaGJaCJ>qsO&WVjcS6_r<|P_-97g{PI#fJ5mqo
zfj`rmCI8-%EGXbD$Ve_XxFq&ka4jP{&dMoNvw%-WfL-oxIsOOUJfBqjD#7u?uFfMR
zZ;@1_hESp~g+_^pIK<XoKtbbx#X3(mt%}d6ScN9-V~Vya1}}dZTTg$}B0WkqFkP8Y
zM}k+5ir=(&WR4(4Lv?8A=SrilN*QJooLozJjq|uLGY}9Gd^EfvOoq3?3?DrR#y#1e
zU%(LVBH{G!xasPxG<@iNpar69)6;84S^tg1aHi}p2@sGGE(C&TvBP~@`~XHM<UT(2
zBCIJM0%Gja!d?-V%nH>0{ULrr0Gq#?fZhh|Us$9%&o3FLiW{J;nP6EZ>fGec`;%9I
z@InYw<c8V>+2bRCRWStLh%LURFrNyUL9a97t0r~l1^!B44?{#XVJ>TC5)4O3RPft|
zhfQYn>HcKz)4>mdWNt(66!E>NI}kPs1!6XZ>GXF<HhZC&x}ie`urXt-_7@))4<8^@
z%_6VrfWBUTG~nzLo}}$>gM10WYSG8Ijy+eo5tG<R6qw-F+MX5TlXjxvw4vjp=bPiy
z4@U?1R#O*i%a3cdhJ4HhyZ3p($?P?3tcSMKtBvC!wwpFg8U>t=ZP#xrN6yr%%}3`0
zu5Lh>g7|fUATWkJa8S~wp)RsnO<tnrpo4P3d))YVXWb-8d$z3AN}H)IY)GMN=YfZd
z2U8l<EZHbq;*E_mP~53faIK72HJA+{gvs4K?S3-|Cc)s=qn(|{kDH;T>-&tTdRyp!
z{aiT>P<3M_eqw7<ysHq|Wu!5yCX)YL7zM&=6ogwd&$$BK?~NBRSl86rJ^dxe?DX@f
z!8+Fc08pe4xi+a>4iiA|UeJyO8WdVHi6x>Xms;u}0_qAit?JIHC-PE>@Qo;VtLlK2
z70{;i8CZvctkA2*{otl^7w(~T?3W*B3?+~nx4+8=d*sNMD7FlljN>iPH|O}O2b()L
zkC3MC6lqJrN6Z~fx4D%ILsb*`Tu(1tgPQi$dCO8e;~I9RuUQsN=(b=#Rk$egA24Y%
z<0@4mG=hHn@t>}Fm|J9VPShS2Wc`c6K6{4`$mR}nJ&#+o8NSFK&j&0HF~wb0+6v0g
zBS`~wUx~^u#$?5QCrG7#xO-i48x{1R7(X#+fmQ5<wkqNL4ikW}`|F-&kiUSBl^bf_
zM40sZKZlqyh;16d)QU<97sKnitpfC;8>+gC%$Z)uNq7P24YVpqYN|QU&Zr3|pbp*S
zw|V9t@F~i(_0q2+UiN|ZuYV~PYRMKWYmm##!&F2~Tyt5{b@FZY9TENn9TjtKLk$}n
zVkMXr+`-aC+}!)`4=VvSvKj3HR+|ozsBr2?Sy@$V#hlPg2Kx9&R`YyCUHmA0O)^w(
zQ|aEqM3=nbWofKfgZ1$+v!~0b`g>qd8CQ9}!l`URdfl$18(XN?KI)Ow`Edo|Hr`g`
zEmq@d7S^wyD4Pfpue>dnrE%0wBuV>jn(bK}V?8fs#Ch~z8oRc>h6#iVrt{_Q{@oP(
z2?(7z1gCbC1kv^gI>M=g-gsfg6r^mLr{vcOAU0&pClNgaNjkG`2%-1JiG$Z*t679O
ztAv7`k&nQsTuVXt9bL#2oLo@`7IzWeg10Dw4cg$R%7Qf8a5~}MCoE<VT1A3cpO_Gm
zKdi(v1%_SI+*(fJK#jhIde@s^hy!#N>eo6>rbHMIn)$soTCpYtX5V@J@1xz9#BRCW
zQngwFT{X^t`-UkL3a?mXQ(%g7e|@CaS*&K$Es2QAn+J6Wjd@K<iQikZmGNafq5d-;
z4$&LLaFwers!%mc8|0R13kmN)@cx;4@$7FvN#%^D-|Q+@e^pEGJT29ZcxO>*oVKgq
z?4;{nQ8nsuyR}V^auxVT2mEq(3;?&DLS6#9fax8wiRxj&t><6>j(V6@4^Ak(v?QPo
zDNK(~LUq&xSk)H$kk2??WY@OB%OI^(Z$qJhG+xbdd^f>px8Ik@d`X<}5d)5O%;uNC
z0!FAM2!dtDfFhd%gUwyQrmas&<z_f2qqTDaKI9J?w3wBLVivd5A5aq9TF=Q#pb^$y
zewBY1xk`QYK3p3eXWIIEY!})wD?yI7(%3RTy(PP!`GJ5VyPdGKyGF!(=?x*Gxufch
zn+rAN@<0^#M|Wgwa;>M*e<Z{l4`z2mG5h~KQ5ezRbH(32dBry}Hs{IwD&XRy@3B;%
zp9%}-G=3V7mYI#;^D^-8NKcG+Ae<Vv``o|d!!tJ~`fXIkg;4|uAl5}@(B(Wen@@A#
z)b{jnFDK?p(703wC-*$PQNjCPD+Y1lJ+K9vIzyl+APJd-wjuug8lxq7fXsF&y#9D<
zX{GR!a%F^U{bRcrgUjXHET#LQ)Y&*N=tdZyj^iJe1k5&O8x(~250}Qc%*Y${l8|3(
zr1)eH2YU=CN)IYYx0K!+6ZDiY{3{Gt18lHeeoM^#Cp{wqt(6tSd;+{QAu%?vz`>=w
zL7<(AHU{pgr@LakmqF*%ph8mAHDe(kANzzr;1xZ=hbEVe&^77*T7l)m)Xuc9wbisJ
zmS@(*6q6`!lt683L`nD{V#8QEgrhtZW%Lu<CfmD2U)2o#&{J=uNywM(q)~0?-ejvX
z3v7YE*U8S>Q~2sZm2j5a0wE-cdI>0lM3ab8?MQOna-K~iSwplkA3l4IZ_PD(9>FtH
zIqo-J4W_(#0B}0C@k8i1;jk;NVuT}|;uHMqs*p+WGkFmD@wvKIPXx{z--!OW-Xw`&
znOywR)?)Px4FuMN$)c1KPxOHTGt)UivIdQH$PLMDqP#G+0IeEIz8?9vJ8)At;^x6^
z4imn>X71(<nn{?(a_^bx`fcI_#)A-%@S{C@)a>x+MY_Ot@(a`c`#mRi1!;DUGS|z2
zi6t)%Rw(Lh)rJGUoxX&jQ5zK2Z(oJYFkj#2FBaJZwu7P(vOWh@hM1W&ckBg8)o!{v
zs;Yc+`-so5Qg(W7Hg_e*%^*_%yByh2H3$7QIMJ-}HJ%M8VIO@V|6Mn#ao0t4aTxD0
zFVd6Iskt$^xVf=_gcAiBx8t1G|L=ci&`*wrBBYSkq}bu46QD8{);T0*+0R+lS@!4D
z6mk*582dw2j61DC$Ah_ufq(>gd-!@a_en8n^J|7n7M-)nN2L;Gi7LNLnEYrNq=&)o
zBAeW)3#|dM)TY@VKBnl21LgT}FODMi&kuFk<5em5+4ZSeKYK!V8|5czq0xz4O)rR5
z(q%<-cQZS+ING=MefYF>{*`mhr6d&77w>rn6=i5eW-x|V8HHDCH>R7AbL*AO+7doi
zl4|XwuRafGjKgQ*qz2$5@^W<1H)b9c0w&oBWpTw2S>?2=+I9@N?~R6wxD|y)Gr7WD
zvFvO4YoZ^8Ev;=G9ocJZ#P&L%)Qdhmw*$I!@+qv`XhEKoHF?wRG3*gC0GuH1-=yF+
zD0`B4JX9X>X~B6XL+z+Z!7wv>-69mTtMzhu?Ws)0=su4JAbiQyqd|;8_weliwsWDE
z;*J^LIHZeTa*=x1Ghc$84H3dlUTDW{S|Fr!T06Q^wWovyYsI^jj^~#k-pe*r>VZ6o
z6HM&@d`BEshaNr>0aPm;5<Kh4P(E<uMuq}hL<Niu%L@L(so;a*i$}=p+3fj*kHUWs
zptmM(u=Zuej85h&U-M|0Rzpq)CU!LA$lt2|H8a-wTo=~&K?D}$^G=fM3}uI%t3>6K
z57PeW;w*oph2gWsR4a+*ep(IikqOS_96xQJ@Xtbf_@^^-aX-@Tq0KgB?&xNitxVV%
z80Z+{RnhP$B{}uBm!Q+)^GcFxN^`j=kM9u+lEw#Dt^8RN#!&}QXDAZQhp?@#S$|Ma
zTpzfitt@uDT+s0*CU^ItpoDy1Hh-HWF_PZ(-At*Kr7~pJhREA3EC4j@VlpHKxY8-Q
zbf`V?A*cHj-g6QT85dA`gmaTS<Eh06SE#<r1-~+hc;i1FL{f4HaD2x|MF3a+Ruiq7
z^f&P28B7elez>@K#DpG3DrhfRsmu)Bk<9lz50dS~PDCJ9b;!PtZBh`vE?seCj8kW~
zbXp27ORAM6%^53_Ly!*A8Qk?{%CgLd30yUohu`?N1o)uR1+wGmR8e>Aj#@1Rg4LEo
za($z=PgOV^^UPG{E&m$-@C@Q`uPSx=U2Xu%7%+1GT_qA>`9w03uPTkYa@M<AdAewy
zFL!M$+pzrcxTF^v7Nsz(L%WCmgQgLnm6-t?Msr@}iT#uJn6x$AjVeawYbvkByQ{(-
zh@~BaPs(j9_OpE=D;+o{A(e|u`?R%#cIqzvu9>ulx~{*+nPb}3f5@|Dl`m`2{Ky>=
zPod`wgt)W#jx*WL?7m&0%oXF>at^8)OdY+EYjlz71N0@XLya|-U!`q{#}--Tk-pOc
z8Ja#8DU<h6qq-J1)lWzw48F<{TE>4#I^k0ris>I=ClU3$x7+r2b5n#Gt=(<z?&)5x
z?-5nvU>|6GB|LlG#c4J-V7osbZ>L|%=)(;y9p_Qe9$8vCEN%TdJ$7ko`{keMXOYx+
zZ-yWH6c4>C<dG0_2KMJ{#WBo5@n!|Q3=`^FUvi(u%cgU4)3&^SnXLV*R3nA>-{<%A
zTbs`l!>Jx`89dHb=|@^VNJ{%o_GLDO_&MP8_PmE8f|7=i`vr6gAt2ROz3hb+nC_+q
zzXp?*?hs7pKdrv^ZNmi2XNm3f?5!C7U7MxU3lFT{kutVg7w>?n9?KJ%zZ<m1E<_91
zC7cAwVXQdwwWJIq8Nvp=sKiFd=W0ejw6~^DeSV>Kr6lc27TekI1V$3|{E4DVJNt9y
zU9Rk38q-JQxm(^39dZjYpC?a%ug>$?0O5$S&FL@NJOZYX?qozK&aDlpRMObr*Bti~
zO7}-s>(wb0M`(z}@6E=|KTF8{*wj5^?t2EN`5(bYVAl@^SW=&KlGeCd@e7znx*-L*
zw;gfliQcNc0J<;0@gjAgBkDJ*9)UMFMDas{v?pC0Aa!Q@t)5Q4^+U`VRTr&f=T`<8
zPz;!)PW)g@=8o+~!KW=$ZAmVP9_EM)LfQ{j@4uxMP<d@I{2D04=#9L4jN4A=PD=d0
z9)_aP0XrWzAg8#ji5KMlZMgDQ$j*cG+hSTn`e?zo<eAvU+ayJr{a=lHz4wA1Y&Y-&
z7$-bjeMazDl;|Pk0-E!8_v;J<SADNt^FHy>7!UT->+pUw*3?o3;LxSOEJ?yE0%0Q>
zK9y(9#){L{H|bkwZjMrW>Nb%%{Gb#Pv;V<^UVc>Kw#3ecfidksDSjs2aonJrx5~p+
z#7V?6qP=L_7pT{gvoc;s7BuP%>MT|d*%0{T1^-=-SP~wbq+9>f`!wX4sna+{fm`kS
z^xr*sZt)PF&d%;I!`@g}?e1$gKbExr1iZ4=WN)SMq}V{@8VE0k9UCm5L<oXVvfwap
z1u-Ps<M%Iz{T%G6NnLuR?P4J=E}M}{7)L$3Yz%K{f|Bg!J}BCzL8@OtPNnBNE~+0y
z;uyeH?4}U05ZyFRs&zNsc$S9ZzFV5nlOQK7dN@Xe2zD!5Hvbu|yyf+{{}lA_poa}l
zfw5xW*hMLrA6Q{S8ogMvuwI)&B|9p!mmc=O=?O!KyD#TPx2!_DuC!3@c+_R$9P@BU
zBF!%NipT}orp@1HQutLyw@#DEL=3sHZ9{#4;no+un0wi?Kw~blt>3L7zWGR6g-Sy^
zM|Id<hLt~}K8<hpv@~XL@{ub4pq*{hARoP>f%k2^h-*G;Zr%#q&$?une!?JbYgcu=
z4vKq#0zXxJp<D)ggN}+*q`2Y1Wu&6z)*s{ZfBeSx=sd0c>e^iJ%<<|}qa_)EXsITz
zEhuxMoxW|hZ=)Pza$(;(qCf%TI`MUi{VTV`kOwdw)n4qUUi1kwo*lg#?Ts)Q><Gz2
z3+fEJ<Kd<_*Q{#g+5>K6rm?H|3~i3blk{y%S#8{H?&F;EGr)b&00No~=wKI{7_R1W
z{OA3EgrUg7+CLfA><fQS9^+FDX9TyJW+ZGVVa5|zEKDY|HUA|S#~vR~t4kiPS&S()
zH-UanZj?tIN&I1(k=LrOixxjnpn?RcZ-S{|kuGAd>*qIdgauJI@>eaT-d9A)v<Na2
zl`)`uGPfdOQ1$eSgC$6SMHcq+Aujz7`cEK@&BIkoi2(1tYa=oP)aX7edbFmB?`0*A
zbiefJUY;dz&D#0C34DCn1pUA-J6#&Dk--+Bkz!aXz&D^Wk<Wrk<Gps!QkQ9KS^Wo(
z0g}7G;M^1z*w@2=Coc)om?=sedp9l5?XM6ShOQ$~YI*l-eZ0!LUtv5VuVRtRt+-!d
zGt+clEpnGt6-&1P8UjaLT}Jz?)7@y~;_Xc9uN4!p2FmTTKJbSySznmt%HGm&j6?Ur
zPNykageDThqA+hp=KF(&;Hq~M-lqwQUt`2BM3v)A;(|b+$Sys=szFJbL=5dnjFUu^
zL;O615a@1WE5)5P$lp~rHK~BW9}T5L@u!1uDBCyz#URY?!WA%oEBL~n;!W<J@%qqy
z&(U@}>Se}vA~Pb_K1He%)X$$o4_*uXVPAY1u1QH&u_5*VV=#gJ3k#(CT%J@(^82bS
z>%+^2K27TKN9I(;L0Zn{<x#oknN5S}e}~yQetzfHs?pU*Q-NShLK)pYy}^M<A?fWX
z_w1rgi%fD&^6}_!Z|jL}*SAaVvGq5AlGy*@Mhl|_!f+#dDgG!;{I(9V$FUarNc=H2
zZf?bcu|>S;ep?))XMIzYqSxPC=}F)KTJev05)!nSx?#D-sM$*iO94mc%l>*ckj<6l
zQ+XieISDOa)%0_KmM@Qa_&iPFj2lx<pIcUVLU9bfp&e6B)y5}nu7;dwLdOEvWAAvU
zgW9bPTN1Z>=x@lgG$k65$J4JGj$X@(Zb+-@j>1_&Xsz*X$U(HtXNtIUibyXAppBeF
z_LjrS1_x9AV4Y|$(4}!E3$@cc=r-@uc<X@C3AlTM;s%@#Coxx?t4X6#Apbr6Wn-GZ
zJ%3$gKiBNDR0{>6qqW`r5RgiqbABFUN_@!odP@C{1Vl{gR4eqL^wO`_;sXAiF7~`G
zqJS!dbzjOuGPxFSW8C#|=A7Ro^my15Xz?~Vyts-i@T?yvi-RRAdpyLU`bmokV0DKl
z7s2=gTq`EA61`3WdxRm1!#x<1T^IyL^VIm*F$=s_AX-Zp9a*zvDVr2lcYIEK<ZNOL
zq#SCL6~icFT-Tru?X!mtM97Rgr4UjWd=MB&wiFCbhP6yX%*(<spy(w~_;HtAiOtf1
z?9kyFM_cUZrlk#KH9(~IJG`8h`9>`GF*)jZpmyr+Gw<~an1{Fy=@K4_S`)?UM0bI)
z4cBPGh4>)RE9KhWTD;=b(!)?etz+@_BXCnwT=aJLl#iSyG_YG}|M>5cTAW;I$d^8u
z$tS;lRL_imPlIA`Mw|wu<}I`|m9}YE>~`9wes1-tSGy-FZEq}3dAyBR`G%Wi>qa?x
z!adzH-bzDSUV*1ZnGaSuRSC%1Yw^r{d?s7!t@<=<duJ-ljoT@>^~KB03B>hlr~H?=
z;R~(Ih!7SSs|$EQN)lMZ(kH4yI30n9nlnDZi}MJ9Z2684e3gAX^LCp138E?|@YeG2
z5m(cr(I7C+>mmg|1(fAF-#x@dMcoi$mzA)_Nt;O#0lvi>w_u9`U@F@-FRxix)?R00
zUFF0WQh?E{BeU9Pl>QFeVx&3FfieBe`g~<GWK*9RWqzhR)x!*xf>X$IZc>oJm<9kX
zT&#2%I5wR`-n<C<3e;i?xR71B0XGWa@(P~s(jxNH+26QtT<xuG-80??aUq?UM~7AU
zTsSDcU;zFs$PL?pIzwN?VP}l7C!x+=oV0lrc%8w^rSyp$2RE;3yr03GIOIc;VP~Ue
z0@cNU=}{LjRs8rwF*_0*`o~U8K!qrhC{G?}TKeAPMMjOI9D5N}8tJnwEj^cDX)W61
zgrYh8XG_O#U_=!)YBYwQucZ(k+=SXW7(6fsC^g@ufB(vNke!37q(MeB;wx>xr*-G<
z>jl+%rDw{Ot@JR2UBm*{Pp)543O~4!XYm?a7kNhwxnp$k>TA7XW^BYanx@S2_cB<p
z1pGm)W!X8`{`zBJ`t`ISMu;>u_Ra_FLhkAEVelf0_99uc3|av4?!>u?3tdW%1VdR4
z^;OxDThQ#eLuUzH=}YP~x7M)Y3jyqkreJ2+jm{>}A1kIe-6dRvAM9f!zsLhc$=lhY
zCDfWO=Y`ywf>q61I#L$jn&(ZVSNztgRz0;*=jE*a7k1m;#ZR7|bYxLsZb8pJ1DthM
z6-OV&kG@cQ(Za-T^uy@!7p0)SG8&^-m^#H__Z{KLw&ble9{uo_ZDzpRRH1PMcig~`
z0dm&ngvQE9UpFN!mv=-p`y?Im6)hb`jFgwVZ8UE-PeFdLH7~&lHS^8U(sr%BlLujW
z`LwBb>FCc4<5FUq*SDnN-4to?V2deng^=^6m~&{`3m_{iysfFF5F6aF<A~TyE}?Z7
z$x9dEqWSz_yVlDbr~0{MuBna!|72g#b6K~egB|%*2lhO1ZOvlnE$u?`vKph8ldILb
zU#5$!tDP9N7AV1n;6@VwrDhX#7CX%cQ2SDm`gYE;U8{~)D8+RR)Ua&IIIcU3iA53I
z|4IGt@`iVk@<wPu9_&(WwRj*IBQaj1$TsC%i*D>qfjBrC2L}EYJa*ne=9`%%)53J=
z-+U{xzadKNg+E*{9WirGE3R&6TpM?@yL?2w>Ah@W)?5wYH-mb&ER?qXx;yUO$bJb+
z)xFK-3Pa{|_u_okqBc8^*mY*lq0w7y%~J;bYeci+2v&(#wES9<3hIcX7rG*kO&HEZ
zLqc!MTt2#efzt`*jH-Yry3Fe1v$nkh8^7K^`>~lAM)L<=uR3tV-4Ac9`&>4oeD-E@
z@(E0Ac;V?jv1<cYX>E`^)~6XzWi#k)9S_%nUosiCQGhdJ7;tP=0gr|Y9u8Lpap1F@
z1hP*dT~9Hv&89?2h=W&&^*xed#-_vx_a5{6hiXO-b3rrPv4wG%So#_cL&w?S_bi+v
zj2>D7;+)4N#iXOcI*QkKfy@%l!sH8sAKLTT@+nxW)Y}brJTurdPVpuG7#r4$ricH1
z#~(9ApEKBYst=|4wmeCO4DF;i(0*^(`>@&^G_Wj7MhRojUdO+|77v4|-R9Q^j4Aic
z5#xu($&ROMfFfNy>Ak}w{XX&zYS<o_)kqC_n82=9>ds{A)&+M2#<nKdxr+p#)|9cy
zhWf7#<zBXBrnyiIT9_HK#sw5--xjz@+$96Fk=iI1dyfm!I?>0j-ksO2xpgN3=<CVf
zA(Ns(?{5p5d7F9uNAN*G3ZvcXQVEe=k2(kF-4>W<Hjvam3(5N#qHoIaUY65>9BOWx
zX4}v)rnne8R?CTtzM?yS)S?vC^swFb8@{0#<lN9~wTg7EpxS`<w(-s0lKfQ5bewuO
z(^LU;z^p~tf-ua;i%cO%K|qktC?E7x!yv*)Loz%&bt@&ky_lmE`lohsJi*g=Dw|*0
z`D5#>I1u=r`#o}z*_N?(p>DL3=m2}J=Q;)vc)4w9!LIl*d1T}l!UFT8vkY&}oj+zU
z>n13Guo+WrqL7$NC}H*Iixj_aF(XGTnE`ztF5p&B)1{0h-BjtWcDiHl!Smxt=6nvu
zjy^$Q@|@LXzn}X1d3B3lLLFA!SO!KOYBXr*TL3H>92*Nb5>E1eQcI8ARL={%@P=O;
zoyk-)f3SmwmK(aJhyB+s?Xjy%cA%i2R@clqsbfjv%LXe|_XhuvkL5o{SS8+-OTp|%
z!t0oI8ZBFkrD*g74J;9!L#=BUCJJgh44!qhY-tshOKa04`e6ak@lGxNMM$vblHcJG
z=49~<cvQ@7R?6$4#{)I-VViMke+A$4XaBtPTv~;hAlF#y=be3chML<Odg7fjJXH!y
z%$}zys^0IN8XTn6gt$Ct*cCw`y`5<o<P$eGK*RIB5iAb|dYgNXf^nT2S@_0{Z#^uI
zy%a%iMeBRMjG%shpds7y3V<}KH+Oala`*Q<YnrYV5@yn9&OXzd7xo_W4W0WbCCXQ$
zbBkGGX;U72NRsRR@{w)4r&!;QL$T~@`7pkT)5EF=%UufNIFyVI1z)mzf|15lwSF$=
zr=pcYf6pZgUOBm-d55fR`jydcvW9NHhW-jwIuftlbZ+z0Qti^W?e;=yBTL76JuUjG
zg+U6RfQZnH!M~SLgR&kbBYcnNd|t7ijMma8_ph#XA9t~%F;)16zaJg$o?gonyjtpA
zqU)mR-=KOWL$DF=4qZJ!4OM@@X<Xi({R{j$W8ZpSxURkyK`!W|4ry#Et?l(%Hw4gW
z@Bjaz)BXaUGOP|0UfV?uX<iTmRD1>6*A15CDZRKnYPOOj`kn~y%zDu?Q``{7pywi#
zEw;ln_Y^B7i5nq{#tD4c<TE;zw&(MF#lcJ^GV_OjfB8Vo4N=;h_weh_GAV;UtNn+g
zuk67CeJ}fIHkXD6k6v@wmOu4>Kt&+*b&P(O<a$x>48;&|s*(8Ws2>m#GQo`=Ik^@t
z=BGO@5_9V9{GCU?cag7WTRVT|8h*??Eh$Pp-JY4=-BL~L-N=I13&-AQ+;K025JIvO
zd#)nZDkR+Snq6?H56k)a_|W#|tBZVrR*OLYTGv`GN!=1(wNo)w*YJ3~4nRhSgrH1x
zm;1r}_>ZkEi6290aIMH_?)%1M?9kux4m5*9#PqGPs`g*BfBSNe*;I7Y4cgFHqKuby
z(k;~}0P{q#Kxf0Kx^S9pzY$aP9p^re@W484LC*DysB5m{S-YgGy+p+VM1XXSp$9(Z
zgGahC|1&*h?H)EKgjvO+YPMHbwmL`cYD)8jfF#3v$3gOlvhTm0f+o@#d1uNWagXyW
zN$TmRdO|pTm;Ks-ebWuq$%Sy_ouHC%M0S@jdAu>@@(|7dGfV53EGJcP;TYuk<pktT
zwK6)bhJO_0@Tmm8kzrHMol}vs9`0wJYd(Zb)v>L<(ZH8h{wB(L4vh;8<Ue85a$%{#
zjB{j9Q4ZjfeIJ_@*UfEWJBJ2AI9|JB*CXvm8yinnaEbn91rhl|b`vS9Np!v?9`Rl~
zfhJ&~XFiPNd!J^-dxcsX_BzfSR24Zb*0Xi$#A}b%CW8ZfW;9K2_OMYm&t@*(VAB&a
zVhV$peu<B>t*tGM$}uTe3>lC4QHzRwsS?G9w=^6czZt0%927+}cWi=!mKXo|PFa}y
z8)IKH>#F2ys8Kym*RxG9{hXtx#J-XKfW5x9VFmyspgq_jgda)2w|BG%wpKE%w=(-4
zEpxSQ;)5~bBaE<J`thI4mm|nL_>(+nM+-E%E^2V&z|P5N0NuNaJ?Gaj<XPqEwNoEK
z(IupAYwY<*S8RU^kdFP`0n;$VndSt4=;B35RGW_nn#b^JmA8uL<z2G|cvo!qEj@P5
z^<jT_|J7071A;pSi5ug)IS}^U<np!2ZAFN5kSg95n}hPg8w{;e`rJCG^)}+9!VcMI
z4{L>vIqN(1d@vT!=5XThj3Q0%d=9dj|0wydbKMA_)BMF|EH!Pxncq=JG6!<zs(ppI
zFMn&sb<hhjLTpcm%Q6Vazjb_0{*tJvo;vKyk$N!S^{+<ZW4cD1N>e<hwx-!n%X}4%
zE-2LYsW|iOmk{sa8Pk-o_dcoZaP4uxJ^);H4*^$RXt~u=OP16?0i$4z=ZkjDI!3%X
zhIBS%jpw+?@i~r{PE)|Ou&7NPVL5=4Z5JjDLBjhPz#9bxRCh#XH?Mkcixe5gfh0BM
z3cgOY3p;DVIFvp;R%Ee9XG}N$wZ9N5<!k-!@VkGV|NTkIPm<6FUwH1m3MoFtcao{Z
zu?s!%U0ViFVV?`6nRnBd6Ft^bGt2ix9nYHRGE9u6UT#}6{r(u~vt;-PSyj8g3FXL*
zGJZlzMAXuc%Al%&+Cpa|jOdsKN({Es{67}(>2G@kR38LNe6owpt*6do#5;MGb2FIh
zx_F`V(mvL%ca_vJt(Lo(*kp6xMgcCvQr%&+c4luKfbwWxX6H_q-Q*o!U``!>zYnSh
zA9k}vWTJ(__le!sobI>;o)EpXFna%pH7e}0idJx?r(Wg@Bc;j-Qrb`KUw|n1SC!Y3
zmb;0*o3`tx%)1PIgXxo_p2Yo=4+B`C2MaVF+<ZX4+sa(2y<6Qv0Hn1y(EBdybbY^-
zyb_vh?|QYq?``3_*K#{%)g9n}93pw+In(Q~9+Cg-wh*9IJsVhK1@fZ7kRIB_y$(-n
z_1i|ADL%{?yK?oe<Ds9YrBgtSxzSeU(z{<4H3c8q>$~&cuyp*`Ou}no-8Q9$bi&}2
ziY(wEohWNEyxb;542b1Mxb9C&FWHS|)r~eQs25+b$s&im$gmclQ)K6ka&|la@AAO5
zTI#cFVjSU$=<?#qirEnVUH?G{%P$H3YXuvFUro?)6AegWdc_JP!_Pc2t+94dIpXid
ziO)xS@)iRZ0sGl>&(|`$iK*pg>@_d@U3Mk~2AC}DBdnp7_H7+){8W#TspIUE9%2-d
zkWzoEti^A)^3wYV`4*U^0$;O8^R5aa$kkS#{vY4pb`uF<H*HV#id7jY9`#bXF_sXo
zTlHcCu}Jo3=G0hIN5G-gZ$G>JC9c>^!s$3dO+`!Ugr}5Y$XdN+5ifz$(U?AG0x$If
z(Wm4l{71n%VW^_tVYz?xi+X%)4^i`!IKRyi{^Vm4hI+w<MSK;I%$gM+bWe+qh_9Mx
z>(n1y9t2HZI~49y1QtU~F4b={J%Y>3tSup_YpWxQSqgJCVq@hKTDi~1AneUuy`4$B
z36Vqc#BTC0&=$8&la@W$<1bzaGZ#%Q*8?CJe;)T%r^CfZMlk<w^~1`tK0_u`BEhZ#
zVRx7QQx3=rW3SKq)JJ40I|lhrMDKCf(Q`|TA#aQuZxl&V2S;<Ur#{>=frK@cN&pK_
zB|*l-GuPf|0VxA40MzYNaxl9H6AFw-It^^D+?pg8GQ2#NEmF;k@~t-ZC`#j~tP-c@
z4eUA=($>1U#&N6VpKQ_{PF9*NclR~olHysfPFIC$?V4KPB=i{Q2<^JFh<NxglTNr$
zKXs%uIB2hdV)g!5Sd*>UkKG6CJhDFQ1pgzDJ-g*vBV4LZdRgf}63(}Q>-?Pc-YY^e
zYVS{g*F#u{B|0@!>i#`umy@H!n|n533nqDMkl>((WFk?XhDgxLM2Qo|!NTy4iTBj}
zR@kThFSWZNHoftkmW(9stkh~aUDyF|n0X82pJW;6yL7L1O(yhE0S=lDd@C^ZhtoXU
z1RvgRbn_1}+Ch^YJE9KHH}gJek@V-QXa<h^^g>u@N#|R?+{-_^<{RLB>~PAaPvhPM
ze1`PA&n&hj@7h0PcwuR)F~_u~ribVtF;nVAR>+ux573UPKi?{KZ?5?Cc|OE1;foX{
z1#+F?#-y(I5PnT}!yaYPjU5iX6F9gC03%&oQR*(caB>J;hqvfn!#IQfQt+75QH9Mi
zopPs^5K~~ng{S49)P5#P__x%>n<l_5t}PBHf;kLQpik~QF`^Q1tfWy|uJdQw)A^^%
zCOz{@4uOBOO*1sVIfz<x$Z>XwfcPDdxXBoqW22#<H(%W+bOw!hu+s_7UO%xgHN!l<
zSg*p!f#!&uv~))6^ML8C-IVy+m8J8xH=jj=h9ji|<tERxITBpi;u4wmWg;cL(bBT+
zl{Qc5;>+plAbJ&3g-;wFw=z|;@ye55+e#CH9Z$YY6%uTNKT*)Ck$hDflsXb6GG*RM
zY3nD5f4T{#yn6xgJq!YgvT&pqYq!~5yp<C%0s#t_hr4wxwZB@FEEV%8j`%%-S*pLj
zY7evz&wrRjU)5VLH3X*L?`_~Ju0A;OtA@fUYHr@x7g<^UxHOUKaLp@)J37wKjBxGd
zTPfr&x%fI<b4XSok47-?jV#c;yT>8F6z}5-P;Lo~#(B6mnBh2iiz-W4=sJoD7_6|+
zGKGga{@?a2MdHiNZshn@%y?;Y4ek7KzO_zXJPt02w7(G(2ope`fAbJxtQCqK7p-Z?
zrvpaMk4HOl3%{gm%osRP&q`TeH5n*4gCp9lK{SAC2D-y=J@C;q8|G9eJnkif;Ww<~
zs%X1@_n}<l3GakgPM5{D^_kkG4zc;&6zFM_&q5Hzwav}{Ywx_;n(DT{jRjF@f+8KH
z_b$DON*9n0p?4t$5TqkP5KyXugihoE488Z>BQ-SXEkr;{AVCR%ggpQ3kMN%C_hcXB
zcwL#-y5^d5jPbi~Dy%{pA0-<kmZ0pTlG0@st@unRi=bm4#+Xc;UZc#BefCZ1F}ddY
zio2;d<}a|80pE)ozzZQ$ZuN;d_*^a?Z7Sr!`W$dN4Qr01>H6W_v7`E7md{-c4^rj5
zoMF30e0rFZqfPQeC`%{a5)-WDhdGCbKffQEG^o&;zP_KUP%N3LQBuYik~Lm9_3HL}
z$7kaHFJ_cP%gCL|Cb|7hW-|QXo92xk%1DEGuQ?LqemFnd)@(@!P+ir2u~}8!=j_<i
z*;D|6eNDESJgAz$LEvVFiZON<;~s`1ksE4KX%m$@tlYS%8w&B-YT~k81zVzS2lH_%
z^2MJZ*V>RC6EHD&p(xgS{7Ke_WphMbwo2Id@Y60UYqedbLSP=bweoiBz@h|m$nmva
z=GRxZ@nhoy!}aOECpRPY@p0JuRt`4?xLXtY&~6T28&>weL`^XRK$C~O39qVn=1Gdh
zn|c)kIuF6#&dCiRnLm#6QLLneunV#nrS}>|IQlBr*)%!e8aO$CAx4X1i(x8^X%C7q
zm0E7xQXJTf7TQi5JfZ!qNl*0Kstz33N3N#Plf`F;;Fa7BXeq*D2QD1ZxoQW@2}+7+
zx^?_;u3*KFXAhx>^+Pca-R|9j1`rMFbB_n%;fR>O?|2W*TFIc{S4$=p2Q#6r|57+Q
znvZtb`N>(xI`aoAI~PTn*6408GKlMhWxWx!8~ifz>%s&#FXo}FV{J|QX#fyXg0iNl
zFsr@u6p<4!so{P!!<rD!O7q)8=_pNlTdH!`HVbE8?x{TGZNl)3u{+N)tlZ5(<*Ns4
zc|^zXhJ=&(jbUyUHKVPQdqzl51nDjVCUqRp)JBjvhEg4&Zk4@09(1XelKi{*X%Vtu
zEt9Uc<hz^tN|vUKN*)d1eh+??#<C9q9LEw|L-`zMe1Ejp&%f<m-W$wnF>ml<T(uV(
z@<zHQ6#KeX-Q5%Qht`K2IS|CjL(J}&@15K9RIeP#pCIpIjq+{3dxwqsZz^q_*3>HH
zOG{U#8oZ61%@aPr1Ll}>y-UU0$gR<(mIJBl#Mk(JjMu<Q)e2$|N(Wp?!Uu2J=Zz~-
zR&PSm0c+Q>4MrSL_ds@6TM2;fMDj#vgC>hoOAGLe*;GK!gH(s1<EnsVk7Z*^YvvF6
zue!9AP<-Z6xWMH7k=X(<Vf}#4YUAX&feqGpD#h~5U3+u!V6CGKWw*xUSqS@mW~&E2
z2-@+~J=mxzjK!)mU!i4uT0__edcTKu|K$Pn0Xd+0ay?Xb<XE4##mH%kDlTQW1Y6?A
z>)ipsPwkn`zYzYt$nDzPc`u&!k@j{y>0xN&2$*#O*GqPN_<?WZA;*&%a~hdm1dUKb
z!=F5@x|ZqtZ$Wl|ruoSR)sfn_5{|+fdOu6d4(RhDZ)2><gWW3;xU;JwUAWDyZmB`)
z{YcHNT1sGp^o;Lc5TAL^oWxCqfY<t4&2c<GebLAXML=QIV#am2clm!d0K5lg59fu?
z!%%N~^{LXb_mMQ_iAI&<6|Vr~f8v#RFxCIqrnna*seJbtFrYO{#qoO*n^u{`!HJHT
za+KQO$cALU#mH`UWMv$b#-qJ*T*jip!`31&ya#cgM&h-Ruz2s%@JLDf{&c~fiqB=B
z{U#NXp4PRHS)wu<D~iA_zkM?ggey$IAai?zYDQ}6`f34Hb1*Jj%e3}8owiGtJp^PH
zng?dP;iCdYCwah@R<s_Uhb(Gd>)~3lTV8$gU4OT5cMl*l_`sm*gum+JdqZUu-_9X-
z+Ja*45@uc#W9CF>66G5;*4R(bz$<Vv+S<01r45;BNyY#Al=rnQ$?TQ=Ju53J!95}q
z{Ro$E6J8NBIB@yARmCa}E48hW@eh8(+1BFsmsf!A4J$?yU(j!Ep5q`54#QtK*PBal
z8MorYn0h*}Sx4#w?%&Wxx@HDUR@|eOS>m<8DlM!4huz`*1FK6_vMd$+T4GSiuCqC1
z_;b49lg8VShuhsz{8;N`;oaubDfV%^nbUGMjRsjk==arwti1kcmZ`#GGusD;I8Noa
zS4_6)7>V#B6a_JJaTOl;$l#EaZTCMM4zC~5724+Qn!PO`TQU!=Gheuw8=I$;n;Vp*
zgH(M27yhNVL;l2xt%lZuG+$TdRjOvE18vb!lthujm54A4HM2q4uuqSTOJr3v;O3cI
zv5xd)eV9fo#t;Ca--Zz%JbN)MuZ))Pts*LWW0;Z0Mca9yP9g#urLf-%D(Dqk2R-Yf
zfSwH4P?4<~;rn>C310AIi2K0-v=N*r5hU2X$lRA3Uk*aLMeOECR=dr)&p(=T{Q}Ph
zL6FZC#z&ujj=r`(N^aRokWo%t_;p3NR5FzPF`9ZiVYoXGz7kghb3qx389A!68<AB<
zAGtUcU)pX3%8gBjZF<Sr2{Zs!s{}<97lek7&e=0C>ydd9$T3?O!%U?WIZ12}I|y~E
zfM1mwTln7%f<ERi7jA18ERA?2>d55Y_5!Y6nv256e80h0sq>XoROs0Ys1<)+bY$`F
zyZk`9srNico>kH^cuu_&Ss6+|DP(9gV+L`TU06@3@3z>_*&bRVCo_bx&5Z*9$%#O=
zHA`sNGT97eEz~t7mVR;2lHc8A(GayK-ona5V|zrw{ZEM2NIyo0-z|=UiGw88-af!6
z^jUXr?`(CA_Cg$4a@44kdv4eh{bZ3k9O_AjsgmW>-*Z%*R^uk9k=Mvr?HaN+8tC#p
z)CnGLoaBu<p$QGjX)=-oMLGB)EN2Cq-|w_GD|ik*$GS7bGTNAg*6Y%k{&=tzwNQ8$
z<20m+7hygkkZ<0f7<4u$v6}yhh1ddR4Ff=rT!1L4kF5;02;mjiB-8c?J3eW5Vb32v
zr@&CeF!-RwEeV#1DN%|QMfm4D<T2qJ6ZMc6-S%MO&{j#JGKMw2Ne@V_aLlh|Raj4Z
zn((1Zj#TGdcP2wLRf9^8*0T<?d*xKgu{`}?{#I0L`#@{bNS;+#coLv5u~4<yd@`7)
z4MjU)%xWJFfEcOTg>bGI*m3$^XmmUI0{r5);#V@Z=cY@{uNx=5w|ay_S6`A3@j*@G
zy-(8uzk?~>MtsoVIamNy5@j$>?{lep@ASJ#l%h*kgyJHVt9dUn#yO@PVVS(qeGD-{
z;H}c$M%|-&BpG`;#Pw)~NWVpYEi^+n>siuZcveDFx18?$SvzTtsY=CYzU9rZU_Gu(
zKiT9RuARr#i;e@LDIGPw!8zBZT^t4PVgFfO<2oCZ7XL2=S5wlVgQ{8YY|U`N&*o$k
z&K_8)1Hk8DK-cp$jj;pP&vKMOR7`*EskW(@_qyy-ks6|d{>f#A30UP!abxXtXX!IH
zVKHw@(-fb;51EVn-&V*nda^K8Ze)#i(3YDT8Csbjqh?8C5x6FJZF;h?%a`|SvC7xu
z9iyL_A_M+e;_WDT_R)ZK?sjgv$LpFytrE3x^_ueH)z9MJ<86G=lFbzGi5&M-eZH(C
zt>?gbegd8@(R%Y~GzEpfOy7-_UUl$R-g$>c0fy=YMkDL><5g~|!$J`ZDaA!#=v-DI
zvj}*830R{}D)($}lX}d^>QQJb<f-94HSr5N-EoMJKDm?UhDj}{5Le(WWtlSF@s*A`
zd}EfL<TF_+)O|d41ie=u=1Ijo&Z1__Rp6~7F)Cs#(y7SOx^gVj>u%lA+}hQeyKuk)
zYb{hveC3(qo@i5G(4o&BQ<Gd$DR#Yt@wWWM4$3c{i#f{<+uBdhwEwVUGdc()xavTr
zFqMh8fQo$N#zAGTAjWcPGNC4xsSEG8PL*dt8k;tCb#;cocf9k~zl)_g!9UJ4eqyqc
z&VFIN&|+1q`|l;m=jj9}T{Tg)Vq+*|sOJ%u%pI!!o@+<Rwv8~xT$;R19IjrtoSV?X
z#mU37wkwcw90CSRLIzD0E0T;p07+n_&sU4Eyg8(`m#5er6V{mFnOb9cY0_{<eQuXT
z=&;Z`DIoz)a9(#>;bZ6ra;8Qo4rKiV14C0{#!WFb`3OJcauh$28f%h71cFLL1jhy)
zusWZxtNp=_kJ{=IKvm(z`0x?j@$KS>y|&Ijz8<q&R9Cf2pZ}%c1ba2~r6>0`N~L|$
zfp7F*m05pDm&@qaXg;g^NK<sJ<?|ggz4iGrHLpi!C|2IDTDu+mGRna&EHB%=IWR@4
z=_ZRyZpv4T_S&iW`Fpxz`MHsE5bNlGudTi&2bb-t?dp>2s}Z$vX|&FKub%e!vFME5
zix12x)3OEJOB`MnMn6b5bv)1)<L1(Q4}Sg7Z-W?xzg1=;Mt{_ga_ys|Fc(6r48_i$
zDo?3;$&ffm3leXD5+`VCOt_vz&CLeeWzwXhXk+|=kXibmh-OpCA&*Q~JfB)1zuZxQ
zs|4HP@3_`MBZFN^2yooamc>_ERxSBkYVz3a_0(@%bho^@k@82;ZkEkdWr8Al2<K1)
zC%8IbJlV@zYfxB!c(^&;V-oE-54oSC9wpo~w{UL#P8umLn_iA?jGs&X>Q%5?BSEMZ
zVoquVygn{iY1}7%2KW1eUHy_s(s+4P8hfNdOA9{3uZHMGK7S6833*6FJlpX3kO`fM
zRP0-)n?5JZN#bg@@92t<`_)~VZV?(#?ii4lVGdKt{6z4#QDS8zA6eQVsEtBDgl{YM
z`>_m`yem!LRS!XKl-T5FlMs78Y<lUkM_LS(g}P(k3I?z2Yc=jTt{3V4tg>+jtpmlj
zQd447(i}(HbHHAPqYk!blS;4sXUdw}?qsU@TCUW{#U{|Gt5{EYW?$O&2-;LRgc7U`
zG6nai<CNNFl3l1r3Y0|jbwrfMj;%UD=)XBu%mkskb)f(`i|$f`uDKzLaskmsT)Jrx
zN69}We^V~pyxf~Lr_OO?xkSu6((Fnrx)`%L?8tltCGklO_R>U}W3oQ+VpA)TXr}>3
z*6F_~>`rrM?45DFKY0>oNi5=z+EUq7BO3XqX2NLtBU{LUFpKD>=i(`MWIp_H>kA!y
zsaUf$rY98LSN>b;X6$}AxG!&9apQ75BV*AcKM7A$_~d*f0teTD-Vrcnw~mg#2_lF!
z;6|>2i}s58ImHT7?76r&K3Dvz$=gj@7!!M*S?zJYepoc)uvn|4KWDmQpt^qC95QG0
zR$oHxIP}P>f{kj*$t$zxsSbY0<A>VuYxm@HwU#@>Gq91q7M%d*F9q$I!d$-yZpm)d
z5qF6aIZtCNpPgdpm+3jMY0%iY!k^N3Hy#g(3hlUG4BkJKNDRBd>Z4r$G+l16lcFR-
z>>Jj9Z>+ZxC)86wYSqBMKfP;1T6fx!%(<K?n;E!lhsmb#Am%LbI^Rqs^G7ky|HR)B
z5ZGiz2<uHoX^{^F<b4;Qi>BJ*e(>sF3aY91<Tq`&P#*g(D>>3UsLHTXBdz+NE^Of7
z(yGZwCxZH7W(GVXk&-9syvj#J6Ue3TyAuVQScMy$;2Di>&39*T@N9h$ee4L~dlR$z
zWIPgTnlqw)MK3QiJe$HcZ^i4A62!7lQlK|d<tCt1UXt!3YhbXyqOXxFp8#zs{`j_h
zteT3<2trYb`kL-!Bp252Ciz%-H?16}A-C!Ak515jAlXR}))48QUXqf~fptng=1FIa
z*5P~KbuZ12->(f~yD4f(VN~TfnMP#4A~*uW6LLbZX-G8%(kqA!{U^0I0&RDAAiR*n
zt;T!8V;`=E3V%~pa=B_udrt>TyQiDX-T6ILy&jhuIQLz-I)Xmd$;}yVZ;kpkH*iMo
zKj`i4uQmsi?d*TgGXfwsI~G(`#k}`V>z69G=ls%Xo4x*NsRs6>RsTz&$}LHhz=Jj4
zM?HvC#z#~b(iH`6oh0<!!+@@KDh+YKWuiKAQuBF7du!N3vG=qS5I=DvUTtYz%1mz2
zZi*Rn)40-W@#+;-I~%vwmJgk6db|!vT>Ay<xNrTE6GQ$+@8rm<-+UcKa4ze=N&QGy
z1G;~MgJ7wz!Kf=}2u!BnXTVWv<b&aTLd3J0HkAJ%$x*4M@Te&`(WJ6twQ~J}!;jv|
zXhUox*xR<Un;_<JwT}1{1QMYgN_ij?)8NcE5ZO?Y-v8iU;x9M)W-{YGRGEWRgdFE|
z9NQi=t@j4`K9v{(^0!Rvb9~|z$=%TNl!0h7>ZDU<Dr!G^RWQ?oY{xTEj;=*M8J~K>
z=ED$+Q0}-%2)E?MdmUPiMCyyEp-1w#t_jVd-zi^ih15XNDiT8C&(|`mepTpKh8<se
zZ(JTjfOnK&EVD7ji>>13AxAZZhmQNpP*#P6YbzQEMqc5UcPm|<418OYrO>p$pD`-W
zze1ZkG?P86EX6aZBHJ{glm;<KkaWEfHKh6gG&M!RcjQ7)w>x@C63WS^k(10}i_zO@
zxvE2b<9FZtHf%@+j-9#mf{Fa*@heOPZ<lUJbD%W6r{sRz+<He&iFhN?MDNQ0gk|w&
zRF8>?*iHWokYhfh2}pd=F%KBD7`O|ivC;Awvl2-0zs2PL6n3|r(~{!i$rP1ww#H;>
z%GfO99ezqwAeVHg(8*h(3fCLQG!Kl<$TYEIXW|2QUQoWz8^jG}8Y+I=<z98jrDF77
z5YMbbgX4>A(Q|QD%LE>Xz{_^Tqxt}K@A=8!0a8(=w%YP6&HU-!su5E&)*FkRJq79g
z<AvA{Ji+-Zrk!&U-ocrzgv2OX%=VJsf`D0T7Nl-94D^0yW$1L0Wn_9lH{HwY=CA7y
zPQ|7lIC~YT>%stJf)`!vdqXEhGv8|c`K)1OWlifVn=?Kxn-P(9ZT^<!aLNa!FJGE!
zKcM*k{aYZwi0AwGzcp?{J<M}NZQ#zDPI(|(hM)g8R$f0Hbw}Q)Q!b?+{S=GlI@gHx
zc=P1aTcymNxxf=r(}7Uq-<CxU-G#^9y3f0EM-JAtA{+D(nU8L|TKL|$Wl!Vfuf{M1
z%<p{mhlzq7My2)(yIFVE$CnN~T#p#U0nmAN_TOl3uy~phez^0+KTAFv*%6{q;_YJG
zL$)R-{iwIu4;X2XPSl-G_SE~Cmc^%w^IRJCH}F+b^Ws>n)s-$OU#Z?Y@p{!R=3UXU
z7*Y9l(=F!v!^p+&87qt4!QCf+eyT2EJKGALcrq01#FQz!-l8*BiKgc-{PzAwjTKH&
zHOG2qi=pq=-(y+1R9zE$FRnji%{`}H!WEScqf1O0T48m{APs-Ef4G^EIMRlf!(I>S
zYneuY#`H<k!52*L-TPZf(h3i$9&rxtQY?(i4r)tyo-M9H@<87gh<?Al&I~5k%hok_
z^#S9P>zkfvKmO1gTFQRX+1nOoJK5;1>wy^~+d51E`a+x+y_8+M+BDxdD75(BEc&xj
z)pE)~t0P44+^B^|`hMRS+GJzj@kQ&*Os{U`|2kE9C+bd~BBHc!Z<)^f5)*VstMBhs
zKQ&aVPx&x+kzjInC30@r&)DhlIbq|9^2`8{d!R_Zk1!gnsQQ8Jd@e(jRBsEuEcPi=
z>gT_;zZ4#P#)4w4X&HSUKou}-PGco6s~1eM$|w^vu{2Od7}~Pdf!^+V$4+dyq?<{8
z*ppuvs}}a;Mm{RpIbxy7iAF6r`)cZg%qBYI<{riM+sSX?U`N%3FOzlN-*?P)@|s01
z&z#6$+pWs6`&KDCtime>quuh|M_I6<3qJCm4!*7VihF4esT<wpgry#cV!_fUye3cn
z8a+K30?_urkXKf$ei9xnUG*J3iKd_spAGG^%G<xJ48!KmTV^W5tco#CDC@+gOuYAY
z?}~MwwI;Qz!os$)hEQl2@BCI%x=^BoiDApn^Pcq7)am7C6rYDVE7r6H1<WtkHtV79
zJt4px5<{d=`gTZI>6a!uvr_~gbGojJkF0xuZFb5~dc=Gsfen8{<_0DN$@0YbbcLz0
z?k41dez{MG|Llyy`R=I_BCbmY_4=R%oV~3CrA{7J<aiNq@U{*+gj`!&U}hRkN?Q=o
z9<3ac$w<u=vqAbk!U}z8c&(rvT|B7NB}l7#FblUFvdp|&|G^c@67^a<Q?$X<c+4y@
zOXnCNi&rPtZ^(E5!4y^GaRyeZFKa=1*ng#Z@+3J@q2VAa1RDm3Tb}@yRY(=E4TCs@
zWjLEm1#JiQHlexyQXC!nVNfICh>yKqh!wd309``WWB|D$8w_RWk|~{pmCjeo*>yD>
zDtunEv+ZnHV#-|7trtu>=gB(@B(ba_ccYv>^xl5*W2Z~T2hQ2|FNN;GyRe&oQoqg-
zI72zybuqB5A7+7n@CM7>sZXNa-CDv<W?{-m6Y9pU#%r0|0z)>D8kQ`B66G-iE|{f!
z4jxJqNSse7{BbFzXTe1)Fwfk+_EV(MSbg>yhy`;NzMNbt{#M4O%hE>)CK3p<%C9q!
z7%>CAMuEg@qM}HXnzwq`BSo+})mYtaDso)q8om{NKKd4ijzIO&uE{z&iYO|EoTJNC
z5MW8lwov|8JRg6I9nFFqH*s0`AdDUA0Pi-!1|Ff0C*8vrA?^5^=g#zqe#m`ipr3Lr
zUtQrgtyX?_%G#X0jd9{kr-^#=Shmn6{jy9H+>!2d$p}-sm5|e&c$>)T%X|9g^qBGK
zgcElJmA5(thvj<$H(nxYZ=g5E?eh|Oa!eG#p2q(fG}`AItAV<e$;FImNuaYpel$Y}
zWm;vF1DK?n9C@3=#$-ctGf52xh71#5Gc7JM3?ZYolg4~l*_t34k_n$}oKnTxQW{SI
zQ<#p7sRfVWL4HsF2=<rv_q?7CXu8{0!R8PsaBv)(h5H8+UyAIdGX|`XjgH$U@y*X8
zVHpDJDPP&p>m3JXtBrl0U8jt~o}Wjqaha2neMr1lx$@uyX70N|+#h>scQA2e$Sjf#
z0w>)!p=ay}0F;(!dnpoDjwA&L`a_d}9l-%dfNmGEW#<lUF^LJ>f0Lp;GL&od{Y_=|
zYc0suuj2ZAubgigAhD#;DAv1FL@}xNqf>fL*KPBoRcKZV4FgB}IIJSo2OZfklj0z?
z>)SNiFGjfF?4RIsu*9LoB43;70zf9a1#ii`_b>oqS2q=!FjR&6&KTO}k7n88uRsbT
zWmuBc+2r$*ORet3KNOh<35kqvbhP{+CTUV3-lLoS?nbIzRYeMUY*m}-o3R5;K6VIv
zY;Ml}BGS?7;JIvuM1j(&m1>HeOBdbrUcR#<$o>X5W*rfVoQCN~{NgWbKQ%*if1X|2
zzIyQ7ig8xg8@TIGQhP7wSFY`@srZ~8{O&i2cZIzT3Gufyw^xbxxTR5~d#Z9@Hg6oE
z^4~0OvXmy_Ofjbw7rpcvRLrAmqnOJfMny(x8Y(JpR%O0NTh@a516<7RthtlYERiIe
zipay;^-N6REVqA#<omz%F);mB8sXsc&ziaZ((2=F@clo@Gz~=iwxE|~Nb%=oKdW_G
zL@j22K?F;rXEKfL1m~JJT0ne%3~>o~2MiDny~m6a8jxBs?AxS`;{Q?CQvb#SCBe)7
z4qz8rOlBdsbnDu+Bjd#)O2YVJ{MmN(pTl>zdbo+~cu+Yx#1th=n&xh5B^MYueAw(e
zB9@o*x7QWW$9BdL+bXm#EX%YbkyFH%V+x1+V{m@gqxG|nfNk+rAa_G+Jp2aoq@O4M
zUy6zM?)0o%;NnZl{ms~6V`#&9!q+mcYj{a!K7X$3^*`*vbdNac`J$!$b)OmD@85X1
z-3UfkEQuck?R|<@s9`nIz2U@aH1KlRazJW*sv_N}^?0<}_4xSr8<Rwv$WDS}W@P*W
zD=r%wD_mx25-dKmHUakOEt592gM=Mmxl%0h3pRFWv(X8jMuGni!Zs~RFjB3qN#!2|
zIT1BC!Y2O{T{@gEqwiAtBx;(nxxWxNu75PnlRG_rUltw!+$u0ZzQ~0ofJn>-WDs=h
zNz}vDvHF@sl2qE!srN^%)By{9;svjTb|8pff&#o=RcJ%&)SN_+_NKTONsBRgl+ufR
zV&_J|^-cRQM&-?y)cC^QMlMLv8?x%4{f88}1x(u`GqRPPRDNWq^mpGOUu&?34J#-K
zQIzT51KXDByX;s~JKET~N{_<MB6S-~aZP?W_dM$cZ~bDZ&=k?&2j)yVTl9juNF}w4
z$H8K#LMi@RrjO%n*6{(T%Ap{0E*vTrc^{j0)QmCd%LT_q%3=Nb8tiP-&qD%$xLez#
zOTV-849d)wUu6sf)Z+RdsH!7fP_^Xx7UknjG7kanbPeonLP^x<z`n4Co6ez$=0UCy
z#gNk+f%ZAghLdXN0@uu)!Uc)vO~E5ZG0H6`nzg-{Nfqa*O-dpQC)uj_fU_5sucJx7
zKn4lWEc>KLB5p@MygL-8)kQ^zJWb`OpnwM-M@N>>HP7ViaB+Apd(w*x?JPI>=Y%KB
zM^!2zE4D89ShT0BjT!R&*vlPyA_$|cfgHVZSUw53Yv5g$wajgq-jl-3RjYWRT+=+<
z=X`sBiA_mHqQ01r$AvdR5q|>*#%phD<5S4<3W;R;b{EK-b|T!jD5QF20wQ}rt%!@S
zlpoY)8s04rmz4auVJg~pet%4;U}I?|0NlJ69mPb3x7;TxV{bemv+lX@o}APJ0H=fj
zuup8L=iFI$pcUb%Ua=1!*yrh&%yBVo5toz_Qa9{q^R+bl0Q6Sh9#16o?XCR3B0s1&
z-(42^SYG9WjOCDNA5^KXS@&Unaop34z3KcHJwheeR)Imp%ZG+x2F3#uZ7mJ3!xnL(
zWAX>vuJf5bZ3)JfLY4??5k(MV%csAyh%O^of%v}^hdCU7ZqGv4@?m$=ON~GLlTm7%
zCHlb)#Ax`_=Y)tS>RlB`^hk~tX`y;olLjtHUyv8YStc`n&1p@m&!;7a`e<YgDA>iK
zEe*<C+OFPX7~un4Z1^IABvBc&n5L$V>O|bco1;Vz&U@G(w&-f~88xkfp|a#N9m*b@
z=SN>nx$-3wzn?M$CGRpVCu*V)$Gu=Y*Rp>oMGPO+aSVNrMrL_w<XxzCyJEO@!r;2#
zR#6&S#VKxO;J41;ZW^Nbv_yE#*KF1Jmez=vFY~CH`qrASko*r!&QYT%{_aJj59*B{
z1IuhJoo<wmf$`dCb%+6?DD9pn*P}PS^z@l~+4-r;LE^sL<e);`DNG}r$;EmdpmXXC
z3-XF6eaD?|i|01NG-t*TRrQD>5o9P7VCw6_t5e%NG{CF<XHjo!*qx4spRnL`oNPbD
zlmnBQ{wQU`E^4}?C6yAItig^iJ>GuV;KRkx;&gA{`q`_AnJ_=5^?zi3JquwQ>mE_A
z8P(vxS21#1PLuEWpg4?b=vkXuB9z3``|*zInL0;|N_FOpYP>>5PAA<)lc#)L+d=w}
zxQ=M5pzoimeU+X$<U)z(+}9QZ0|OJob#-;M9(n1v<w#ik;KHD}k$JKYLBt#Yc)Z5D
zon_6;D)4I=RVawx!7`6PGJbE;67QGe4eUw@s-c}D)4H!a+|3xPgItPq`PL7ZeR8D5
ztC<>pSWF;gMWKUf2{^}V(>jH%tpG?7I3lPL*s<`>wvnOJVl%V#d=PN=W^IB0*cbQ%
zcWt0IZFiMZXPhA+m#DOOubizgo4NR?F<(Jef0eLyBh54!cL?E5h~g)oM}hlKV#1f!
zIOqvizr#`a_ieZM-uKVr{*-?lcD1)>0(`x&R2rKyEj1F;(hNqo>!Tx7*-)a}Zys;3
zWr`}jmY*+WvDhs)GxRbm>D~|6Tu<CdvvWjalc*I(+2kH-iV9z3XQX@+9_7a#rVVsE
z4Mg1s%I3yh)~*=r-Zp>`q)C6gVs=cB(_BXOnBEU1vmuCbLr_F0_qo|K>R~pWaI`)v
zhS0uo8wINlabtZ%mk%w+U53<5Sh=8!$$2Vi;D(>R=JAEVVs8=r+3j*g6-YqOr-)Hd
zO;#r<cVmkp{O!n_1xTXUr0UcEnx^)@sl@%?v;KSf;s34m|JM5d{T-nHclrMS=aq#A


From 88a02d7bd8fc32a81b5a60e1e27853a70bb9f62a Mon Sep 17 00:00:00 2001
From: luhuadong <luhuadong@163.com>
Date: Sat, 9 May 2020 10:33:36 +0800
Subject: [PATCH 80/83] fixed some typos

---
 components/net/at/at_socket/at_socket.c    | 2 +-
 components/net/netdev/src/netdev.c         | 2 +-
 components/net/sal_socket/src/sal_socket.c | 4 ++--
 3 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/components/net/at/at_socket/at_socket.c b/components/net/at/at_socket/at_socket.c
index 11be4e23c0..220bf9d620 100644
--- a/components/net/at/at_socket/at_socket.c
+++ b/components/net/at/at_socket/at_socket.c
@@ -744,7 +744,7 @@ int at_recvfrom(int socket, void *mem, size_t len, int flags, struct sockaddr *f
         goto __exit;
     }
 
-    /* if the socket type is UDP, nead to connect socket first */
+    /* if the socket type is UDP, need to connect socket first */
     if (from && sock->type == AT_SOCKET_UDP && sock->state == AT_SOCKET_OPEN)
     {
         ip_addr_t remote_addr;
diff --git a/components/net/netdev/src/netdev.c b/components/net/netdev/src/netdev.c
index 68e5364a9e..aa43d8d3db 100644
--- a/components/net/netdev/src/netdev.c
+++ b/components/net/netdev/src/netdev.c
@@ -1087,7 +1087,7 @@ int netdev_cmd_ping(char* target_name, rt_uint32_t times, rt_size_t size)
             }
         }
 
-        /* if the response time is more than NETDEV_PING_DELAY, no nead to delay */
+        /* if the response time is more than NETDEV_PING_DELAY, no need to delay */
         delay_tick = ((rt_tick_get() - start_tick) > NETDEV_PING_DELAY) || (index == times) ? 0 : NETDEV_PING_DELAY;
         rt_thread_delay(delay_tick);
     }
diff --git a/components/net/sal_socket/src/sal_socket.c b/components/net/sal_socket/src/sal_socket.c
index bd51c829c6..e3bea5a28e 100644
--- a/components/net/sal_socket/src/sal_socket.c
+++ b/components/net/sal_socket/src/sal_socket.c
@@ -679,7 +679,7 @@ int sal_shutdown(int socket, int how)
     /* get the socket object by socket descriptor */
     SAL_SOCKET_OBJ_GET(sock, socket);
 
-    /* shutdown operation not nead to check network interface status */
+    /* shutdown operation not need to check network interface status */
     /* check the network interface socket opreation */
     SAL_NETDEV_SOCKETOPS_VALID(sock->netdev, pf, shutdown);
 
@@ -970,7 +970,7 @@ int sal_closesocket(int socket)
     /* get the socket object by socket descriptor */
     SAL_SOCKET_OBJ_GET(sock, socket);
 
-    /* clsoesocket operation not nead to vaild network interface status */
+    /* clsoesocket operation not need to vaild network interface status */
     /* valid the network interface socket opreation */
     SAL_NETDEV_SOCKETOPS_VALID(sock->netdev, pf, socket);
 

From 53977c1fb4f92b3c5e2420b674d7764eeda187fc Mon Sep 17 00:00:00 2001
From: thread-liu <lk9608@outlook.com>
Date: Mon, 11 May 2020 14:10:48 +0800
Subject: [PATCH 81/83] [update] tools/eclipse.py

---
 tools/eclipse.py | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/eclipse.py b/tools/eclipse.py
index 699ecef4d1..48b38c8f0a 100644
--- a/tools/eclipse.py
+++ b/tools/eclipse.py
@@ -109,12 +109,12 @@ def ExcludeFiles(infiles, files):
 def ExcludePaths(rootpath, paths):
     ret = []
 
-    files = os.listdir(rootpath)
+    files = os.listdir(OSPath(rootpath))
     for file in files:
         if file.startswith('.'):
             continue
 
-        fullname = os.path.join(rootpath, file)
+        fullname = os.path.join(OSPath(rootpath), file)
 
         if os.path.isdir(fullname):
             # print(fullname)

From 1e94742a0e6f2cd11faada1ce7cf7638d501a05d Mon Sep 17 00:00:00 2001
From: GaoJie <13492467@qq.com>
Date: Wed, 13 May 2020 09:35:30 +0800
Subject: [PATCH 82/83] [BSP] In bsp of stm32, Change drv_can1 to drv_can2 in
 function CAN2_SCE_IRQHandler() of drv_can.c

---
 bsp/stm32/libraries/HAL_Drivers/drv_can.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_can.c b/bsp/stm32/libraries/HAL_Drivers/drv_can.c
index 4490094470..db35f9ff4f 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_can.c
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_can.c
@@ -806,7 +806,7 @@ void CAN2_SCE_IRQHandler(void)
         break;
     case RT_CAN_BUS_ACK_ERR:
         drv_can2.device.status.ackerrcnt++;
-        if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
+        if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
             rt_hw_can_isr(&drv_can2.device, RT_CAN_EVENT_TX_FAIL | 0 << 8);
         else if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
             rt_hw_can_isr(&drv_can2.device, RT_CAN_EVENT_TX_FAIL | 1 << 8);

From c4eed718e87206990f45902dbd01bfdf3a27b751 Mon Sep 17 00:00:00 2001
From: GaoJie <13492467@qq.com>
Date: Wed, 13 May 2020 10:05:23 +0800
Subject: [PATCH 83/83] =?UTF-8?q?[BSP]=20[STM32]=20drv=5Fcan.c=20CANx=5FSC?=
 =?UTF-8?q?E=5FIRQHandler()=20=E7=9A=84=20RT=5FCAN=5FBUS=5FACK=5FERR=20?=
 =?UTF-8?q?=E5=A4=84=E7=90=863=E4=B8=AA=E9=82=AE=E7=AE=B1=E7=9A=84=20TXOK?=
 =?UTF-8?q?=E6=A0=87=E5=BF=97?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 bsp/stm32/libraries/HAL_Drivers/drv_can.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/bsp/stm32/libraries/HAL_Drivers/drv_can.c b/bsp/stm32/libraries/HAL_Drivers/drv_can.c
index db35f9ff4f..b423d79c95 100644
--- a/bsp/stm32/libraries/HAL_Drivers/drv_can.c
+++ b/bsp/stm32/libraries/HAL_Drivers/drv_can.c
@@ -688,9 +688,9 @@ void CAN1_SCE_IRQHandler(void)
         drv_can1.device.status.ackerrcnt++;
         if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
             rt_hw_can_isr(&drv_can1.device, RT_CAN_EVENT_TX_FAIL | 0 << 8);
-        else if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
+        else if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK1))
             rt_hw_can_isr(&drv_can1.device, RT_CAN_EVENT_TX_FAIL | 1 << 8);
-        else if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
+        else if (!READ_BIT(drv_can1.CanHandle.Instance->TSR, CAN_FLAG_TXOK2))
             rt_hw_can_isr(&drv_can1.device, RT_CAN_EVENT_TX_FAIL | 2 << 8);
         break;
     case RT_CAN_BUS_IMPLICIT_BIT_ERR:
@@ -808,9 +808,9 @@ void CAN2_SCE_IRQHandler(void)
         drv_can2.device.status.ackerrcnt++;
         if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
             rt_hw_can_isr(&drv_can2.device, RT_CAN_EVENT_TX_FAIL | 0 << 8);
-        else if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
+        else if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK1))
             rt_hw_can_isr(&drv_can2.device, RT_CAN_EVENT_TX_FAIL | 1 << 8);
-        else if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK0))
+        else if (!READ_BIT(drv_can2.CanHandle.Instance->TSR, CAN_FLAG_TXOK2))
             rt_hw_can_isr(&drv_can2.device, RT_CAN_EVENT_TX_FAIL | 2 << 8);
         break;
     case RT_CAN_BUS_IMPLICIT_BIT_ERR: