Files
nuttx/include
zhangyuan29 1dc1e65202 arch/xtensa: use arch atomic when enable iram heap
S32C1I instructions may target cached, cache-bypass,
and data RAM memory locations. S32C1I instructions
are not permitted to access memory addresses in data ROM,
instruction memory or the address region allocated to
the XLMI port. Attempts to direct the S32C1I at these
addresses will cause an exception.

Signed-off-by: zhangyuan29 <zhangyuan29@xiaomi.com>
2024-12-05 00:05:15 +08:00
..
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-23 09:42:57 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-11 00:37:27 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-11-26 19:25:24 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-11-30 03:25:17 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-11-01 16:59:37 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-16 11:15:25 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00
2024-10-04 08:18:42 +08:00