mirror of
https://github.com/apache/nuttx.git
synced 2026-06-05 07:12:54 +08:00
e781787cb9
Perf timer interface generally uses the hardware cycle counter provided by the arch chip directly(such as DWT_CYCCNT(cortex-m)), CYCCNT is a free running counter and counting upwards. It wraps around to 0 on overflow. Signed-off-by: chao.an <anchao@xiaomi.com>