mirror of
https://github.com/apache/nuttx.git
synced 2026-06-05 07:12:54 +08:00
boards/arm/imxrt/imxrt10x0-evk/include/board.h: Set up TRACE clocking correctly. This also reverts 7dcd57aa4a.
This commit is contained in:
committed by
Gregory Nutt
parent
4e277a7f62
commit
f410d9711a
@@ -92,30 +92,34 @@
|
|||||||
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define BOARD_XTAL_FREQUENCY 24000000
|
#define BOARD_XTAL_FREQUENCY 24000000
|
||||||
#define BOARD_CPU_FREQUENCY 500000000U
|
#define BOARD_CPU_FREQUENCY 500000000U
|
||||||
|
|
||||||
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL6
|
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL6
|
||||||
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
||||||
#define IMXRT_ARM_PODF_DIVIDER 1
|
#define IMXRT_ARM_PODF_DIVIDER 1
|
||||||
#define IMXRT_AHB_PODF_DIVIDER 1
|
#define IMXRT_AHB_PODF_DIVIDER 1
|
||||||
#define IMXRT_IPG_PODF_DIVIDER 4
|
#define IMXRT_IPG_PODF_DIVIDER 4
|
||||||
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
||||||
#define IMXRT_PERCLK_PODF_DIVIDER 2
|
#define IMXRT_PERCLK_PODF_DIVIDER 2
|
||||||
#define IMXRT_SEMC_PODF_DIVIDER 4
|
#define IMXRT_SEMC_PODF_DIVIDER 4
|
||||||
#define IMXRT_LPSPI_CLK_SELECT CCM_CBCMR_LPSPI_CLK_SEL_PLL3_PFD0
|
#define IMXRT_LPSPI_CLK_SELECT CCM_CBCMR_LPSPI_CLK_SEL_PLL3_PFD0
|
||||||
#define IMXRT_LSPI_PODF_DIVIDER 8
|
#define IMXRT_LSPI_PODF_DIVIDER 8
|
||||||
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC1_CLK_SEL_PLL2_PFD0
|
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC1_CLK_SEL_PLL2_PFD0
|
||||||
#define IMXRT_USDHC1_PODF_DIVIDER 1
|
#define IMXRT_USDHC1_PODF_DIVIDER 1
|
||||||
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC2_CLK_SEL_PLL2_PFD0
|
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC2_CLK_SEL_PLL2_PFD0
|
||||||
#define IMXRT_USDHC2_PODF_DIVIDER 4
|
#define IMXRT_USDHC2_PODF_DIVIDER 4
|
||||||
#define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2
|
|
||||||
|
|
||||||
#define IMXRT_SYS_PLL_DIV_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
#define IMXRT_SYS_PLL_DIV_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
||||||
#define IMXRT_USB1_PLL_DIV_SELECT CCM_ANALOG_PLL_USB1_DIV_SELECT_20
|
#define IMXRT_USB1_PLL_DIV_SELECT CCM_ANALOG_PLL_USB1_DIV_SELECT_20
|
||||||
#define IMXRT_AUDIO_PLL_DIV_SELECT (45)
|
#define IMXRT_AUDIO_PLL_DIV_SELECT (45)
|
||||||
|
|
||||||
#define IMXRT_TRACE_PODF_DIVIDER 1
|
/* Define this to enable tracing */
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
# define IMXRT_TRACE_PODF_DIVIDER 1
|
||||||
|
# define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2_PFD0
|
||||||
|
#endif
|
||||||
|
|
||||||
/* LED definitions ***********************************************************/
|
/* LED definitions ***********************************************************/
|
||||||
|
|
||||||
|
|||||||
@@ -98,27 +98,33 @@
|
|||||||
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define BOARD_XTAL_FREQUENCY 24000000
|
#define BOARD_XTAL_FREQUENCY 24000000
|
||||||
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL1
|
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL1
|
||||||
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
||||||
#define IMXRT_ARM_PLL_DIV_SELECT 100
|
#define IMXRT_ARM_PLL_DIV_SELECT 100
|
||||||
#define IMXRT_ARM_PODF_DIVIDER 2
|
#define IMXRT_ARM_PODF_DIVIDER 2
|
||||||
#define IMXRT_AHB_PODF_DIVIDER 1
|
#define IMXRT_AHB_PODF_DIVIDER 1
|
||||||
#define IMXRT_IPG_PODF_DIVIDER 4
|
#define IMXRT_IPG_PODF_DIVIDER 4
|
||||||
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
||||||
#define IMXRT_PERCLK_PODF_DIVIDER 9
|
#define IMXRT_PERCLK_PODF_DIVIDER 9
|
||||||
#define IMXRT_SEMC_PODF_DIVIDER 8
|
#define IMXRT_SEMC_PODF_DIVIDER 8
|
||||||
#define IMXRT_LPSPI_CLK_SELECT CCM_CBCMR_LPSPI_CLK_SEL_PLL3_PFD0
|
#define IMXRT_LPSPI_CLK_SELECT CCM_CBCMR_LPSPI_CLK_SEL_PLL3_PFD0
|
||||||
#define IMXRT_LSPI_PODF_DIVIDER 8
|
#define IMXRT_LSPI_PODF_DIVIDER 8
|
||||||
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC1_CLK_SEL_PLL2_PFD0
|
#define IMXRT_USDHC1_CLK_SELECT CCM_CSCMR1_USDHC1_CLK_SEL_PLL2_PFD0
|
||||||
#define IMXRT_USDHC1_PODF_DIVIDER 2
|
#define IMXRT_USDHC1_PODF_DIVIDER 2
|
||||||
#define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2
|
|
||||||
|
|
||||||
#define IMXRT_SYS_PLL_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
#define IMXRT_SYS_PLL_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
||||||
|
|
||||||
#define BOARD_CPU_FREQUENCY \
|
#define BOARD_CPU_FREQUENCY \
|
||||||
(BOARD_XTAL_FREQUENCY * (IMXRT_ARM_PLL_DIV_SELECT / 2)) / IMXRT_ARM_PODF_DIVIDER
|
(BOARD_XTAL_FREQUENCY * (IMXRT_ARM_PLL_DIV_SELECT / 2)) / IMXRT_ARM_PODF_DIVIDER
|
||||||
|
|
||||||
|
/* Define this to enable tracing */
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
# define IMXRT_TRACE_PODF_DIVIDER 1
|
||||||
|
# define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2_PFD0
|
||||||
|
#endif
|
||||||
|
|
||||||
/* LED definitions **********************************************************/
|
/* LED definitions **********************************************************/
|
||||||
|
|
||||||
/* There are four LED status indicators located on the EVK Board.
|
/* There are four LED status indicators located on the EVK Board.
|
||||||
|
|||||||
@@ -98,23 +98,29 @@
|
|||||||
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
* imxrt_config_gpio(GPIO_CCM_CLKO1);
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define BOARD_XTAL_FREQUENCY 24000000
|
#define BOARD_XTAL_FREQUENCY 24000000
|
||||||
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL1
|
#define IMXRT_PRE_PERIPH_CLK_SEL CCM_CBCMR_PRE_PERIPH_CLK_SEL_PLL1
|
||||||
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
#define IMXRT_PERIPH_CLK_SEL CCM_CBCDR_PERIPH_CLK_SEL_PRE_PERIPH
|
||||||
#define IMXRT_ARM_PLL_DIV_SELECT 100
|
#define IMXRT_ARM_PLL_DIV_SELECT 100
|
||||||
#define IMXRT_ARM_PODF_DIVIDER 2
|
#define IMXRT_ARM_PODF_DIVIDER 2
|
||||||
#define IMXRT_AHB_PODF_DIVIDER 1
|
#define IMXRT_AHB_PODF_DIVIDER 1
|
||||||
#define IMXRT_IPG_PODF_DIVIDER 4
|
#define IMXRT_IPG_PODF_DIVIDER 4
|
||||||
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
#define IMXRT_PERCLK_CLK_SEL CCM_CSCMR1_PERCLK_CLK_SEL_IPG_CLK_ROOT
|
||||||
#define IMXRT_PERCLK_PODF_DIVIDER 9
|
#define IMXRT_PERCLK_PODF_DIVIDER 9
|
||||||
#define IMXRT_SEMC_PODF_DIVIDER 8
|
#define IMXRT_SEMC_PODF_DIVIDER 8
|
||||||
#define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2
|
|
||||||
|
|
||||||
#define IMXRT_SYS_PLL_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
#define IMXRT_SYS_PLL_SELECT CCM_ANALOG_PLL_SYS_DIV_SELECT_22
|
||||||
|
|
||||||
#define BOARD_CPU_FREQUENCY \
|
#define BOARD_CPU_FREQUENCY \
|
||||||
(BOARD_XTAL_FREQUENCY * (IMXRT_ARM_PLL_DIV_SELECT / 2)) / IMXRT_ARM_PODF_DIVIDER
|
(BOARD_XTAL_FREQUENCY * (IMXRT_ARM_PLL_DIV_SELECT / 2)) / IMXRT_ARM_PODF_DIVIDER
|
||||||
|
|
||||||
|
/* Define this to enable tracing */
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
# define IMXRT_TRACE_PODF_DIVIDER 1
|
||||||
|
# define IMXRT_TRACE_CLK_SELECT CCM_CBCMR_TRACE_CLK_SEL_PLL2_PFD0
|
||||||
|
#endif
|
||||||
|
|
||||||
/* LED definitions **********************************************************/
|
/* LED definitions **********************************************************/
|
||||||
|
|
||||||
/* There are four LED status indicators located on the EVK Board.
|
/* There are four LED status indicators located on the EVK Board.
|
||||||
|
|||||||
Reference in New Issue
Block a user