Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-06 00:14:22 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

LPC43 board.h files: Settings needed in lpc43_cpu.c

Browse Source
This commit is contained in:
Gregory Nutt
2015-09-10 08:15:21 -06:00
parent c74b86c45e
commit f0a79f0a74
2 changed files with 14 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
configs/lpc4330-xplorer/include/board.h
+7
View File
@@ -151,6 +151,13 @@
#define LPC43_CCLK BOARD_FCLKOUT_FREQUENCY #define LPC43_CCLK BOARD_FCLKOUT_FREQUENCY
/* USB0 ********************************************************************/
/* Settings needed in lpc43_cpu.c */
#define BOARD_USB0_CTL 0x0600081d
#define BOARD_USB0_MDIV 0x06167ffa /* Table 149 datsheet */
#define BOARD_USB0_NP_DIV 0x00302062 /* Table 149 datsheet */
/* SPIFI clocking **********************************************************/ /* SPIFI clocking **********************************************************/
/* The SPIFI will receive clocking from a divider per the settings provided /* The SPIFI will receive clocking from a divider per the settings provided
* in this file. The NuttX code will configure PLL1 as the input clock * in this file. The NuttX code will configure PLL1 as the input clock
configs/lpc4357-evb/include/board.h
+7
View File
@@ -150,6 +150,13 @@
#define LPC43_CCLK BOARD_FCLKOUT_FREQUENCY #define LPC43_CCLK BOARD_FCLKOUT_FREQUENCY
/* USB0 ********************************************************************/
/* Settings needed in lpc43_cpu.c */
#define BOARD_USB0_CTL 0x0600081d
#define BOARD_USB0_MDIV 0x06167ffa /* Table 149 datsheet */
#define BOARD_USB0_NP_DIV 0x00302062 /* Table 149 datsheet */
/* SPIFI clocking **********************************************************/ /* SPIFI clocking **********************************************************/
/* The SPIFI will receive clocking from a divider per the settings provided /* The SPIFI will receive clocking from a divider per the settings provided
* in this file. The NuttX code will configure PLL1 as the input clock * in this file. The NuttX code will configure PLL1 as the input clock