Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-05 15:58:59 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

PIC32MZ: Resolve a PIC32 dependency in the generic MIPS32 code

Browse Source
This commit is contained in:
Gregory Nutt
2015-02-23 11:56:16 -06:00
parent abbaa2f565
commit e575921d93
1 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/mips/src/mips32/up_swint0.c
+8 -2
View File
@@ -1,7 +1,7 @@
/**************************************************************************** /****************************************************************************
* arch/mips/src/mips32/up_swint0.c * arch/mips/src/mips32/up_swint0.c
* *
* Copyright (C) 2011-2012 Gregory Nutt. All rights reserved. * Copyright (C) 2011-2012, 2015 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org> * Author: Gregory Nutt <gnutt@nuttx.org>
* *
* Redistribution and use in source and binary forms, with or without * Redistribution and use in source and binary forms, with or without
@@ -309,9 +309,15 @@ int up_swint0(int irq, FAR void *context)
} }
#endif #endif
/* Clear the pending software interrupt 0 in the PIC32 interrupt block */ /* Clear the pending software interrupt 0 in the PIC32 interrupt block.
* REVISIT: Does this PIC32 logic really have to be in the MIPS32 code?
*/
#if defined(CONFIG_ARCH_CHIP_PIC32MX)
up_clrpend_irq(PIC32MX_IRQSRC_CS0); up_clrpend_irq(PIC32MX_IRQSRC_CS0);
#elif defined(CONFIG_ARCH_CHIP_PIC32MZ)
up_clrpend_irq(PIC32MZ_IRQ_CS0);
#endif
/* And reset the software interrupt bit in the MIPS CAUSE register */ /* And reset the software interrupt bit in the MIPS CAUSE register */