Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-04 23:03:27 +08:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

arch/arm/src/tiva/hardware/lm/lm_i2c.h: Fix missing #endif.

Browse Source
This commit is contained in:
Gregory Nutt
2019-02-16 13:56:00 -06:00
parent 653ff2c34e
commit c7599ac714
3 changed files with 13 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/tiva/hardware/lm/lm_i2c.h
+5 -3
View File
@@ -253,7 +253,7 @@
#define TIVA_I2CS6_MIS (TIVA_I2C6_BASE + TIVA_I2CS_MIS_OFFSET) #define TIVA_I2CS6_MIS (TIVA_I2C6_BASE + TIVA_I2CS_MIS_OFFSET)
#define TIVA_I2CS6_ICR (TIVA_I2C6_BASE + TIVA_I2CS_ICR_OFFSET) #define TIVA_I2CS6_ICR (TIVA_I2C6_BASE + TIVA_I2CS_ICR_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 6 */
#if TIVA_NI2C > 7 #if TIVA_NI2C > 7
@@ -279,6 +279,8 @@
#define TIVA_I2CS7_MIS (TIVA_I2C7_BASE + TIVA_I2CS_MIS_OFFSET) #define TIVA_I2CS7_MIS (TIVA_I2C7_BASE + TIVA_I2CS_MIS_OFFSET)
#define TIVA_I2CS7_ICR (TIVA_I2C7_BASE + TIVA_I2CS_ICR_OFFSET) #define TIVA_I2CS7_ICR (TIVA_I2C7_BASE + TIVA_I2CS_ICR_OFFSET)
#endif /* TIVA_NI2C > 7 */
#if TIVA_NI2C > 8 #if TIVA_NI2C > 8
/* I2C8 Master */ /* I2C8 Master */
@@ -303,7 +305,7 @@
#define TIVA_I2CS8_MIS (TIVA_I2C8_BASE + TIVA_I2CS_MIS_OFFSET) #define TIVA_I2CS8_MIS (TIVA_I2C8_BASE + TIVA_I2CS_MIS_OFFSET)
#define TIVA_I2CS8_ICR (TIVA_I2C8_BASE + TIVA_I2CS_ICR_OFFSET) #define TIVA_I2CS8_ICR (TIVA_I2C8_BASE + TIVA_I2CS_ICR_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 8 */
#if TIVA_NI2C > 9 #if TIVA_NI2C > 9
@@ -329,7 +331,7 @@
#define TIVA_I2CS9_MIS (TIVA_I2C9_BASE + TIVA_I2CS_MIS_OFFSET) #define TIVA_I2CS9_MIS (TIVA_I2C9_BASE + TIVA_I2CS_MIS_OFFSET)
#define TIVA_I2CS9_ICR (TIVA_I2C9_BASE + TIVA_I2CS_ICR_OFFSET) #define TIVA_I2CS9_ICR (TIVA_I2C9_BASE + TIVA_I2CS_ICR_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 9 */
/* I2C_Register Bit Definitions *****************************************************/ /* I2C_Register Bit Definitions *****************************************************/
arch/arm/src/tiva/hardware/tm4c/tm4c123_i2c.h
+4 -4
View File
@@ -356,7 +356,7 @@
#define TIVA_I2CSC6_PP (TIVA_I2C6_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC6_PP (TIVA_I2C6_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC6_PC (TIVA_I2C6_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC6_PC (TIVA_I2C6_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 6 */
#if TIVA_NI2C > 7 #if TIVA_NI2C > 7
@@ -395,7 +395,7 @@
#define TIVA_I2CSC7_PP (TIVA_I2C7_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC7_PP (TIVA_I2C7_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC7_PC (TIVA_I2C7_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC7_PC (TIVA_I2C7_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 7 */
#if TIVA_NI2C > 8 #if TIVA_NI2C > 8
@@ -434,7 +434,7 @@
#define TIVA_I2CSC8_PP (TIVA_I2C8_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC8_PP (TIVA_I2C8_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC8_PC (TIVA_I2C8_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC8_PC (TIVA_I2C8_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 8 */
#if TIVA_NI2C > 9 #if TIVA_NI2C > 9
@@ -473,7 +473,7 @@
#define TIVA_I2CSC9_PP (TIVA_I2C9_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC9_PP (TIVA_I2C9_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC9_PC (TIVA_I2C9_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC9_PC (TIVA_I2C9_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 9 */
/* I2C_Register Bit Definitions *****************************************************/ /* I2C_Register Bit Definitions *****************************************************/
arch/arm/src/tiva/hardware/tm4c/tm4c129_i2c.h
+4 -4
View File
@@ -364,7 +364,7 @@
#define TIVA_I2CSC6_PP (TIVA_I2C6_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC6_PP (TIVA_I2C6_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC6_PC (TIVA_I2C6_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC6_PC (TIVA_I2C6_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 6 */
#if TIVA_NI2C > 7 #if TIVA_NI2C > 7
@@ -404,7 +404,7 @@
#define TIVA_I2CSC7_PP (TIVA_I2C7_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC7_PP (TIVA_I2C7_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC7_PC (TIVA_I2C7_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC7_PC (TIVA_I2C7_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 7 */
#if TIVA_NI2C > 8 #if TIVA_NI2C > 8
@@ -444,7 +444,7 @@
#define TIVA_I2CSC8_PP (TIVA_I2C8_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC8_PP (TIVA_I2C8_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC8_PC (TIVA_I2C8_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC8_PC (TIVA_I2C8_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 8 */
#if TIVA_NI2C > 9 #if TIVA_NI2C > 9
@@ -484,7 +484,7 @@
#define TIVA_I2CSC9_PP (TIVA_I2C9_BASE + TIVA_I2CSC_PP_OFFSET) #define TIVA_I2CSC9_PP (TIVA_I2C9_BASE + TIVA_I2CSC_PP_OFFSET)
#define TIVA_I2CSC9_PC (TIVA_I2C9_BASE + TIVA_I2CSC_PC_OFFSET) #define TIVA_I2CSC9_PC (TIVA_I2C9_BASE + TIVA_I2CSC_PC_OFFSET)
#endif /* TIVA_NI2C > 5 */ #endif /* TIVA_NI2C > 9 */
/* I2C_Register Bit Definitions *****************************************************/ /* I2C_Register Bit Definitions *****************************************************/