Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-02 01:21:26 +08:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Modify type to avoid compilation warning.

Browse Source
This commit is contained in:
halyssonJr
2025-06-23 15:30:00 -03:00
committed by Xiang Xiao
parent c9dc89142c
commit ba38432a0e
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/xtensa/src/esp32s3/esp32s3_lcd.c
+3 -3
View File
@@ -443,7 +443,7 @@ static uint32_t esp32s3_lcd_getreg(uintptr_t address)
if (esp32s3_lcd_checkreg(false, regval, address)) if (esp32s3_lcd_checkreg(false, regval, address))
{ {
lcdinfo("%" PRIx32 " ->%" PRIx32 "\n", address, regval); lcdinfo("%" PRIuPTR " ->%" PRIu32 "\n", address, regval);
} }
return regval; return regval;
@@ -470,7 +470,7 @@ static void esp32s3_lcd_putreg(uintptr_t address, uint32_t regval)
{ {
if (esp32s3_lcd_checkreg(true, regval, address)) if (esp32s3_lcd_checkreg(true, regval, address))
{ {
lcdinfo("%" PRIx32 " <-%" PRIx32 "\n", address, regval); lcdinfo("%" PRIuPTR " <-%" PRIu32 "\n", address, regval);
} }
putreg32(regval, address); putreg32(regval, address);
@@ -854,7 +854,7 @@ static void esp32s3_lcd_enableclk(void)
clk_b = ESP32S3_LCD_CLK_RES / divisor; clk_b = ESP32S3_LCD_CLK_RES / divisor;
clk_a = CONFIG_ESP32S3_LCD_CLOCK_MHZ / divisor; clk_a = CONFIG_ESP32S3_LCD_CLOCK_MHZ / divisor;
lcdinfo("divisor=%d\n", divisor); lcdinfo("divisor= %" PRIu32 "\n", divisor);
#else #else
clk_b = clk_a = 0; clk_b = clk_a = 0;
#endif #endif