Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-04 14:53:47 +08:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

stm32/qenco: fix TIM2 width for STM32F3 which is 32-bit not 16-bit

Browse Source 
STM32F3 has timers of the same length as in STM32F4.
This commit is contained in:
raiden00pl
2021-08-10 10:01:28 +02:00
committed by Alan Carvalho de Assis
parent 3dd385ac0c
commit b0c9a6133e
1 changed files with 2 additions and 29 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/stm32/stm32_qencoder.c
+2 -29
View File
@@ -71,39 +71,12 @@
# define TIM5_BITWIDTH 16 # define TIM5_BITWIDTH 16
# define TIM8_BITWIDTH 16 # define TIM8_BITWIDTH 16
/* On the F3 series, TIM5 is 32-bit. All of the rest are 16-bit */ /* On the F2, F3, F4 and G4 series, TIM2 and TIM5 are 32-bit.
#elif defined(CONFIG_STM32_STM32F30XX)
/* If TIM5 is enabled, then we have 32-bit timers */
# if defined(CONFIG_STM32_TIM5_QE)
# define HAVE_32BIT_TIMERS 1
# endif
/* If TIM1,2,3,4, or 8 are enabled, then we have 16-bit timers */
# if defined(CONFIG_STM32_TIM1_QE) || defined(CONFIG_STM32_TIM2_QE) || \
defined(CONFIG_STM32_TIM3_QE) || defined(CONFIG_STM32_TIM4_QE) || \
defined(CONFIG_STM32_TIM8_QE)
# define HAVE_16BIT_TIMERS 1
# endif
/* The width in bits of each timer */
# define TIM1_BITWIDTH 16
# define TIM2_BITWIDTH 16
# define TIM3_BITWIDTH 16
# define TIM4_BITWIDTH 16
# define TIM5_BITWIDTH 32
# define TIM8_BITWIDTH 16
/* On the F4, F2 and G4 series, TIM2 and TIM5 are 32-bit.
* All of the rest are 16-bit * All of the rest are 16-bit
*/ */
#elif defined(CONFIG_STM32_STM32F20XX) || defined(CONFIG_STM32_STM32F4XXX) || \ #elif defined(CONFIG_STM32_STM32F20XX) || defined(CONFIG_STM32_STM32F4XXX) || \
defined(CONFIG_STM32_STM32G4XXX) defined(CONFIG_STM32_STM32F30XX) || defined(CONFIG_STM32_STM32G4XXX)
/* If TIM2 or TIM5 are enabled, then we have 32-bit timers */ /* If TIM2 or TIM5 are enabled, then we have 32-bit timers */