add open posix test cases on qemu and sim on CI

Signed-off-by: vela-mib <vela-mib@xiaomi.com>
This commit is contained in:
vela-mib
2024-02-20 10:54:27 +08:00
committed by Xiang Xiao
parent 306c1c0b7d
commit 8ff3b90742
10 changed files with 11684 additions and 48 deletions
@@ -16,7 +16,7 @@ def test_helloxx(p):
def test_pipe(p):
ret = p.sendCommand("pipe", "redirect_reader: Returning success", 60)
ret = p.sendCommand("pipe", "redirect_reader: Returning success", timeout=60)
assert ret == 0
@@ -26,5 +26,5 @@ def test_popen(p):
def test_usrsocktest(p):
ret = p.sendCommand("usrsocktest", "FAILED:0", 60)
ret = p.sendCommand("usrsocktest", "FAILED:0", timeout=60)
assert ret == 0
@@ -0,0 +1,2 @@
#!/usr/bin/python3
# encoding: utf-8
File diff suppressed because it is too large Load Diff
+4 -4
View File
@@ -7,14 +7,14 @@ do_not_support = ["sabre-6quad", "rv-virt", "rv-virt64", "esp32c3-devkit", "bl60
def test_ostest(p):
ret = p.sendCommand("ostest", "Exiting with status 0", 300)
ret = p.sendCommand("ostest", "Exiting with status 0", timeout=300)
assert ret == 0
def test_mm(p):
if p.board in do_not_support:
pytest.skip("unsupported at {}".format(p.board))
ret = p.sendCommand("mm", "TEST COMPLETE", 120)
ret = p.sendCommand("mm", "TEST COMPLETE", timeout=120)
assert ret == 0
@@ -56,7 +56,7 @@ def test_fs_test(p):
pytest.skip("unsupported at {}".format(p.board))
fstest_dir = "{}/{}_fstest".format(p.fs, p.core)
p.sendCommand("mkdir %s" % fstest_dir)
ret = p.sendCommand("fstest -n 10 -m %s" % fstest_dir, "FAILED: 0", 2000)
ret = p.sendCommand("fstest -n 10 -m %s" % fstest_dir, "FAILED: 0", timeout=2000)
p.sendCommand("ls %s" % fstest_dir)
p.sendCommand("rmdir %s" % fstest_dir)
assert ret == 0
@@ -67,6 +67,6 @@ def test_psram_test(p):
if p.board in do_not_support:
pytest.skip("unsupported at {}".format(p.board))
if p.sendCommand("ls /", "tmp/") == 0:
ret = p.sendCommand("fstest -n 10 -m /tmp", "Final memory usage", 500)
ret = p.sendCommand("fstest -n 10 -m /tmp", "Final memory usage", timeout=500)
p.sendCommand("ls /tmp")
assert ret == 0