Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-06 00:14:22 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

More Cortex-M0/NUC120 progress

Browse Source 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5669 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
patacongo
2013-02-24 17:30:55 +00:00
parent 72acf506a0
commit 8bd6ac9b45
3 changed files with 14 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
configs/nutiny-nuc120/README.txt
+2 -2
View File
@@ -100,8 +100,8 @@ is provided as an LQFP48 package and, for this case, the UART1 RX signal
(RXD1) is on PB.4, pin 8, and the TX signal (TXD1) is on PB.5, pin 9. (RXD1) is on PB.4, pin 8, and the TX signal (TXD1) is on PB.5, pin 9.
These pins are available on the NuTiny-SDC-NUC120 JP5. These pins are available on the NuTiny-SDC-NUC120 JP5.
NOTE: The TX vs RX terminology is confusing. On my RS-232 driver board, NOTE: The TX vs RX labeling may be confusing. On one RS-232 driver board,
I need to connect the NUC120 TXD0 pin to the driver boards RXD pin. How I had to connect the NUC120 TXD0 pin to the driver boards RXD pin. How
confusing! confusing!
UART0 is an alternative that can be selected by modifying the default UART0 is an alternative that can be selected by modifying the default
configs/nutiny-nuc120/include/board.h
+3 -3
View File
@@ -53,8 +53,8 @@
/* Clocking *************************************************************************/ /* Clocking *************************************************************************/
/* Crystal frequencies */ /* Crystal frequencies */
#define BOARD_HIGHSPEED_XTAL_FREQUENCY 12000000 #define BOARD_XTALHI_FREQUENCY 12000000
#define BOARD_LOWSPEED_XTAL_FREQUENCY 32768 #define BOARD_XTALLO_FREQUENCY 32768
/* PLL: The PLL must be 48MHz x N times when using USB /* PLL: The PLL must be 48MHz x N times when using USB
* *
@@ -72,7 +72,7 @@
* = 48MHz * = 48MHz
*/ */
#define BOARD_PLL_FIN BOARD_HIGHSPEED_XTAL_FREQUENCY #define BOARD_PLL_FIN BOARD_XTALHI_FREQUENCY
#define BOARD_PLL_FB_DV 46 #define BOARD_PLL_FB_DV 46
#define BOARD_PLL_NF (BOARD_PLL_FB_DV+2) #define BOARD_PLL_NF (BOARD_PLL_FB_DV+2)
#define BOARD_PLL_IN_DV 1 #define BOARD_PLL_IN_DV 1
configs/nutiny-nuc120/ostest/defconfig
+9
View File
@@ -163,6 +163,15 @@ CONFIG_NUC_UART1=y
# CONFIG_NUC_ADC is not set # CONFIG_NUC_ADC is not set
# CONFIG_NUC_PS2 is not set # CONFIG_NUC_PS2 is not set
# CONFIG_NUC_I2S is not set # CONFIG_NUC_I2S is not set
CONFIG_NUC_INTHI=y
CONFIG_NUC_SYSTICK_XTALHI=y
# CONFIG_NUC_SYSTICK_XTALLO is not set
# CONFIG_NUC_SYSTICK_XTALHId2 is not set
# CONFIG_NUC_SYSTICK_HCLKd2 is not set
# CONFIG_NUC_SYSTICK_INTHId2 is not set
# CONFIG_NUC_UARTCLK_XTALHI is not set
# CONFIG_NUC_UARTCLK_PLL is not set
CONFIG_NUC_UARTCLK_INTHI=y
# #
# External Memory Configuration # External Memory Configuration