Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-05 15:58:59 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

Only 256Kb FLASH

Browse Source 
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3080 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
patacongo
2010-11-06 16:11:05 +00:00
parent f12ba601c4
commit 5a297174fe
4 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
configs/olimex-lpc1766stk/nsh/ld.script
+2 -2
View File
@@ -33,7 +33,7 @@
* *
****************************************************************************/ ****************************************************************************/
/* The LPC1768 has 512Kb of FLASH beginning at address 0x0000:0000 and /* The LPC1766 has 256Kb of FLASH beginning at address 0x0000:0000 and
* 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address * 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address
* 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses * 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses
* 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit * 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit
@@ -42,7 +42,7 @@
MEMORY MEMORY
{ {
flash (rx) : ORIGIN = 0x00000000, LENGTH = 512K flash (rx) : ORIGIN = 0x00000000, LENGTH = 256K
sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K
} }
configs/olimex-lpc1766stk/ostest/ld.script
+2 -2
View File
@@ -33,7 +33,7 @@
* *
****************************************************************************/ ****************************************************************************/
/* The LPC1768 has 512Kb of FLASH beginning at address 0x0000:0000 and /* The LPC1766 has 256Kb of FLASH beginning at address 0x0000:0000 and
* 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address * 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address
* 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses * 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses
* 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit * 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit
@@ -42,7 +42,7 @@
MEMORY MEMORY
{ {
flash (rx) : ORIGIN = 0x00000000, LENGTH = 512K flash (rx) : ORIGIN = 0x00000000, LENGTH = 256K
sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K
} }
configs/olimex-lpc1766stk/usbserial/ld.script
+2 -2
View File
@@ -33,7 +33,7 @@
* *
****************************************************************************/ ****************************************************************************/
/* The LPC1768 has 512Kb of FLASH beginning at address 0x0000:0000 and /* The LPC1766 has 256Kb of FLASH beginning at address 0x0000:0000 and
* 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address * 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address
* 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses * 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses
* 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit * 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit
@@ -42,7 +42,7 @@
MEMORY MEMORY
{ {
flash (rx) : ORIGIN = 0x00000000, LENGTH = 512K flash (rx) : ORIGIN = 0x00000000, LENGTH = 256K
sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K
} }
configs/olimex-lpc1766stk/usbstorage/ld.script
+2 -2
View File
@@ -33,7 +33,7 @@
* *
****************************************************************************/ ****************************************************************************/
/* The LPC1768 has 512Kb of FLASH beginning at address 0x0000:0000 and /* The LPC1766 has 256Kb of FLASH beginning at address 0x0000:0000 and
* 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address * 64Kb of total SRAM: 32Kb of SRAM in the CPU block beginning at address
* 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses * 0x10000000 and 32Kb of AHB SRAM in two banks of 16Kb beginning at addresses
* 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit * 0x20070000 and 0x20080000. Here we assume that .data and .bss will all fit
@@ -42,7 +42,7 @@
MEMORY MEMORY
{ {
flash (rx) : ORIGIN = 0x00000000, LENGTH = 512K flash (rx) : ORIGIN = 0x00000000, LENGTH = 256K
sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K sram (rwx) : ORIGIN = 0x10000000, LENGTH = 32K
} }