Mirrors_Framework/nuttx
1
0
Fork 0
mirror of https://github.com/apache/nuttx.git synced 2026-06-01 07:45:16 +08:00
Code Issues Actions 1 Packages Projects Releases Wiki Activity

stm32l4 dfumode: enable for STM32L4+ chips

Browse Source
This commit is contained in:
Juha Niskanen
2021-11-10 12:47:38 +02:00
committed by Xiang Xiao
parent e3bcfe5cfa
commit 201c67acbd
2 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm/src/stm32l4/stm32l4_dfumode.c
+6 -4
View File
@@ -46,6 +46,8 @@ static inline void rcc_reset(void)
{ {
uint32_t regval; uint32_t regval;
/* Enable the MSI clock */
regval = getreg32(STM32L4_RCC_CR); regval = getreg32(STM32L4_RCC_CR);
regval |= RCC_CR_MSION; regval |= RCC_CR_MSION;
putreg32(regval, STM32L4_RCC_CR); putreg32(regval, STM32L4_RCC_CR);
@@ -63,11 +65,11 @@ static inline void rcc_reset(void)
putreg32(0x00000000, STM32L4_RCC_CFGR); putreg32(0x00000000, STM32L4_RCC_CFGR);
/* Reset HSION, HSEON, CSSON and PLLON bits */ /* Reset enable bits for other clocks than MSI */
regval = getreg32(STM32L4_RCC_CR); regval = getreg32(STM32L4_RCC_CR);
regval &= ~(RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSEON | regval &= ~(RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSEON |
RCC_CR_HSIASFS | RCC_CR_CSSON | RCC_CR_PLLON | RCC_CR_PLLON | RCC_CR_HSIASFS | RCC_CR_CSSON | RCC_CR_PLLON |
RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON); RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON);
putreg32(regval, STM32L4_RCC_CR); putreg32(regval, STM32L4_RCC_CR);
@@ -121,7 +123,7 @@ static inline void apb_reset(void)
* *
****************************************************************************/ ****************************************************************************/
#if defined(CONFIG_STM32L4_STM32L4X6) #if defined(CONFIG_STM32L4_STM32L4X6) || defined(CONFIG_STM32L4_STM32L4XR)
void stm32l4_dfumode(void) void stm32l4_dfumode(void)
{ {
uint32_t regval; uint32_t regval;
@@ -131,7 +133,7 @@ void stm32l4_dfumode(void)
_warn("Entering DFU mode...\n"); _warn("Entering DFU mode...\n");
#endif #endif
/* disable all peripherals, interrupts and switch to HSI */ /* disable all peripherals, interrupts and switch to MSI */
rcc_reset(); rcc_reset();
apb_reset(); apb_reset();
arch/arm/src/stm32l4/stm32l4_dfumode.h
+1 -1
View File
@@ -39,7 +39,7 @@
* *
****************************************************************************/ ****************************************************************************/
#if defined(CONFIG_STM32L4_STM32L4X6) #if defined(CONFIG_STM32L4_STM32L4X6) || defined(CONFIG_STM32L4_STM32L4XR)
void stm32l4_dfumode(void) noreturn_function; void stm32l4_dfumode(void) noreturn_function;
#endif #endif