mirror of
https://github.com/apache/nuttx.git
synced 2026-06-05 15:58:59 +08:00
Correct STM32 SPI3 bug reported by Uros
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3343 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
@@ -1524,5 +1524,5 @@
|
|||||||
arch/x86/include/qemu, arch/x86/src/i486, and arch/x86/src/qemu.
|
arch/x86/include/qemu, arch/x86/src/i486, and arch/x86/src/qemu.
|
||||||
* configs/qemu-i486 - "Board" support configurations for verifying the QEME
|
* configs/qemu-i486 - "Board" support configurations for verifying the QEME
|
||||||
i486 port.
|
i486 port.
|
||||||
|
* arch/arm/src/stm32/stm32_spi.c -- Correct base address of SPI3 (reported by
|
||||||
|
Uros Platise).
|
||||||
|
|||||||
@@ -1378,7 +1378,7 @@
|
|||||||
<tr>
|
<tr>
|
||||||
<td valign="top"><img height="20" width="20" src="favicon.ico"></td>
|
<td valign="top"><img height="20" width="20" src="favicon.ico"></td>
|
||||||
<td bgcolor="#5eaee1">
|
<td bgcolor="#5eaee1">
|
||||||
<b>8052 Microcontroller</b>
|
<b>Intel 8052 Microcontroller</b>
|
||||||
</td>
|
</td>
|
||||||
</tr>
|
</tr>
|
||||||
<tr>
|
<tr>
|
||||||
@@ -1401,6 +1401,28 @@
|
|||||||
</ul>
|
</ul>
|
||||||
</td>
|
</td>
|
||||||
</tr>
|
</tr>
|
||||||
|
<tr>
|
||||||
|
<td valign="top"><img height="20" width="20" src="favicon.ico"></td>
|
||||||
|
<td bgcolor="#5eaee1">
|
||||||
|
<b>Intel 80486 (i486) Microprocessor</b>
|
||||||
|
</td>
|
||||||
|
</tr>
|
||||||
|
<tr>
|
||||||
|
<td><br></td>
|
||||||
|
<td>
|
||||||
|
<p>
|
||||||
|
<b>QEMU i486</b>.
|
||||||
|
This port uses the <a href="http://wiki.qemu.org/Main_Page">QEMU</a> i486 and the native
|
||||||
|
Linux, Cywgin, MinGW the GCC toolchain under Linux or Cygwin.
|
||||||
|
</p>
|
||||||
|
<ul>
|
||||||
|
<p>
|
||||||
|
<b>STATUS:</b>
|
||||||
|
This port is code complete but not yet tested. Stayed tuned.
|
||||||
|
</p>
|
||||||
|
</ul>
|
||||||
|
</td>
|
||||||
|
</tr>
|
||||||
<tr>
|
<tr>
|
||||||
<td valign="top"><img height="20" width="20" src="favicon.ico"></td>
|
<td valign="top"><img height="20" width="20" src="favicon.ico"></td>
|
||||||
<td bgcolor="#5eaee1">
|
<td bgcolor="#5eaee1">
|
||||||
@@ -2126,6 +2148,8 @@ nuttx-5.19 2011-xx-xx Gregory Nutt <spudmonkey@racsa.co.cr>
|
|||||||
arch/x86/include/qemu, arch/x86/src/i486, and arch/x86/src/qemu.
|
arch/x86/include/qemu, arch/x86/src/i486, and arch/x86/src/qemu.
|
||||||
* configs/qemu-i486 - "Board" support configurations for verifying the QEME
|
* configs/qemu-i486 - "Board" support configurations for verifying the QEME
|
||||||
i486 port.
|
i486 port.
|
||||||
|
* arch/arm/src/stm32/stm32_spi.c -- Correct base address of SPI3 (reported by
|
||||||
|
Uros Platise).
|
||||||
|
|
||||||
pascal-2.1 2011-xx-xx Gregory Nutt <spudmonkey@racsa.co.cr>
|
pascal-2.1 2011-xx-xx Gregory Nutt <spudmonkey@racsa.co.cr>
|
||||||
|
|
||||||
|
|||||||
@@ -303,7 +303,7 @@ static const struct spi_ops_s g_sp3iops =
|
|||||||
static struct stm32_spidev_s g_spi3dev =
|
static struct stm32_spidev_s g_spi3dev =
|
||||||
{
|
{
|
||||||
.spidev = { &g_sp3iops },
|
.spidev = { &g_sp3iops },
|
||||||
.spibase = STM32_SPI2_BASE,
|
.spibase = STM32_SPI3_BASE,
|
||||||
.spiclock = STM32_PCLK1_FREQUENCY,
|
.spiclock = STM32_PCLK1_FREQUENCY,
|
||||||
#ifdef CONFIG_STM32_SPI_INTERRUPTS
|
#ifdef CONFIG_STM32_SPI_INTERRUPTS
|
||||||
.spiirq = STM32_IRQ_SPI3,
|
.spiirq = STM32_IRQ_SPI3,
|
||||||
|
|||||||
Reference in New Issue
Block a user