Mirrors_Framework/ghidra
1
0
Fork 0
mirror of https://github.com/NationalSecurityAgency/ghidra.git synced 2026-05-30 02:36:40 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix PPC STQ negative offsets

Browse Source
This commit is contained in:
b
2024-11-24 14:55:06 +01:00
committed by ghidorahrex
parent 65a848c4d1
commit ab08578711
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Ghidra/Processors/PowerPC/data/languages/ppc_isa.sinc
+2 -2
View File
@@ -1925,8 +1925,8 @@ define pcodeop stfdpOp;
# binutils: power4.d: +58: f8 c7 ff f2 stq r6,-16\(r7\) # binutils: power4.d: +58: f8 c7 ff f2 stq r6,-16\(r7\)
# binutils: power4.d: +5c: f8 c7 80 02 stq r6,-32768\(r7\) # binutils: power4.d: +5c: f8 c7 80 02 stq r6,-32768\(r7\)
# binutils: power4.d: +60: f8 c7 7f f2 stq r6,32752\(r7\) # binutils: power4.d: +60: f8 c7 7f f2 stq r6,32752\(r7\)
:stq RS,RA_OR_ZERO,DS is $(NOTVLE) & OP=62 & RS & Dp & RA_OR_ZERO & DS & BITS_0_1=2 & regp [regpset = Dp+1;] { :stq RS,dsPlusRaOrZeroAddress is $(NOTVLE) & OP=62 & RS & Dp & dsPlusRaOrZeroAddress & BITS_0_1=2 & regp [regpset = Dp+1;] {
ea:$(REGISTER_SIZE) = RA_OR_ZERO + sext(DS:2 << 2); ea:$(REGISTER_SIZE) = dsPlusRaOrZeroAddress;
@if ENDIAN == "big" @if ENDIAN == "big"
*:$(REGISTER_SIZE) ea = RS; *:$(REGISTER_SIZE) ea = RS;
*:$(REGISTER_SIZE) (ea + $(REGISTER_SIZE)) = regp; *:$(REGISTER_SIZE) (ea + $(REGISTER_SIZE)) = regp;